c       din576[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din577[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din578[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din579[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din580[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din581[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din582[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din583[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din584[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din585[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din586[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din587[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din588[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din589[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din590[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din591[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din592[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din593[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din594[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din595[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din596[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din597[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din598[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din599[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din600[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din601[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din602[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din603[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din604[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din605[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din606[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din607[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_39[0]         dout[0]      14600      14600 -2147483648 -2147483648
c       din608[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din609[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din610[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din611[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din612[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din613[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din614[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din615[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din620[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din621[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din622[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din623[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din618[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din619[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din616[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din617[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din704[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din705[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din706[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din707[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din708[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din709[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din710[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din711[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din712[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din713[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din714[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din715[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din716[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din717[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din718[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din719[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din720[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din721[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din722[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din723[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din724[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din725[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din726[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din727[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din728[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din729[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din730[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din731[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din732[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din733[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din734[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din735[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_47[0]         dout[0]      14600      14600 -2147483648 -2147483648
c       din736[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din737[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din738[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din739[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din740[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din741[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din742[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din743[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din748[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din749[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din750[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din751[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din746[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din747[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din744[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din745[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din640[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din641[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din642[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din643[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din644[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din645[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din646[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din647[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din648[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din649[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din650[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din651[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din652[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din653[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din654[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din655[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din656[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din657[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din658[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din659[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din660[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din661[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din662[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din663[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din664[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din665[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din666[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din667[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din668[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din669[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din670[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din671[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_43[0]         dout[0]      14600      14600 -2147483648 -2147483648
c     mux_3_85[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din672[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din673[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din674[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din675[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din676[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din677[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din678[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din679[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din816[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din817[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din818[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din819[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din820[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din821[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din822[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din823[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din824[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din825[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din826[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din827[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din828[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din829[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din830[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din831[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din880[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din881[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din882[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din883[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din884[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din885[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din886[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din887[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din888[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din889[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din890[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din891[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din892[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din893[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din894[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din895[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din256[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din257[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din258[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din259[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din260[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din261[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din262[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din263[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din264[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din265[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din266[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din267[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din268[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din269[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din270[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din271[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din272[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din273[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din274[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din275[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din276[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din277[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din278[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din279[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din280[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din281[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din282[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din283[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din284[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din285[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din286[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din287[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_19[0]         dout[0]      14600      14600 -2147483648 -2147483648
c     mux_3_37[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din288[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din289[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din290[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din291[0]         dout[0]      21200      21200 -2147483648 -2147483648
c    mux_1_146[0]         dout[0]      19550      19550 -2147483648 -2147483648
c    mux_1_147[0]         dout[0]      19550      19550 -2147483648 -2147483648
c       din384[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din385[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din386[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din387[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din388[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din389[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din390[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din391[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din392[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din393[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din394[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din395[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din396[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din397[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din398[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din399[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din400[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din401[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din402[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din403[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din404[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din405[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din406[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din407[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din408[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din409[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din410[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din411[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din412[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din413[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din414[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din415[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_27[0]         dout[0]      14600      14600 -2147483648 -2147483648
c     mux_3_53[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din416[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din417[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din418[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din419[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din420[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din421[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din422[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din423[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din448[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din449[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din450[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din451[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din452[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din453[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din454[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din455[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din456[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din457[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din458[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din459[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din460[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din461[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din462[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din463[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din464[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din465[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din466[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din467[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din468[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din469[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din470[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din471[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din472[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din473[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din474[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din475[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din476[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din477[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din478[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din479[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_31[0]         dout[0]      14600      14600 -2147483648 -2147483648
c       din480[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din481[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din482[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din483[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din484[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din485[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din486[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din487[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din492[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din493[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din494[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din495[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din490[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din491[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din488[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din489[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din832[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din833[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din834[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din835[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din836[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din837[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din838[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din839[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din840[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din841[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din842[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din843[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din844[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din845[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din846[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din847[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din848[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din849[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din850[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din851[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din852[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din853[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din854[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din855[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din856[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din857[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din858[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din859[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din860[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din861[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din862[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din863[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din864[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din865[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din866[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din867[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din868[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din869[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din870[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din871[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din876[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din877[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din878[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din879[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din874[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din875[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din872[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din873[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din944[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din945[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din946[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din947[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din948[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din949[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din950[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din951[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din952[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din953[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din954[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din955[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din956[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din957[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din958[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din959[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1008[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1009[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1010[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1011[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1012[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1013[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1014[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1015[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1016[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1017[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1018[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1019[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1020[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1021[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1022[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1023[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din320[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din321[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din322[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din323[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din324[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din325[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din326[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din327[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din328[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din329[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din330[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din331[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din332[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din333[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din334[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din335[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din336[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din337[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din338[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din339[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din340[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din341[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din342[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din343[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din344[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din345[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din346[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din347[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din348[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din349[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din350[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din351[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_23[0]         dout[0]      14600      14600 -2147483648 -2147483648
c       din352[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din353[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din354[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din355[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din356[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din357[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din358[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din359[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din364[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din365[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din366[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din367[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din362[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din363[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din360[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din361[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din960[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din961[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din962[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din963[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din964[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din965[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din966[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din967[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din968[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din969[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din970[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din971[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din972[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din973[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din974[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din975[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din976[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din977[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din978[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din979[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din980[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din981[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din982[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din983[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din984[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din985[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din986[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din987[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din988[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din989[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din990[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din991[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din992[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din993[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din994[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din995[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din996[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din997[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din998[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din999[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1004[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1005[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1006[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1007[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1002[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1003[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1000[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1001[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din896[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din897[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din898[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din899[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din900[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din901[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din902[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din903[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din904[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din905[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din906[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din907[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din908[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din909[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din910[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din911[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din912[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din913[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din914[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din915[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din916[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din917[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din918[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din919[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din920[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din921[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din922[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din923[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din924[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din925[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din926[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din927[0]         dout[0]      21200      21200 -2147483648 -2147483648
c    mux_3_117[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din928[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din929[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din930[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din931[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din932[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din933[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din934[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din935[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din768[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din769[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din770[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din771[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din772[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din773[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din774[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din775[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din776[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din777[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din778[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din779[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din780[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din781[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din782[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din783[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din784[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din785[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din786[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din787[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din788[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din789[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din790[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din791[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din792[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din793[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din794[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din795[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din796[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din797[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din798[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din799[0]         dout[0]      21200      21200 -2147483648 -2147483648
c    mux_3_101[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din800[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din801[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din802[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din803[0]         dout[0]      21200      21200 -2147483648 -2147483648
c    mux_1_402[0]         dout[0]      19550      19550 -2147483648 -2147483648
c    mux_1_403[0]         dout[0]      19550      19550 -2147483648 -2147483648
c       din512[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din513[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din514[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din515[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din516[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din517[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din518[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din519[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din520[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din521[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din522[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din523[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din524[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din525[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din526[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din527[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din528[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din529[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din530[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din531[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din532[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din533[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din534[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din535[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din536[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din537[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din538[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din539[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din540[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din541[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din542[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din543[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_35[0]         dout[0]      14600      14600 -2147483648 -2147483648
c     mux_3_69[0]         dout[0]      16250      16250 -2147483648 -2147483648
c    mux_2_137[0]         dout[0]      17900      17900 -2147483648 -2147483648
c    mux_1_273[0]         dout[0]      19550      19550 -2147483648 -2147483648
c       din544[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din545[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1072[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1073[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1074[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1075[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1076[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1077[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1078[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1079[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1080[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1081[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1082[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1083[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1084[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1085[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1086[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1087[0]         dout[0]      17900      17900 -2147483648 -2147483648
c       din128[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din129[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din130[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din131[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din132[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din133[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din134[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din135[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din136[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din137[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din138[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din139[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din140[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din141[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din142[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din143[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din144[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din145[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din146[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din147[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din148[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din149[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din150[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din151[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din152[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din153[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din154[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din155[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din156[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din157[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din158[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din159[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_11[0]         dout[0]      14600      14600 -2147483648 -2147483648
c     mux_3_21[0]         dout[0]      16250      16250 -2147483648 -2147483648
c       din160[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din161[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din162[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din163[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din164[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din165[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din166[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din167[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din192[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din193[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din194[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din195[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din196[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din197[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din198[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din199[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din200[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din201[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din202[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din203[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din204[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din205[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din206[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din207[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din208[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din209[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din210[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din211[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din212[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din213[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din214[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din215[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din216[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din217[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din218[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din219[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din220[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din221[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din222[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din223[0]         dout[0]      21200      21200 -2147483648 -2147483648
c     mux_4_15[0]         dout[0]      14600      14600 -2147483648 -2147483648
c       din224[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din225[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din226[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din227[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din228[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din229[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din230[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din231[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din236[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din237[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din238[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din239[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din234[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din235[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din232[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din233[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1136[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1137[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1138[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1139[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1140[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1141[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1142[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1143[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1144[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1145[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1146[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1147[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1148[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1149[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1150[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1151[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1088[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1089[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1090[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1091[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1092[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1093[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1094[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1095[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1096[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1097[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1098[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1099[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1100[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1101[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1102[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1103[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1104[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1105[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1106[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1107[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1108[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1109[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1110[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1111[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1112[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1113[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1114[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1115[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1116[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1117[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1118[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1119[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1120[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1121[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1122[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1123[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1124[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1125[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1126[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1127[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1132[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1133[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1134[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1135[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1130[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1131[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1128[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1129[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1200[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1201[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1202[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1203[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1204[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1205[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1206[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1207[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1208[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1209[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1210[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1211[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1212[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1213[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1214[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1215[0]         dout[0]      17900      17900 -2147483648 -2147483648
c        din64[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din65[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din66[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din67[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din68[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din69[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din70[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din71[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din72[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din73[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din74[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din75[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din76[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din77[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din78[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din79[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din80[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din81[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din82[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din83[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din84[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din85[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din86[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din87[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din88[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din89[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din90[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din91[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din92[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din93[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din94[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din95[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      mux_4_7[0]         dout[0]      14600      14600 -2147483648 -2147483648
c        din96[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din97[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din98[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din99[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din100[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din101[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din102[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din103[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din108[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din109[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din110[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din111[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din106[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din107[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din104[0]         dout[0]      21200      21200 -2147483648 -2147483648
c       din105[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      din1264[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1265[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1266[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1267[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1268[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1269[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1270[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1271[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1272[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1273[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1274[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1275[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1276[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1277[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1278[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1279[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1216[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1217[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1218[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1219[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1220[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1221[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1222[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1223[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1224[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1225[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1226[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1227[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1228[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1229[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1230[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1231[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1232[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1233[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1234[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1235[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1236[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1237[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1238[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1239[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1240[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1241[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1242[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1243[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1244[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1245[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1246[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1247[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1248[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1249[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1250[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1251[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1252[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1253[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1254[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1255[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1260[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1261[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1262[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1263[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1258[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1259[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1256[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1257[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1152[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1153[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1154[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1155[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1156[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1157[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1158[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1159[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1160[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1161[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1162[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1163[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1164[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1165[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1166[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1167[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1168[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1169[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1170[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1171[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1172[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1173[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1174[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1175[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1176[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1177[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1178[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1179[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1180[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1181[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1182[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1183[0]         dout[0]      17900      17900 -2147483648 -2147483648
c    mux_3_149[0]         dout[0]      12950      12950 -2147483648 -2147483648
c      din1184[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1185[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1186[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1187[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1188[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1189[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1190[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1191[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1024[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1025[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1026[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1027[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1028[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1029[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1030[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1031[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1032[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1033[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1034[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1035[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1036[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1037[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1038[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1039[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1040[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1041[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1042[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1043[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1044[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1045[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1046[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1047[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1048[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1049[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1050[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1051[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1052[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1053[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1054[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1055[0]         dout[0]      17900      17900 -2147483648 -2147483648
c    mux_3_133[0]         dout[0]      12950      12950 -2147483648 -2147483648
c      din1056[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1057[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1058[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1059[0]         dout[0]      17900      17900 -2147483648 -2147483648
c    mux_1_530[0]         dout[0]      16250      16250 -2147483648 -2147483648
c    mux_1_531[0]         dout[0]      16250      16250 -2147483648 -2147483648
c         din0[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din1[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din2[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din3[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din4[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din5[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din6[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din7[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din8[0]         dout[0]      21200      21200 -2147483648 -2147483648
c         din9[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din10[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din11[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din12[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din13[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din14[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din15[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din16[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din17[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din18[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din19[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din20[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din21[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din22[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din23[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din24[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din25[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din26[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din27[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din28[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din29[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din30[0]         dout[0]      21200      21200 -2147483648 -2147483648
c        din31[0]         dout[0]      21200      21200 -2147483648 -2147483648
c      mux_4_3[0]         dout[0]      14600      14600 -2147483648 -2147483648
c      mux_3_5[0]         dout[0]      16250      16250 -2147483648 -2147483648
c      mux_2_8[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      mux_2_9[0]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[0]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[0]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[0]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[0]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[0]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[0]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[0]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[0]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[0]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[0]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[0]       4850       4850 -2147483648 -2147483648
c       din576[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din577[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din578[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din579[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din580[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din581[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din582[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din583[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din584[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din585[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din586[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din587[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din588[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din589[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din590[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din591[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din592[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din593[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din594[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din595[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din596[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din597[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din598[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din599[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din600[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din601[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din602[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din603[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din604[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din605[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din606[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din607[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_39[1]         dout[1]      14600      14600 -2147483648 -2147483648
c       din608[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din609[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din610[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din611[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din612[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din613[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din614[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din615[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din620[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din621[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din622[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din623[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din618[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din619[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din616[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din617[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din704[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din705[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din706[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din707[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din708[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din709[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din710[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din711[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din712[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din713[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din714[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din715[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din716[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din717[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din718[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din719[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din720[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din721[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din722[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din723[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din724[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din725[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din726[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din727[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din728[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din729[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din730[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din731[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din732[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din733[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din734[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din735[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_47[1]         dout[1]      14600      14600 -2147483648 -2147483648
c       din736[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din737[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din738[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din739[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din740[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din741[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din742[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din743[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din748[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din749[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din750[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din751[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din746[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din747[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din744[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din745[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din640[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din641[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din642[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din643[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din644[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din645[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din646[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din647[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din648[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din649[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din650[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din651[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din652[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din653[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din654[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din655[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din656[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din657[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din658[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din659[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din660[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din661[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din662[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din663[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din664[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din665[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din666[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din667[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din668[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din669[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din670[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din671[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_43[1]         dout[1]      14600      14600 -2147483648 -2147483648
c     mux_3_85[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din672[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din673[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din674[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din675[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din676[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din677[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din678[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din679[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din816[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din817[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din818[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din819[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din820[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din821[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din822[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din823[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din824[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din825[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din826[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din827[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din828[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din829[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din830[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din831[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din880[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din881[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din882[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din883[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din884[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din885[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din886[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din887[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din888[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din889[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din890[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din891[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din892[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din893[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din894[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din895[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din256[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din257[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din258[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din259[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din260[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din261[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din262[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din263[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din264[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din265[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din266[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din267[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din268[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din269[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din270[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din271[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din272[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din273[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din274[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din275[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din276[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din277[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din278[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din279[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din280[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din281[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din282[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din283[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din284[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din285[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din286[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din287[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_19[1]         dout[1]      14600      14600 -2147483648 -2147483648
c     mux_3_37[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din288[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din289[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din290[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din291[1]         dout[1]      21200      21200 -2147483648 -2147483648
c    mux_1_146[1]         dout[1]      19550      19550 -2147483648 -2147483648
c    mux_1_147[1]         dout[1]      19550      19550 -2147483648 -2147483648
c       din384[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din385[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din386[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din387[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din388[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din389[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din390[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din391[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din392[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din393[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din394[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din395[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din396[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din397[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din398[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din399[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din400[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din401[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din402[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din403[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din404[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din405[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din406[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din407[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din408[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din409[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din410[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din411[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din412[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din413[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din414[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din415[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_27[1]         dout[1]      14600      14600 -2147483648 -2147483648
c     mux_3_53[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din416[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din417[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din418[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din419[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din420[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din421[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din422[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din423[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din448[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din449[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din450[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din451[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din452[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din453[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din454[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din455[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din456[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din457[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din458[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din459[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din460[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din461[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din462[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din463[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din464[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din465[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din466[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din467[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din468[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din469[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din470[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din471[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din472[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din473[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din474[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din475[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din476[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din477[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din478[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din479[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_31[1]         dout[1]      14600      14600 -2147483648 -2147483648
c       din480[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din481[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din482[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din483[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din484[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din485[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din486[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din487[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din492[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din493[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din494[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din495[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din490[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din491[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din488[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din489[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din832[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din833[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din834[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din835[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din836[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din837[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din838[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din839[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din840[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din841[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din842[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din843[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din844[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din845[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din846[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din847[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din848[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din849[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din850[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din851[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din852[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din853[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din854[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din855[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din856[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din857[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din858[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din859[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din860[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din861[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din862[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din863[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din864[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din865[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din866[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din867[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din868[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din869[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din870[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din871[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din876[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din877[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din878[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din879[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din874[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din875[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din872[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din873[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din944[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din945[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din946[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din947[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din948[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din949[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din950[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din951[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din952[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din953[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din954[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din955[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din956[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din957[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din958[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din959[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1008[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1009[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1010[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1011[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1012[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1013[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1014[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1015[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1016[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1017[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1018[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1019[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1020[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1021[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1022[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1023[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din320[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din321[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din322[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din323[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din324[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din325[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din326[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din327[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din328[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din329[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din330[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din331[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din332[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din333[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din334[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din335[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din336[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din337[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din338[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din339[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din340[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din341[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din342[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din343[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din344[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din345[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din346[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din347[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din348[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din349[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din350[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din351[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_23[1]         dout[1]      14600      14600 -2147483648 -2147483648
c       din352[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din353[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din354[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din355[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din356[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din357[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din358[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din359[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din364[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din365[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din366[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din367[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din362[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din363[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din360[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din361[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din960[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din961[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din962[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din963[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din964[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din965[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din966[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din967[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din968[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din969[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din970[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din971[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din972[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din973[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din974[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din975[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din976[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din977[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din978[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din979[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din980[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din981[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din982[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din983[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din984[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din985[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din986[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din987[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din988[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din989[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din990[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din991[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din992[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din993[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din994[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din995[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din996[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din997[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din998[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din999[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1004[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1005[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1006[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1007[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1002[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1003[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1000[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1001[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din896[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din897[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din898[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din899[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din900[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din901[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din902[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din903[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din904[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din905[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din906[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din907[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din908[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din909[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din910[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din911[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din912[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din913[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din914[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din915[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din916[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din917[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din918[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din919[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din920[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din921[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din922[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din923[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din924[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din925[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din926[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din927[1]         dout[1]      21200      21200 -2147483648 -2147483648
c    mux_3_117[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din928[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din929[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din930[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din931[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din932[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din933[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din934[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din935[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din768[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din769[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din770[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din771[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din772[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din773[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din774[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din775[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din776[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din777[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din778[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din779[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din780[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din781[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din782[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din783[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din784[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din785[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din786[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din787[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din788[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din789[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din790[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din791[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din792[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din793[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din794[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din795[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din796[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din797[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din798[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din799[1]         dout[1]      21200      21200 -2147483648 -2147483648
c    mux_3_101[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din800[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din801[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din802[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din803[1]         dout[1]      21200      21200 -2147483648 -2147483648
c    mux_1_402[1]         dout[1]      19550      19550 -2147483648 -2147483648
c    mux_1_403[1]         dout[1]      19550      19550 -2147483648 -2147483648
c       din512[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din513[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din514[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din515[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din516[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din517[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din518[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din519[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din520[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din521[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din522[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din523[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din524[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din525[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din526[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din527[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din528[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din529[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din530[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din531[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din532[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din533[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din534[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din535[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din536[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din537[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din538[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din539[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din540[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din541[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din542[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din543[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_35[1]         dout[1]      14600      14600 -2147483648 -2147483648
c     mux_3_69[1]         dout[1]      16250      16250 -2147483648 -2147483648
c    mux_2_137[1]         dout[1]      17900      17900 -2147483648 -2147483648
c    mux_1_273[1]         dout[1]      19550      19550 -2147483648 -2147483648
c       din544[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din545[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1072[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1073[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1074[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1075[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1076[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1077[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1078[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1079[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1080[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1081[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1082[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1083[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1084[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1085[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1086[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1087[1]         dout[1]      17900      17900 -2147483648 -2147483648
c       din128[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din129[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din130[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din131[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din132[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din133[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din134[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din135[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din136[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din137[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din138[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din139[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din140[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din141[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din142[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din143[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din144[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din145[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din146[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din147[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din148[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din149[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din150[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din151[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din152[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din153[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din154[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din155[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din156[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din157[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din158[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din159[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_11[1]         dout[1]      14600      14600 -2147483648 -2147483648
c     mux_3_21[1]         dout[1]      16250      16250 -2147483648 -2147483648
c       din160[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din161[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din162[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din163[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din164[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din165[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din166[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din167[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din192[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din193[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din194[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din195[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din196[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din197[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din198[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din199[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din200[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din201[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din202[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din203[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din204[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din205[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din206[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din207[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din208[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din209[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din210[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din211[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din212[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din213[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din214[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din215[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din216[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din217[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din218[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din219[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din220[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din221[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din222[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din223[1]         dout[1]      21200      21200 -2147483648 -2147483648
c     mux_4_15[1]         dout[1]      14600      14600 -2147483648 -2147483648
c       din224[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din225[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din226[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din227[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din228[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din229[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din230[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din231[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din236[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din237[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din238[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din239[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din234[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din235[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din232[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din233[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1136[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1137[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1138[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1139[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1140[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1141[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1142[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1143[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1144[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1145[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1146[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1147[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1148[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1149[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1150[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1151[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1088[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1089[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1090[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1091[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1092[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1093[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1094[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1095[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1096[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1097[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1098[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1099[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1100[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1101[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1102[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1103[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1104[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1105[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1106[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1107[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1108[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1109[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1110[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1111[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1112[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1113[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1114[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1115[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1116[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1117[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1118[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1119[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1120[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1121[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1122[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1123[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1124[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1125[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1126[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1127[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1132[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1133[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1134[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1135[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1130[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1131[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1128[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1129[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1200[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1201[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1202[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1203[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1204[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1205[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1206[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1207[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1208[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1209[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1210[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1211[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1212[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1213[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1214[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1215[1]         dout[1]      17900      17900 -2147483648 -2147483648
c        din64[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din65[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din66[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din67[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din68[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din69[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din70[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din71[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din72[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din73[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din74[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din75[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din76[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din77[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din78[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din79[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din80[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din81[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din82[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din83[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din84[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din85[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din86[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din87[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din88[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din89[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din90[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din91[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din92[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din93[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din94[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din95[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      mux_4_7[1]         dout[1]      14600      14600 -2147483648 -2147483648
c        din96[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din97[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din98[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din99[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din100[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din101[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din102[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din103[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din108[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din109[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din110[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din111[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din106[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din107[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din104[1]         dout[1]      21200      21200 -2147483648 -2147483648
c       din105[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      din1264[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1265[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1266[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1267[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1268[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1269[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1270[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1271[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1272[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1273[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1274[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1275[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1276[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1277[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1278[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1279[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1216[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1217[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1218[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1219[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1220[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1221[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1222[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1223[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1224[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1225[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1226[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1227[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1228[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1229[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1230[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1231[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1232[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1233[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1234[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1235[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1236[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1237[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1238[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1239[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1240[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1241[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1242[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1243[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1244[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1245[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1246[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1247[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1248[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1249[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1250[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1251[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1252[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1253[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1254[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1255[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1260[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1261[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1262[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1263[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1258[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1259[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1256[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1257[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1152[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1153[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1154[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1155[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1156[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1157[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1158[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1159[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1160[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1161[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1162[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1163[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1164[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1165[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1166[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1167[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1168[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1169[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1170[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1171[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1172[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1173[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1174[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1175[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1176[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1177[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1178[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1179[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1180[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1181[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1182[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1183[1]         dout[1]      17900      17900 -2147483648 -2147483648
c    mux_3_149[1]         dout[1]      12950      12950 -2147483648 -2147483648
c      din1184[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1185[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1186[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1187[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1188[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1189[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1190[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1191[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1024[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1025[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1026[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1027[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1028[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1029[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1030[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1031[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1032[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1033[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1034[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1035[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1036[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1037[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1038[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1039[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1040[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1041[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1042[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1043[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1044[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1045[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1046[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1047[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1048[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1049[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1050[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1051[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1052[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1053[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1054[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1055[1]         dout[1]      17900      17900 -2147483648 -2147483648
c    mux_3_133[1]         dout[1]      12950      12950 -2147483648 -2147483648
c      din1056[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1057[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1058[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1059[1]         dout[1]      17900      17900 -2147483648 -2147483648
c    mux_1_530[1]         dout[1]      16250      16250 -2147483648 -2147483648
c    mux_1_531[1]         dout[1]      16250      16250 -2147483648 -2147483648
c         din0[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din1[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din2[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din3[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din4[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din5[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din6[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din7[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din8[1]         dout[1]      21200      21200 -2147483648 -2147483648
c         din9[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din10[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din11[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din12[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din13[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din14[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din15[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din16[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din17[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din18[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din19[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din20[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din21[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din22[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din23[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din24[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din25[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din26[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din27[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din28[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din29[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din30[1]         dout[1]      21200      21200 -2147483648 -2147483648
c        din31[1]         dout[1]      21200      21200 -2147483648 -2147483648
c      mux_4_3[1]         dout[1]      14600      14600 -2147483648 -2147483648
c      mux_3_5[1]         dout[1]      16250      16250 -2147483648 -2147483648
c      mux_2_8[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      mux_2_9[1]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[1]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[1]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[1]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[1]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[1]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[1]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[1]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[1]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[1]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[1]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[1]       4850       4850 -2147483648 -2147483648
c       din576[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din577[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din578[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din579[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din580[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din581[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din582[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din583[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din584[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din585[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din586[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din587[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din588[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din589[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din590[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din591[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din592[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din593[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din594[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din595[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din596[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din597[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din598[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din599[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din600[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din601[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din602[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din603[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din604[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din605[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din606[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din607[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_39[2]         dout[2]      14600      14600 -2147483648 -2147483648
c       din608[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din609[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din610[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din611[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din612[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din613[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din614[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din615[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din620[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din621[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din622[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din623[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din618[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din619[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din616[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din617[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din704[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din705[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din706[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din707[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din708[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din709[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din710[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din711[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din712[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din713[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din714[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din715[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din716[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din717[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din718[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din719[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din720[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din721[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din722[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din723[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din724[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din725[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din726[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din727[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din728[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din729[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din730[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din731[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din732[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din733[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din734[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din735[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_47[2]         dout[2]      14600      14600 -2147483648 -2147483648
c       din736[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din737[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din738[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din739[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din740[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din741[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din742[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din743[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din748[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din749[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din750[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din751[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din746[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din747[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din744[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din745[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din640[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din641[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din642[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din643[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din644[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din645[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din646[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din647[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din648[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din649[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din650[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din651[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din652[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din653[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din654[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din655[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din656[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din657[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din658[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din659[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din660[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din661[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din662[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din663[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din664[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din665[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din666[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din667[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din668[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din669[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din670[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din671[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_43[2]         dout[2]      14600      14600 -2147483648 -2147483648
c     mux_3_85[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din672[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din673[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din674[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din675[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din676[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din677[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din678[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din679[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din816[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din817[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din818[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din819[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din820[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din821[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din822[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din823[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din824[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din825[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din826[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din827[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din828[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din829[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din830[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din831[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din880[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din881[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din882[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din883[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din884[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din885[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din886[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din887[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din888[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din889[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din890[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din891[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din892[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din893[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din894[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din895[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din256[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din257[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din258[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din259[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din260[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din261[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din262[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din263[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din264[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din265[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din266[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din267[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din268[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din269[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din270[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din271[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din272[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din273[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din274[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din275[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din276[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din277[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din278[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din279[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din280[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din281[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din282[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din283[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din284[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din285[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din286[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din287[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_19[2]         dout[2]      14600      14600 -2147483648 -2147483648
c     mux_3_37[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din288[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din289[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din290[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din291[2]         dout[2]      21200      21200 -2147483648 -2147483648
c    mux_1_146[2]         dout[2]      19550      19550 -2147483648 -2147483648
c    mux_1_147[2]         dout[2]      19550      19550 -2147483648 -2147483648
c       din384[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din385[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din386[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din387[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din388[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din389[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din390[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din391[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din392[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din393[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din394[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din395[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din396[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din397[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din398[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din399[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din400[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din401[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din402[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din403[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din404[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din405[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din406[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din407[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din408[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din409[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din410[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din411[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din412[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din413[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din414[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din415[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_27[2]         dout[2]      14600      14600 -2147483648 -2147483648
c     mux_3_53[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din416[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din417[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din418[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din419[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din420[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din421[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din422[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din423[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din448[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din449[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din450[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din451[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din452[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din453[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din454[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din455[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din456[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din457[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din458[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din459[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din460[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din461[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din462[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din463[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din464[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din465[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din466[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din467[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din468[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din469[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din470[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din471[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din472[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din473[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din474[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din475[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din476[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din477[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din478[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din479[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_31[2]         dout[2]      14600      14600 -2147483648 -2147483648
c       din480[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din481[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din482[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din483[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din484[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din485[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din486[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din487[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din492[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din493[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din494[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din495[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din490[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din491[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din488[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din489[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din832[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din833[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din834[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din835[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din836[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din837[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din838[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din839[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din840[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din841[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din842[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din843[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din844[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din845[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din846[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din847[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din848[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din849[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din850[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din851[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din852[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din853[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din854[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din855[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din856[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din857[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din858[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din859[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din860[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din861[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din862[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din863[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din864[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din865[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din866[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din867[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din868[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din869[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din870[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din871[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din876[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din877[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din878[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din879[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din874[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din875[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din872[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din873[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din944[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din945[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din946[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din947[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din948[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din949[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din950[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din951[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din952[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din953[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din954[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din955[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din956[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din957[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din958[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din959[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1008[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1009[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1010[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1011[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1012[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1013[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1014[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1015[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1016[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1017[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1018[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1019[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1020[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1021[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1022[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1023[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din320[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din321[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din322[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din323[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din324[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din325[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din326[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din327[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din328[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din329[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din330[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din331[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din332[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din333[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din334[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din335[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din336[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din337[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din338[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din339[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din340[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din341[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din342[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din343[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din344[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din345[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din346[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din347[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din348[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din349[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din350[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din351[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_23[2]         dout[2]      14600      14600 -2147483648 -2147483648
c       din352[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din353[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din354[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din355[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din356[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din357[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din358[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din359[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din364[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din365[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din366[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din367[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din362[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din363[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din360[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din361[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din960[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din961[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din962[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din963[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din964[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din965[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din966[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din967[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din968[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din969[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din970[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din971[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din972[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din973[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din974[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din975[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din976[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din977[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din978[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din979[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din980[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din981[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din982[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din983[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din984[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din985[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din986[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din987[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din988[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din989[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din990[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din991[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din992[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din993[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din994[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din995[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din996[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din997[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din998[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din999[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1004[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1005[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1006[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1007[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1002[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1003[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1000[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1001[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din896[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din897[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din898[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din899[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din900[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din901[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din902[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din903[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din904[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din905[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din906[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din907[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din908[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din909[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din910[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din911[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din912[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din913[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din914[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din915[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din916[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din917[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din918[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din919[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din920[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din921[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din922[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din923[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din924[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din925[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din926[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din927[2]         dout[2]      21200      21200 -2147483648 -2147483648
c    mux_3_117[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din928[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din929[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din930[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din931[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din932[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din933[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din934[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din935[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din768[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din769[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din770[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din771[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din772[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din773[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din774[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din775[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din776[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din777[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din778[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din779[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din780[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din781[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din782[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din783[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din784[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din785[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din786[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din787[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din788[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din789[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din790[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din791[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din792[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din793[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din794[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din795[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din796[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din797[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din798[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din799[2]         dout[2]      21200      21200 -2147483648 -2147483648
c    mux_3_101[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din800[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din801[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din802[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din803[2]         dout[2]      21200      21200 -2147483648 -2147483648
c    mux_1_402[2]         dout[2]      19550      19550 -2147483648 -2147483648
c    mux_1_403[2]         dout[2]      19550      19550 -2147483648 -2147483648
c       din512[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din513[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din514[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din515[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din516[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din517[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din518[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din519[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din520[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din521[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din522[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din523[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din524[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din525[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din526[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din527[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din528[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din529[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din530[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din531[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din532[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din533[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din534[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din535[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din536[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din537[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din538[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din539[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din540[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din541[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din542[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din543[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_35[2]         dout[2]      14600      14600 -2147483648 -2147483648
c     mux_3_69[2]         dout[2]      16250      16250 -2147483648 -2147483648
c    mux_2_137[2]         dout[2]      17900      17900 -2147483648 -2147483648
c    mux_1_273[2]         dout[2]      19550      19550 -2147483648 -2147483648
c       din544[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din545[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1072[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1073[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1074[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1075[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1076[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1077[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1078[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1079[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1080[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1081[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1082[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1083[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1084[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1085[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1086[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1087[2]         dout[2]      17900      17900 -2147483648 -2147483648
c       din128[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din129[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din130[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din131[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din132[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din133[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din134[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din135[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din136[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din137[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din138[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din139[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din140[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din141[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din142[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din143[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din144[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din145[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din146[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din147[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din148[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din149[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din150[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din151[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din152[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din153[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din154[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din155[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din156[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din157[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din158[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din159[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_11[2]         dout[2]      14600      14600 -2147483648 -2147483648
c     mux_3_21[2]         dout[2]      16250      16250 -2147483648 -2147483648
c       din160[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din161[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din162[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din163[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din164[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din165[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din166[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din167[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din192[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din193[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din194[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din195[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din196[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din197[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din198[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din199[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din200[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din201[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din202[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din203[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din204[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din205[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din206[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din207[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din208[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din209[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din210[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din211[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din212[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din213[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din214[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din215[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din216[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din217[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din218[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din219[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din220[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din221[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din222[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din223[2]         dout[2]      21200      21200 -2147483648 -2147483648
c     mux_4_15[2]         dout[2]      14600      14600 -2147483648 -2147483648
c       din224[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din225[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din226[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din227[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din228[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din229[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din230[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din231[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din236[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din237[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din238[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din239[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din234[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din235[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din232[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din233[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1136[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1137[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1138[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1139[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1140[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1141[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1142[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1143[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1144[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1145[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1146[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1147[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1148[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1149[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1150[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1151[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1088[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1089[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1090[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1091[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1092[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1093[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1094[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1095[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1096[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1097[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1098[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1099[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1100[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1101[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1102[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1103[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1104[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1105[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1106[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1107[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1108[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1109[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1110[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1111[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1112[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1113[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1114[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1115[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1116[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1117[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1118[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1119[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1120[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1121[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1122[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1123[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1124[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1125[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1126[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1127[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1132[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1133[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1134[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1135[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1130[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1131[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1128[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1129[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1200[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1201[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1202[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1203[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1204[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1205[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1206[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1207[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1208[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1209[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1210[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1211[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1212[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1213[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1214[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1215[2]         dout[2]      17900      17900 -2147483648 -2147483648
c        din64[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din65[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din66[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din67[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din68[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din69[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din70[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din71[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din72[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din73[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din74[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din75[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din76[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din77[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din78[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din79[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din80[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din81[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din82[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din83[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din84[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din85[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din86[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din87[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din88[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din89[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din90[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din91[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din92[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din93[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din94[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din95[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      mux_4_7[2]         dout[2]      14600      14600 -2147483648 -2147483648
c        din96[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din97[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din98[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din99[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din100[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din101[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din102[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din103[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din108[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din109[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din110[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din111[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din106[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din107[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din104[2]         dout[2]      21200      21200 -2147483648 -2147483648
c       din105[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      din1264[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1265[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1266[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1267[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1268[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1269[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1270[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1271[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1272[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1273[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1274[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1275[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1276[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1277[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1278[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1279[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1216[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1217[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1218[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1219[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1220[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1221[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1222[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1223[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1224[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1225[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1226[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1227[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1228[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1229[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1230[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1231[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1232[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1233[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1234[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1235[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1236[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1237[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1238[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1239[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1240[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1241[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1242[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1243[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1244[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1245[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1246[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1247[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1248[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1249[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1250[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1251[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1252[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1253[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1254[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1255[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1260[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1261[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1262[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1263[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1258[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1259[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1256[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1257[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1152[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1153[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1154[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1155[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1156[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1157[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1158[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1159[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1160[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1161[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1162[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1163[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1164[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1165[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1166[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1167[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1168[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1169[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1170[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1171[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1172[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1173[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1174[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1175[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1176[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1177[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1178[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1179[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1180[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1181[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1182[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1183[2]         dout[2]      17900      17900 -2147483648 -2147483648
c    mux_3_149[2]         dout[2]      12950      12950 -2147483648 -2147483648
c      din1184[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1185[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1186[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1187[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1188[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1189[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1190[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1191[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1024[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1025[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1026[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1027[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1028[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1029[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1030[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1031[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1032[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1033[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1034[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1035[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1036[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1037[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1038[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1039[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1040[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1041[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1042[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1043[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1044[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1045[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1046[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1047[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1048[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1049[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1050[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1051[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1052[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1053[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1054[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1055[2]         dout[2]      17900      17900 -2147483648 -2147483648
c    mux_3_133[2]         dout[2]      12950      12950 -2147483648 -2147483648
c      din1056[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1057[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1058[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1059[2]         dout[2]      17900      17900 -2147483648 -2147483648
c    mux_1_530[2]         dout[2]      16250      16250 -2147483648 -2147483648
c    mux_1_531[2]         dout[2]      16250      16250 -2147483648 -2147483648
c         din0[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din1[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din2[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din3[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din4[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din5[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din6[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din7[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din8[2]         dout[2]      21200      21200 -2147483648 -2147483648
c         din9[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din10[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din11[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din12[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din13[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din14[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din15[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din16[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din17[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din18[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din19[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din20[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din21[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din22[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din23[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din24[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din25[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din26[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din27[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din28[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din29[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din30[2]         dout[2]      21200      21200 -2147483648 -2147483648
c        din31[2]         dout[2]      21200      21200 -2147483648 -2147483648
c      mux_4_3[2]         dout[2]      14600      14600 -2147483648 -2147483648
c      mux_3_5[2]         dout[2]      16250      16250 -2147483648 -2147483648
c      mux_2_8[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      mux_2_9[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[2]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[2]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[2]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[2]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[2]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[2]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[2]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[2]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[2]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[2]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[2]       4850       4850 -2147483648 -2147483648
c       din576[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din577[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din578[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din579[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din580[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din581[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din582[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din583[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din584[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din585[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din586[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din587[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din588[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din589[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din590[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din591[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din592[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din593[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din594[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din595[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din596[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din597[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din598[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din599[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din600[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din601[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din602[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din603[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din604[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din605[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din606[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din607[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_39[3]         dout[3]      14600      14600 -2147483648 -2147483648
c       din608[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din609[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din610[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din611[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din612[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din613[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din614[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din615[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din620[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din621[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din622[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din623[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din618[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din619[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din616[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din617[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din704[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din705[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din706[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din707[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din708[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din709[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din710[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din711[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din712[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din713[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din714[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din715[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din716[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din717[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din718[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din719[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din720[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din721[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din722[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din723[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din724[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din725[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din726[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din727[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din728[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din729[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din730[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din731[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din732[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din733[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din734[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din735[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_47[3]         dout[3]      14600      14600 -2147483648 -2147483648
c       din736[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din737[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din738[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din739[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din740[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din741[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din742[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din743[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din748[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din749[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din750[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din751[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din746[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din747[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din744[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din745[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din640[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din641[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din642[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din643[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din644[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din645[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din646[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din647[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din648[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din649[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din650[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din651[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din652[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din653[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din654[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din655[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din656[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din657[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din658[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din659[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din660[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din661[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din662[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din663[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din664[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din665[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din666[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din667[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din668[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din669[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din670[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din671[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_43[3]         dout[3]      14600      14600 -2147483648 -2147483648
c     mux_3_85[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din672[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din673[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din674[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din675[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din676[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din677[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din678[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din679[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din816[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din817[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din818[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din819[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din820[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din821[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din822[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din823[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din824[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din825[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din826[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din827[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din828[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din829[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din830[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din831[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din880[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din881[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din882[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din883[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din884[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din885[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din886[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din887[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din888[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din889[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din890[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din891[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din892[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din893[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din894[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din895[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din256[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din257[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din258[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din259[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din260[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din261[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din262[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din263[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din264[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din265[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din266[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din267[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din268[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din269[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din270[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din271[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din272[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din273[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din274[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din275[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din276[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din277[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din278[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din279[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din280[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din281[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din282[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din283[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din284[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din285[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din286[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din287[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_19[3]         dout[3]      14600      14600 -2147483648 -2147483648
c     mux_3_37[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din288[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din289[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din290[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din291[3]         dout[3]      21200      21200 -2147483648 -2147483648
c    mux_1_146[3]         dout[3]      19550      19550 -2147483648 -2147483648
c    mux_1_147[3]         dout[3]      19550      19550 -2147483648 -2147483648
c       din384[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din385[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din386[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din387[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din388[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din389[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din390[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din391[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din392[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din393[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din394[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din395[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din396[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din397[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din398[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din399[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din400[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din401[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din402[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din403[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din404[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din405[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din406[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din407[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din408[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din409[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din410[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din411[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din412[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din413[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din414[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din415[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_27[3]         dout[3]      14600      14600 -2147483648 -2147483648
c     mux_3_53[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din416[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din417[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din418[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din419[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din420[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din421[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din422[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din423[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din448[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din449[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din450[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din451[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din452[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din453[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din454[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din455[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din456[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din457[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din458[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din459[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din460[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din461[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din462[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din463[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din464[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din465[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din466[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din467[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din468[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din469[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din470[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din471[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din472[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din473[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din474[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din475[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din476[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din477[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din478[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din479[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_31[3]         dout[3]      14600      14600 -2147483648 -2147483648
c       din480[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din481[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din482[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din483[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din484[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din485[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din486[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din487[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din492[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din493[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din494[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din495[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din490[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din491[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din488[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din489[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din832[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din833[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din834[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din835[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din836[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din837[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din838[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din839[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din840[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din841[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din842[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din843[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din844[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din845[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din846[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din847[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din848[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din849[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din850[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din851[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din852[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din853[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din854[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din855[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din856[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din857[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din858[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din859[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din860[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din861[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din862[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din863[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din864[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din865[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din866[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din867[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din868[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din869[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din870[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din871[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din876[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din877[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din878[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din879[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din874[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din875[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din872[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din873[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din944[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din945[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din946[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din947[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din948[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din949[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din950[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din951[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din952[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din953[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din954[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din955[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din956[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din957[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din958[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din959[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1008[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1009[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1010[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1011[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1012[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1013[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1014[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1015[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1016[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1017[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1018[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1019[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1020[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1021[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1022[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1023[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din320[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din321[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din322[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din323[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din324[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din325[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din326[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din327[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din328[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din329[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din330[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din331[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din332[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din333[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din334[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din335[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din336[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din337[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din338[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din339[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din340[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din341[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din342[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din343[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din344[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din345[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din346[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din347[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din348[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din349[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din350[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din351[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_23[3]         dout[3]      14600      14600 -2147483648 -2147483648
c       din352[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din353[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din354[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din355[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din356[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din357[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din358[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din359[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din364[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din365[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din366[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din367[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din362[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din363[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din360[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din361[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din960[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din961[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din962[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din963[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din964[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din965[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din966[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din967[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din968[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din969[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din970[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din971[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din972[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din973[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din974[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din975[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din976[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din977[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din978[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din979[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din980[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din981[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din982[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din983[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din984[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din985[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din986[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din987[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din988[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din989[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din990[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din991[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din992[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din993[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din994[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din995[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din996[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din997[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din998[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din999[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1004[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1005[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1006[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1007[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1002[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1003[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1000[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1001[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din896[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din897[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din898[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din899[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din900[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din901[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din902[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din903[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din904[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din905[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din906[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din907[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din908[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din909[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din910[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din911[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din912[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din913[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din914[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din915[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din916[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din917[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din918[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din919[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din920[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din921[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din922[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din923[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din924[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din925[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din926[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din927[3]         dout[3]      21200      21200 -2147483648 -2147483648
c    mux_3_117[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din928[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din929[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din930[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din931[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din932[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din933[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din934[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din935[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din768[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din769[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din770[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din771[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din772[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din773[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din774[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din775[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din776[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din777[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din778[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din779[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din780[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din781[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din782[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din783[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din784[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din785[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din786[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din787[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din788[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din789[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din790[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din791[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din792[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din793[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din794[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din795[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din796[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din797[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din798[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din799[3]         dout[3]      21200      21200 -2147483648 -2147483648
c    mux_3_101[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din800[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din801[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din802[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din803[3]         dout[3]      21200      21200 -2147483648 -2147483648
c    mux_1_402[3]         dout[3]      19550      19550 -2147483648 -2147483648
c    mux_1_403[3]         dout[3]      19550      19550 -2147483648 -2147483648
c       din512[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din513[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din514[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din515[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din516[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din517[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din518[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din519[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din520[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din521[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din522[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din523[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din524[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din525[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din526[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din527[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din528[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din529[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din530[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din531[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din532[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din533[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din534[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din535[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din536[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din537[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din538[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din539[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din540[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din541[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din542[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din543[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_35[3]         dout[3]      14600      14600 -2147483648 -2147483648
c     mux_3_69[3]         dout[3]      16250      16250 -2147483648 -2147483648
c    mux_2_137[3]         dout[3]      17900      17900 -2147483648 -2147483648
c    mux_1_273[3]         dout[3]      19550      19550 -2147483648 -2147483648
c       din544[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din545[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1072[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1073[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1074[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1075[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1076[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1077[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1078[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1079[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1080[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1081[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1082[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1083[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1084[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1085[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1086[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1087[3]         dout[3]      17900      17900 -2147483648 -2147483648
c       din128[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din129[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din130[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din131[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din132[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din133[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din134[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din135[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din136[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din137[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din138[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din139[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din140[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din141[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din142[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din143[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din144[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din145[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din146[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din147[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din148[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din149[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din150[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din151[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din152[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din153[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din154[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din155[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din156[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din157[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din158[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din159[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_11[3]         dout[3]      14600      14600 -2147483648 -2147483648
c     mux_3_21[3]         dout[3]      16250      16250 -2147483648 -2147483648
c       din160[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din161[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din162[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din163[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din164[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din165[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din166[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din167[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din192[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din193[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din194[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din195[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din196[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din197[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din198[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din199[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din200[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din201[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din202[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din203[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din204[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din205[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din206[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din207[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din208[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din209[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din210[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din211[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din212[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din213[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din214[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din215[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din216[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din217[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din218[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din219[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din220[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din221[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din222[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din223[3]         dout[3]      21200      21200 -2147483648 -2147483648
c     mux_4_15[3]         dout[3]      14600      14600 -2147483648 -2147483648
c       din224[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din225[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din226[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din227[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din228[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din229[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din230[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din231[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din236[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din237[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din238[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din239[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din234[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din235[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din232[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din233[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1136[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1137[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1138[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1139[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1140[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1141[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1142[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1143[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1144[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1145[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1146[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1147[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1148[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1149[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1150[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1151[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1088[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1089[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1090[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1091[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1092[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1093[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1094[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1095[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1096[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1097[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1098[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1099[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1100[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1101[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1102[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1103[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1104[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1105[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1106[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1107[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1108[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1109[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1110[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1111[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1112[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1113[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1114[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1115[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1116[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1117[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1118[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1119[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1120[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1121[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1122[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1123[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1124[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1125[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1126[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1127[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1132[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1133[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1134[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1135[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1130[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1131[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1128[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1129[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1200[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1201[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1202[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1203[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1204[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1205[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1206[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1207[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1208[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1209[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1210[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1211[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1212[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1213[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1214[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1215[3]         dout[3]      17900      17900 -2147483648 -2147483648
c        din64[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din65[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din66[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din67[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din68[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din69[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din70[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din71[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din72[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din73[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din74[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din75[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din76[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din77[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din78[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din79[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din80[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din81[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din82[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din83[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din84[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din85[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din86[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din87[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din88[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din89[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din90[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din91[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din92[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din93[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din94[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din95[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      mux_4_7[3]         dout[3]      14600      14600 -2147483648 -2147483648
c        din96[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din97[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din98[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din99[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din100[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din101[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din102[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din103[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din108[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din109[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din110[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din111[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din106[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din107[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din104[3]         dout[3]      21200      21200 -2147483648 -2147483648
c       din105[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      din1264[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1265[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1266[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1267[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1268[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1269[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1270[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1271[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1272[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1273[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1274[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1275[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1276[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1277[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1278[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1279[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1216[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1217[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1218[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1219[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1220[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1221[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1222[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1223[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1224[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1225[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1226[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1227[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1228[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1229[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1230[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1231[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1232[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1233[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1234[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1235[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1236[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1237[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1238[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1239[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1240[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1241[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1242[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1243[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1244[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1245[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1246[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1247[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1248[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1249[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1250[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1251[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1252[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1253[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1254[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1255[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1260[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1261[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1262[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1263[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1258[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1259[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1256[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1257[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1152[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1153[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1154[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1155[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1156[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1157[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1158[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1159[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1160[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1161[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1162[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1163[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1164[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1165[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1166[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1167[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1168[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1169[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1170[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1171[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1172[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1173[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1174[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1175[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1176[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1177[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1178[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1179[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1180[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1181[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1182[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1183[3]         dout[3]      17900      17900 -2147483648 -2147483648
c    mux_3_149[3]         dout[3]      12950      12950 -2147483648 -2147483648
c      din1184[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1185[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1186[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1187[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1188[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1189[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1190[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1191[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1024[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1025[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1026[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1027[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1028[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1029[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1030[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1031[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1032[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1033[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1034[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1035[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1036[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1037[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1038[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1039[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1040[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1041[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1042[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1043[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1044[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1045[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1046[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1047[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1048[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1049[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1050[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1051[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1052[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1053[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1054[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1055[3]         dout[3]      17900      17900 -2147483648 -2147483648
c    mux_3_133[3]         dout[3]      12950      12950 -2147483648 -2147483648
c      din1056[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1057[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1058[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1059[3]         dout[3]      17900      17900 -2147483648 -2147483648
c    mux_1_530[3]         dout[3]      16250      16250 -2147483648 -2147483648
c    mux_1_531[3]         dout[3]      16250      16250 -2147483648 -2147483648
c         din0[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din1[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din2[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din3[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din4[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din5[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din6[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din7[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din8[3]         dout[3]      21200      21200 -2147483648 -2147483648
c         din9[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din10[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din11[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din12[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din13[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din14[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din15[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din16[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din17[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din18[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din19[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din20[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din21[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din22[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din23[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din24[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din25[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din26[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din27[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din28[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din29[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din30[3]         dout[3]      21200      21200 -2147483648 -2147483648
c        din31[3]         dout[3]      21200      21200 -2147483648 -2147483648
c      mux_4_3[3]         dout[3]      14600      14600 -2147483648 -2147483648
c      mux_3_5[3]         dout[3]      16250      16250 -2147483648 -2147483648
c      mux_2_8[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      mux_2_9[3]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[3]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[3]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[3]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[3]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[3]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[3]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[3]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[3]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[3]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[3]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[3]       4850       4850 -2147483648 -2147483648
c       din576[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din577[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din578[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din579[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din580[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din581[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din582[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din583[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din584[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din585[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din586[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din587[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din588[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din589[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din590[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din591[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din592[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din593[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din594[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din595[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din596[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din597[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din598[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din599[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din600[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din601[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din602[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din603[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din604[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din605[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din606[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din607[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_39[4]         dout[4]      14600      14600 -2147483648 -2147483648
c       din608[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din609[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din610[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din611[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din612[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din613[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din614[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din615[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din620[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din621[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din622[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din623[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din618[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din619[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din616[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din617[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din704[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din705[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din706[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din707[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din708[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din709[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din710[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din711[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din712[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din713[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din714[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din715[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din716[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din717[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din718[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din719[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din720[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din721[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din722[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din723[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din724[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din725[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din726[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din727[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din728[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din729[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din730[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din731[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din732[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din733[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din734[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din735[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_47[4]         dout[4]      14600      14600 -2147483648 -2147483648
c       din736[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din737[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din738[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din739[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din740[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din741[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din742[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din743[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din748[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din749[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din750[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din751[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din746[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din747[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din744[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din745[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din640[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din641[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din642[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din643[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din644[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din645[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din646[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din647[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din648[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din649[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din650[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din651[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din652[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din653[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din654[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din655[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din656[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din657[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din658[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din659[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din660[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din661[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din662[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din663[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din664[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din665[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din666[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din667[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din668[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din669[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din670[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din671[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_43[4]         dout[4]      14600      14600 -2147483648 -2147483648
c     mux_3_85[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din672[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din673[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din674[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din675[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din676[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din677[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din678[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din679[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din816[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din817[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din818[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din819[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din820[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din821[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din822[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din823[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din824[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din825[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din826[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din827[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din828[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din829[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din830[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din831[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din880[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din881[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din882[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din883[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din884[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din885[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din886[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din887[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din888[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din889[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din890[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din891[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din892[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din893[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din894[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din895[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din256[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din257[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din258[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din259[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din260[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din261[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din262[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din263[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din264[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din265[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din266[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din267[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din268[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din269[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din270[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din271[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din272[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din273[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din274[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din275[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din276[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din277[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din278[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din279[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din280[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din281[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din282[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din283[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din284[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din285[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din286[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din287[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_19[4]         dout[4]      14600      14600 -2147483648 -2147483648
c     mux_3_37[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din288[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din289[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din290[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din291[4]         dout[4]      21200      21200 -2147483648 -2147483648
c    mux_1_146[4]         dout[4]      19550      19550 -2147483648 -2147483648
c    mux_1_147[4]         dout[4]      19550      19550 -2147483648 -2147483648
c       din384[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din385[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din386[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din387[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din388[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din389[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din390[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din391[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din392[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din393[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din394[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din395[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din396[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din397[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din398[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din399[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din400[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din401[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din402[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din403[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din404[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din405[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din406[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din407[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din408[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din409[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din410[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din411[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din412[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din413[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din414[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din415[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_27[4]         dout[4]      14600      14600 -2147483648 -2147483648
c     mux_3_53[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din416[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din417[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din418[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din419[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din420[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din421[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din422[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din423[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din448[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din449[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din450[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din451[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din452[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din453[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din454[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din455[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din456[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din457[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din458[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din459[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din460[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din461[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din462[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din463[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din464[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din465[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din466[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din467[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din468[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din469[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din470[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din471[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din472[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din473[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din474[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din475[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din476[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din477[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din478[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din479[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_31[4]         dout[4]      14600      14600 -2147483648 -2147483648
c       din480[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din481[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din482[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din483[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din484[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din485[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din486[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din487[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din492[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din493[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din494[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din495[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din490[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din491[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din488[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din489[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din832[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din833[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din834[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din835[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din836[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din837[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din838[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din839[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din840[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din841[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din842[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din843[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din844[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din845[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din846[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din847[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din848[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din849[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din850[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din851[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din852[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din853[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din854[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din855[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din856[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din857[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din858[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din859[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din860[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din861[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din862[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din863[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din864[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din865[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din866[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din867[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din868[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din869[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din870[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din871[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din876[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din877[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din878[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din879[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din874[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din875[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din872[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din873[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din944[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din945[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din946[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din947[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din948[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din949[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din950[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din951[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din952[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din953[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din954[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din955[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din956[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din957[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din958[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din959[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1008[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1009[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1010[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1011[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1012[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1013[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1014[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1015[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1016[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1017[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1018[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1019[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1020[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1021[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1022[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1023[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din320[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din321[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din322[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din323[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din324[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din325[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din326[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din327[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din328[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din329[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din330[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din331[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din332[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din333[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din334[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din335[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din336[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din337[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din338[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din339[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din340[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din341[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din342[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din343[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din344[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din345[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din346[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din347[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din348[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din349[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din350[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din351[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_23[4]         dout[4]      14600      14600 -2147483648 -2147483648
c       din352[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din353[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din354[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din355[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din356[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din357[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din358[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din359[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din364[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din365[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din366[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din367[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din362[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din363[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din360[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din361[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din960[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din961[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din962[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din963[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din964[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din965[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din966[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din967[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din968[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din969[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din970[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din971[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din972[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din973[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din974[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din975[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din976[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din977[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din978[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din979[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din980[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din981[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din982[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din983[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din984[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din985[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din986[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din987[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din988[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din989[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din990[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din991[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din992[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din993[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din994[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din995[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din996[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din997[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din998[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din999[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1004[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1005[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1006[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1007[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1002[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1003[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1000[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1001[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din896[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din897[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din898[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din899[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din900[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din901[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din902[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din903[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din904[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din905[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din906[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din907[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din908[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din909[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din910[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din911[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din912[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din913[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din914[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din915[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din916[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din917[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din918[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din919[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din920[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din921[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din922[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din923[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din924[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din925[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din926[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din927[4]         dout[4]      21200      21200 -2147483648 -2147483648
c    mux_3_117[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din928[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din929[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din930[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din931[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din932[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din933[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din934[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din935[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din768[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din769[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din770[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din771[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din772[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din773[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din774[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din775[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din776[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din777[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din778[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din779[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din780[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din781[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din782[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din783[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din784[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din785[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din786[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din787[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din788[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din789[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din790[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din791[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din792[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din793[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din794[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din795[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din796[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din797[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din798[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din799[4]         dout[4]      21200      21200 -2147483648 -2147483648
c    mux_3_101[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din800[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din801[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din802[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din803[4]         dout[4]      21200      21200 -2147483648 -2147483648
c    mux_1_402[4]         dout[4]      19550      19550 -2147483648 -2147483648
c    mux_1_403[4]         dout[4]      19550      19550 -2147483648 -2147483648
c       din512[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din513[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din514[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din515[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din516[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din517[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din518[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din519[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din520[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din521[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din522[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din523[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din524[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din525[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din526[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din527[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din528[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din529[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din530[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din531[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din532[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din533[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din534[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din535[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din536[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din537[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din538[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din539[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din540[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din541[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din542[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din543[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_35[4]         dout[4]      14600      14600 -2147483648 -2147483648
c     mux_3_69[4]         dout[4]      16250      16250 -2147483648 -2147483648
c    mux_2_137[4]         dout[4]      17900      17900 -2147483648 -2147483648
c    mux_1_273[4]         dout[4]      19550      19550 -2147483648 -2147483648
c       din544[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din545[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1072[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1073[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1074[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1075[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1076[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1077[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1078[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1079[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1080[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1081[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1082[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1083[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1084[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1085[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1086[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1087[4]         dout[4]      17900      17900 -2147483648 -2147483648
c       din128[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din129[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din130[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din131[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din132[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din133[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din134[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din135[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din136[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din137[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din138[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din139[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din140[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din141[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din142[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din143[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din144[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din145[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din146[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din147[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din148[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din149[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din150[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din151[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din152[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din153[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din154[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din155[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din156[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din157[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din158[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din159[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_11[4]         dout[4]      14600      14600 -2147483648 -2147483648
c     mux_3_21[4]         dout[4]      16250      16250 -2147483648 -2147483648
c       din160[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din161[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din162[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din163[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din164[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din165[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din166[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din167[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din192[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din193[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din194[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din195[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din196[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din197[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din198[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din199[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din200[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din201[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din202[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din203[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din204[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din205[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din206[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din207[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din208[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din209[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din210[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din211[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din212[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din213[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din214[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din215[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din216[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din217[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din218[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din219[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din220[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din221[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din222[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din223[4]         dout[4]      21200      21200 -2147483648 -2147483648
c     mux_4_15[4]         dout[4]      14600      14600 -2147483648 -2147483648
c       din224[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din225[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din226[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din227[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din228[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din229[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din230[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din231[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din236[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din237[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din238[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din239[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din234[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din235[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din232[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din233[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1136[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1137[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1138[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1139[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1140[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1141[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1142[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1143[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1144[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1145[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1146[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1147[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1148[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1149[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1150[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1151[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1088[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1089[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1090[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1091[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1092[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1093[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1094[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1095[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1096[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1097[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1098[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1099[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1100[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1101[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1102[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1103[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1104[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1105[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1106[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1107[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1108[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1109[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1110[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1111[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1112[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1113[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1114[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1115[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1116[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1117[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1118[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1119[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1120[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1121[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1122[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1123[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1124[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1125[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1126[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1127[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1132[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1133[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1134[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1135[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1130[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1131[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1128[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1129[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1200[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1201[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1202[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1203[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1204[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1205[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1206[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1207[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1208[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1209[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1210[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1211[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1212[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1213[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1214[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1215[4]         dout[4]      17900      17900 -2147483648 -2147483648
c        din64[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din65[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din66[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din67[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din68[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din69[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din70[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din71[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din72[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din73[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din74[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din75[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din76[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din77[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din78[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din79[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din80[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din81[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din82[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din83[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din84[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din85[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din86[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din87[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din88[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din89[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din90[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din91[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din92[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din93[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din94[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din95[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      mux_4_7[4]         dout[4]      14600      14600 -2147483648 -2147483648
c        din96[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din97[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din98[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din99[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din100[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din101[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din102[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din103[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din108[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din109[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din110[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din111[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din106[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din107[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din104[4]         dout[4]      21200      21200 -2147483648 -2147483648
c       din105[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      din1264[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1265[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1266[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1267[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1268[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1269[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1270[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1271[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1272[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1273[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1274[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1275[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1276[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1277[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1278[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1279[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1216[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1217[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1218[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1219[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1220[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1221[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1222[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1223[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1224[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1225[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1226[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1227[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1228[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1229[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1230[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1231[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1232[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1233[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1234[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1235[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1236[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1237[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1238[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1239[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1240[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1241[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1242[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1243[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1244[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1245[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1246[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1247[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1248[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1249[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1250[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1251[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1252[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1253[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1254[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1255[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1260[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1261[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1262[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1263[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1258[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1259[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1256[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1257[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1152[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1153[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1154[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1155[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1156[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1157[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1158[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1159[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1160[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1161[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1162[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1163[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1164[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1165[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1166[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1167[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1168[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1169[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1170[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1171[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1172[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1173[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1174[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1175[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1176[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1177[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1178[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1179[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1180[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1181[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1182[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1183[4]         dout[4]      17900      17900 -2147483648 -2147483648
c    mux_3_149[4]         dout[4]      12950      12950 -2147483648 -2147483648
c      din1184[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1185[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1186[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1187[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1188[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1189[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1190[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1191[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1024[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1025[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1026[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1027[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1028[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1029[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1030[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1031[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1032[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1033[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1034[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1035[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1036[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1037[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1038[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1039[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1040[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1041[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1042[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1043[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1044[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1045[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1046[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1047[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1048[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1049[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1050[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1051[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1052[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1053[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1054[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1055[4]         dout[4]      17900      17900 -2147483648 -2147483648
c    mux_3_133[4]         dout[4]      12950      12950 -2147483648 -2147483648
c      din1056[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1057[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1058[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1059[4]         dout[4]      17900      17900 -2147483648 -2147483648
c    mux_1_530[4]         dout[4]      16250      16250 -2147483648 -2147483648
c    mux_1_531[4]         dout[4]      16250      16250 -2147483648 -2147483648
c         din0[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din1[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din2[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din3[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din4[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din5[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din6[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din7[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din8[4]         dout[4]      21200      21200 -2147483648 -2147483648
c         din9[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din10[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din11[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din12[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din13[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din14[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din15[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din16[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din17[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din18[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din19[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din20[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din21[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din22[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din23[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din24[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din25[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din26[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din27[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din28[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din29[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din30[4]         dout[4]      21200      21200 -2147483648 -2147483648
c        din31[4]         dout[4]      21200      21200 -2147483648 -2147483648
c      mux_4_3[4]         dout[4]      14600      14600 -2147483648 -2147483648
c      mux_3_5[4]         dout[4]      16250      16250 -2147483648 -2147483648
c      mux_2_8[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      mux_2_9[4]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[4]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[4]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[4]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[4]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[4]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[4]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[4]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[4]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[4]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[4]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[4]       4850       4850 -2147483648 -2147483648
c       din576[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din577[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din578[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din579[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din580[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din581[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din582[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din583[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din584[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din585[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din586[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din587[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din588[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din589[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din590[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din591[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din592[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din593[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din594[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din595[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din596[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din597[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din598[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din599[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din600[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din601[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din602[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din603[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din604[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din605[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din606[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din607[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_39[5]         dout[5]      14600      14600 -2147483648 -2147483648
c       din608[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din609[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din610[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din611[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din612[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din613[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din614[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din615[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din620[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din621[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din622[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din623[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din618[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din619[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din616[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din617[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din704[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din705[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din706[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din707[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din708[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din709[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din710[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din711[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din712[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din713[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din714[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din715[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din716[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din717[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din718[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din719[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din720[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din721[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din722[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din723[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din724[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din725[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din726[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din727[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din728[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din729[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din730[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din731[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din732[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din733[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din734[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din735[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_47[5]         dout[5]      14600      14600 -2147483648 -2147483648
c       din736[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din737[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din738[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din739[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din740[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din741[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din742[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din743[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din748[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din749[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din750[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din751[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din746[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din747[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din744[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din745[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din640[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din641[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din642[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din643[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din644[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din645[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din646[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din647[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din648[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din649[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din650[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din651[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din652[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din653[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din654[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din655[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din656[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din657[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din658[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din659[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din660[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din661[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din662[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din663[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din664[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din665[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din666[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din667[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din668[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din669[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din670[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din671[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_43[5]         dout[5]      14600      14600 -2147483648 -2147483648
c     mux_3_85[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din672[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din673[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din674[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din675[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din676[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din677[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din678[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din679[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din816[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din817[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din818[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din819[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din820[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din821[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din822[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din823[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din824[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din825[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din826[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din827[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din828[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din829[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din830[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din831[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din880[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din881[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din882[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din883[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din884[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din885[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din886[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din887[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din888[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din889[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din890[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din891[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din892[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din893[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din894[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din895[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din256[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din257[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din258[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din259[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din260[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din261[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din262[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din263[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din264[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din265[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din266[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din267[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din268[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din269[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din270[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din271[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din272[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din273[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din274[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din275[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din276[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din277[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din278[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din279[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din280[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din281[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din282[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din283[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din284[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din285[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din286[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din287[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_19[5]         dout[5]      14600      14600 -2147483648 -2147483648
c     mux_3_37[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din288[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din289[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din290[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din291[5]         dout[5]      21200      21200 -2147483648 -2147483648
c    mux_1_146[5]         dout[5]      19550      19550 -2147483648 -2147483648
c    mux_1_147[5]         dout[5]      19550      19550 -2147483648 -2147483648
c       din384[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din385[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din386[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din387[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din388[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din389[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din390[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din391[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din392[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din393[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din394[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din395[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din396[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din397[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din398[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din399[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din400[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din401[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din402[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din403[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din404[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din405[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din406[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din407[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din408[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din409[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din410[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din411[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din412[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din413[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din414[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din415[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_27[5]         dout[5]      14600      14600 -2147483648 -2147483648
c     mux_3_53[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din416[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din417[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din418[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din419[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din420[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din421[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din422[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din423[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din448[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din449[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din450[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din451[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din452[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din453[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din454[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din455[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din456[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din457[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din458[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din459[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din460[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din461[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din462[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din463[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din464[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din465[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din466[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din467[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din468[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din469[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din470[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din471[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din472[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din473[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din474[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din475[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din476[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din477[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din478[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din479[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_31[5]         dout[5]      14600      14600 -2147483648 -2147483648
c       din480[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din481[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din482[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din483[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din484[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din485[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din486[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din487[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din492[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din493[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din494[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din495[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din490[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din491[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din488[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din489[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din832[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din833[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din834[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din835[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din836[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din837[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din838[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din839[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din840[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din841[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din842[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din843[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din844[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din845[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din846[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din847[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din848[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din849[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din850[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din851[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din852[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din853[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din854[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din855[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din856[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din857[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din858[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din859[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din860[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din861[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din862[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din863[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din864[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din865[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din866[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din867[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din868[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din869[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din870[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din871[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din876[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din877[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din878[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din879[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din874[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din875[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din872[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din873[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din944[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din945[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din946[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din947[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din948[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din949[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din950[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din951[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din952[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din953[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din954[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din955[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din956[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din957[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din958[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din959[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1008[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1009[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1010[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1011[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1012[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1013[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1014[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1015[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1016[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1017[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1018[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1019[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1020[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1021[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1022[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1023[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din320[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din321[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din322[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din323[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din324[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din325[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din326[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din327[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din328[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din329[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din330[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din331[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din332[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din333[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din334[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din335[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din336[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din337[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din338[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din339[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din340[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din341[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din342[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din343[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din344[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din345[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din346[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din347[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din348[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din349[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din350[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din351[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_23[5]         dout[5]      14600      14600 -2147483648 -2147483648
c       din352[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din353[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din354[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din355[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din356[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din357[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din358[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din359[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din364[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din365[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din366[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din367[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din362[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din363[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din360[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din361[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din960[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din961[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din962[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din963[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din964[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din965[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din966[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din967[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din968[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din969[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din970[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din971[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din972[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din973[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din974[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din975[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din976[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din977[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din978[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din979[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din980[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din981[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din982[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din983[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din984[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din985[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din986[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din987[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din988[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din989[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din990[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din991[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din992[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din993[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din994[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din995[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din996[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din997[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din998[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din999[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1004[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1005[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1006[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1007[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1002[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1003[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1000[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1001[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din896[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din897[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din898[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din899[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din900[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din901[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din902[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din903[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din904[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din905[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din906[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din907[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din908[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din909[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din910[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din911[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din912[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din913[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din914[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din915[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din916[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din917[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din918[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din919[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din920[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din921[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din922[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din923[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din924[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din925[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din926[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din927[5]         dout[5]      21200      21200 -2147483648 -2147483648
c    mux_3_117[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din928[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din929[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din930[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din931[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din932[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din933[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din934[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din935[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din768[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din769[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din770[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din771[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din772[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din773[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din774[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din775[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din776[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din777[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din778[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din779[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din780[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din781[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din782[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din783[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din784[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din785[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din786[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din787[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din788[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din789[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din790[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din791[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din792[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din793[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din794[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din795[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din796[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din797[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din798[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din799[5]         dout[5]      21200      21200 -2147483648 -2147483648
c    mux_3_101[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din800[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din801[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din802[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din803[5]         dout[5]      21200      21200 -2147483648 -2147483648
c    mux_1_402[5]         dout[5]      19550      19550 -2147483648 -2147483648
c    mux_1_403[5]         dout[5]      19550      19550 -2147483648 -2147483648
c       din512[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din513[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din514[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din515[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din516[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din517[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din518[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din519[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din520[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din521[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din522[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din523[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din524[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din525[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din526[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din527[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din528[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din529[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din530[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din531[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din532[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din533[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din534[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din535[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din536[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din537[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din538[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din539[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din540[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din541[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din542[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din543[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_35[5]         dout[5]      14600      14600 -2147483648 -2147483648
c     mux_3_69[5]         dout[5]      16250      16250 -2147483648 -2147483648
c    mux_2_137[5]         dout[5]      17900      17900 -2147483648 -2147483648
c    mux_1_273[5]         dout[5]      19550      19550 -2147483648 -2147483648
c       din544[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din545[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1072[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1073[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1074[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1075[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1076[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1077[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1078[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1079[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1080[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1081[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1082[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1083[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1084[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1085[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1086[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1087[5]         dout[5]      17900      17900 -2147483648 -2147483648
c       din128[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din129[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din130[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din131[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din132[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din133[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din134[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din135[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din136[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din137[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din138[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din139[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din140[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din141[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din142[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din143[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din144[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din145[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din146[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din147[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din148[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din149[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din150[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din151[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din152[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din153[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din154[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din155[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din156[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din157[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din158[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din159[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_11[5]         dout[5]      14600      14600 -2147483648 -2147483648
c     mux_3_21[5]         dout[5]      16250      16250 -2147483648 -2147483648
c       din160[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din161[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din162[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din163[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din164[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din165[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din166[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din167[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din192[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din193[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din194[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din195[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din196[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din197[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din198[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din199[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din200[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din201[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din202[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din203[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din204[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din205[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din206[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din207[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din208[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din209[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din210[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din211[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din212[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din213[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din214[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din215[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din216[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din217[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din218[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din219[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din220[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din221[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din222[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din223[5]         dout[5]      21200      21200 -2147483648 -2147483648
c     mux_4_15[5]         dout[5]      14600      14600 -2147483648 -2147483648
c       din224[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din225[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din226[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din227[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din228[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din229[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din230[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din231[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din236[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din237[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din238[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din239[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din234[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din235[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din232[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din233[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1136[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1137[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1138[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1139[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1140[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1141[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1142[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1143[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1144[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1145[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1146[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1147[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1148[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1149[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1150[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1151[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1088[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1089[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1090[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1091[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1092[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1093[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1094[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1095[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1096[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1097[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1098[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1099[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1100[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1101[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1102[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1103[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1104[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1105[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1106[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1107[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1108[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1109[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1110[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1111[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1112[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1113[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1114[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1115[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1116[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1117[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1118[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1119[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1120[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1121[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1122[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1123[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1124[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1125[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1126[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1127[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1132[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1133[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1134[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1135[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1130[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1131[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1128[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1129[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1200[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1201[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1202[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1203[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1204[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1205[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1206[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1207[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1208[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1209[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1210[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1211[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1212[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1213[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1214[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1215[5]         dout[5]      17900      17900 -2147483648 -2147483648
c        din64[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din65[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din66[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din67[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din68[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din69[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din70[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din71[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din72[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din73[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din74[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din75[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din76[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din77[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din78[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din79[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din80[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din81[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din82[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din83[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din84[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din85[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din86[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din87[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din88[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din89[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din90[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din91[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din92[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din93[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din94[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din95[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      mux_4_7[5]         dout[5]      14600      14600 -2147483648 -2147483648
c        din96[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din97[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din98[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din99[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din100[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din101[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din102[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din103[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din108[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din109[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din110[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din111[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din106[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din107[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din104[5]         dout[5]      21200      21200 -2147483648 -2147483648
c       din105[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      din1264[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1265[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1266[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1267[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1268[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1269[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1270[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1271[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1272[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1273[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1274[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1275[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1276[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1277[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1278[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1279[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1216[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1217[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1218[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1219[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1220[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1221[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1222[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1223[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1224[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1225[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1226[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1227[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1228[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1229[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1230[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1231[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1232[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1233[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1234[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1235[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1236[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1237[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1238[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1239[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1240[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1241[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1242[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1243[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1244[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1245[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1246[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1247[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1248[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1249[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1250[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1251[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1252[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1253[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1254[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1255[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1260[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1261[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1262[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1263[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1258[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1259[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1256[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1257[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1152[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1153[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1154[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1155[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1156[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1157[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1158[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1159[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1160[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1161[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1162[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1163[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1164[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1165[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1166[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1167[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1168[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1169[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1170[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1171[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1172[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1173[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1174[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1175[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1176[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1177[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1178[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1179[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1180[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1181[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1182[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1183[5]         dout[5]      17900      17900 -2147483648 -2147483648
c    mux_3_149[5]         dout[5]      12950      12950 -2147483648 -2147483648
c      din1184[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1185[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1186[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1187[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1188[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1189[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1190[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1191[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1024[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1025[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1026[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1027[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1028[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1029[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1030[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1031[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1032[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1033[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1034[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1035[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1036[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1037[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1038[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1039[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1040[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1041[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1042[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1043[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1044[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1045[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1046[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1047[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1048[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1049[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1050[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1051[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1052[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1053[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1054[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1055[5]         dout[5]      17900      17900 -2147483648 -2147483648
c    mux_3_133[5]         dout[5]      12950      12950 -2147483648 -2147483648
c      din1056[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1057[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1058[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1059[5]         dout[5]      17900      17900 -2147483648 -2147483648
c    mux_1_530[5]         dout[5]      16250      16250 -2147483648 -2147483648
c    mux_1_531[5]         dout[5]      16250      16250 -2147483648 -2147483648
c         din0[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din1[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din2[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din3[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din4[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din5[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din6[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din7[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din8[5]         dout[5]      21200      21200 -2147483648 -2147483648
c         din9[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din10[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din11[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din12[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din13[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din14[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din15[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din16[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din17[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din18[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din19[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din20[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din21[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din22[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din23[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din24[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din25[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din26[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din27[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din28[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din29[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din30[5]         dout[5]      21200      21200 -2147483648 -2147483648
c        din31[5]         dout[5]      21200      21200 -2147483648 -2147483648
c      mux_4_3[5]         dout[5]      14600      14600 -2147483648 -2147483648
c      mux_3_5[5]         dout[5]      16250      16250 -2147483648 -2147483648
c      mux_2_8[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      mux_2_9[5]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[5]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[5]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[5]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[5]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[5]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[5]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[5]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[5]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[5]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[5]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[5]       4850       4850 -2147483648 -2147483648
c       din576[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din577[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din578[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din579[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din580[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din581[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din582[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din583[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din584[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din585[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din586[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din587[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din588[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din589[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din590[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din591[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din592[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din593[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din594[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din595[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din596[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din597[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din598[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din599[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din600[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din601[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din602[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din603[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din604[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din605[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din606[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din607[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_39[6]         dout[6]      14600      14600 -2147483648 -2147483648
c       din608[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din609[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din610[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din611[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din612[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din613[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din614[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din615[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din620[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din621[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din622[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din623[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din618[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din619[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din616[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din617[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din704[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din705[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din706[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din707[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din708[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din709[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din710[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din711[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din712[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din713[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din714[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din715[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din716[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din717[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din718[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din719[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din720[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din721[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din722[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din723[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din724[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din725[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din726[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din727[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din728[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din729[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din730[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din731[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din732[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din733[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din734[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din735[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_47[6]         dout[6]      14600      14600 -2147483648 -2147483648
c       din736[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din737[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din738[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din739[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din740[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din741[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din742[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din743[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din748[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din749[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din750[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din751[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din746[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din747[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din744[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din745[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din640[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din641[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din642[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din643[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din644[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din645[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din646[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din647[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din648[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din649[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din650[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din651[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din652[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din653[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din654[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din655[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din656[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din657[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din658[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din659[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din660[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din661[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din662[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din663[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din664[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din665[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din666[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din667[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din668[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din669[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din670[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din671[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_43[6]         dout[6]      14600      14600 -2147483648 -2147483648
c     mux_3_85[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din672[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din673[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din674[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din675[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din676[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din677[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din678[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din679[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din816[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din817[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din818[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din819[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din820[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din821[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din822[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din823[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din824[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din825[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din826[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din827[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din828[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din829[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din830[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din831[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din880[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din881[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din882[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din883[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din884[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din885[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din886[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din887[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din888[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din889[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din890[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din891[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din892[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din893[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din894[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din895[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din256[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din257[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din258[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din259[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din260[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din261[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din262[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din263[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din264[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din265[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din266[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din267[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din268[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din269[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din270[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din271[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din272[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din273[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din274[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din275[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din276[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din277[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din278[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din279[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din280[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din281[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din282[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din283[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din284[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din285[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din286[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din287[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_19[6]         dout[6]      14600      14600 -2147483648 -2147483648
c     mux_3_37[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din288[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din289[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din290[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din291[6]         dout[6]      21200      21200 -2147483648 -2147483648
c    mux_1_146[6]         dout[6]      19550      19550 -2147483648 -2147483648
c    mux_1_147[6]         dout[6]      19550      19550 -2147483648 -2147483648
c       din384[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din385[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din386[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din387[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din388[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din389[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din390[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din391[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din392[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din393[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din394[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din395[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din396[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din397[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din398[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din399[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din400[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din401[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din402[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din403[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din404[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din405[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din406[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din407[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din408[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din409[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din410[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din411[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din412[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din413[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din414[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din415[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_27[6]         dout[6]      14600      14600 -2147483648 -2147483648
c     mux_3_53[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din416[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din417[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din418[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din419[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din420[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din421[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din422[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din423[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din448[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din449[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din450[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din451[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din452[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din453[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din454[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din455[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din456[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din457[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din458[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din459[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din460[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din461[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din462[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din463[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din464[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din465[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din466[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din467[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din468[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din469[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din470[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din471[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din472[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din473[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din474[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din475[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din476[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din477[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din478[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din479[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_31[6]         dout[6]      14600      14600 -2147483648 -2147483648
c       din480[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din481[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din482[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din483[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din484[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din485[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din486[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din487[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din492[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din493[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din494[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din495[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din490[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din491[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din488[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din489[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din832[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din833[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din834[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din835[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din836[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din837[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din838[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din839[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din840[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din841[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din842[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din843[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din844[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din845[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din846[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din847[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din848[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din849[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din850[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din851[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din852[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din853[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din854[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din855[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din856[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din857[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din858[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din859[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din860[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din861[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din862[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din863[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din864[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din865[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din866[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din867[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din868[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din869[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din870[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din871[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din876[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din877[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din878[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din879[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din874[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din875[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din872[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din873[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din944[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din945[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din946[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din947[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din948[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din949[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din950[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din951[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din952[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din953[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din954[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din955[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din956[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din957[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din958[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din959[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1008[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1009[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1010[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1011[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1012[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1013[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1014[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1015[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1016[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1017[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1018[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1019[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1020[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1021[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1022[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1023[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din320[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din321[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din322[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din323[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din324[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din325[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din326[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din327[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din328[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din329[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din330[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din331[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din332[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din333[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din334[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din335[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din336[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din337[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din338[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din339[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din340[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din341[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din342[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din343[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din344[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din345[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din346[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din347[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din348[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din349[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din350[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din351[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_23[6]         dout[6]      14600      14600 -2147483648 -2147483648
c       din352[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din353[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din354[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din355[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din356[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din357[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din358[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din359[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din364[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din365[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din366[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din367[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din362[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din363[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din360[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din361[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din960[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din961[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din962[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din963[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din964[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din965[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din966[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din967[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din968[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din969[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din970[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din971[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din972[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din973[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din974[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din975[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din976[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din977[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din978[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din979[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din980[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din981[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din982[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din983[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din984[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din985[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din986[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din987[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din988[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din989[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din990[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din991[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din992[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din993[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din994[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din995[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din996[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din997[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din998[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din999[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1004[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1005[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1006[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1007[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1002[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1003[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1000[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1001[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din896[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din897[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din898[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din899[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din900[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din901[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din902[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din903[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din904[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din905[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din906[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din907[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din908[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din909[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din910[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din911[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din912[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din913[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din914[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din915[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din916[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din917[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din918[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din919[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din920[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din921[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din922[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din923[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din924[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din925[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din926[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din927[6]         dout[6]      21200      21200 -2147483648 -2147483648
c    mux_3_117[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din928[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din929[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din930[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din931[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din932[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din933[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din934[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din935[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din768[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din769[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din770[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din771[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din772[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din773[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din774[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din775[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din776[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din777[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din778[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din779[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din780[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din781[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din782[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din783[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din784[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din785[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din786[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din787[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din788[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din789[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din790[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din791[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din792[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din793[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din794[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din795[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din796[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din797[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din798[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din799[6]         dout[6]      21200      21200 -2147483648 -2147483648
c    mux_3_101[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din800[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din801[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din802[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din803[6]         dout[6]      21200      21200 -2147483648 -2147483648
c    mux_1_402[6]         dout[6]      19550      19550 -2147483648 -2147483648
c    mux_1_403[6]         dout[6]      19550      19550 -2147483648 -2147483648
c       din512[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din513[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din514[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din515[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din516[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din517[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din518[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din519[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din520[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din521[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din522[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din523[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din524[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din525[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din526[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din527[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din528[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din529[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din530[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din531[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din532[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din533[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din534[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din535[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din536[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din537[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din538[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din539[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din540[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din541[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din542[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din543[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_35[6]         dout[6]      14600      14600 -2147483648 -2147483648
c     mux_3_69[6]         dout[6]      16250      16250 -2147483648 -2147483648
c    mux_2_137[6]         dout[6]      17900      17900 -2147483648 -2147483648
c    mux_1_273[6]         dout[6]      19550      19550 -2147483648 -2147483648
c       din544[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din545[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1072[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1073[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1074[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1075[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1076[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1077[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1078[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1079[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1080[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1081[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1082[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1083[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1084[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1085[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1086[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1087[6]         dout[6]      17900      17900 -2147483648 -2147483648
c       din128[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din129[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din130[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din131[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din132[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din133[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din134[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din135[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din136[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din137[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din138[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din139[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din140[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din141[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din142[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din143[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din144[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din145[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din146[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din147[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din148[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din149[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din150[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din151[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din152[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din153[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din154[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din155[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din156[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din157[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din158[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din159[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_11[6]         dout[6]      14600      14600 -2147483648 -2147483648
c     mux_3_21[6]         dout[6]      16250      16250 -2147483648 -2147483648
c       din160[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din161[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din162[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din163[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din164[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din165[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din166[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din167[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din192[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din193[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din194[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din195[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din196[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din197[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din198[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din199[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din200[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din201[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din202[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din203[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din204[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din205[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din206[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din207[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din208[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din209[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din210[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din211[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din212[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din213[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din214[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din215[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din216[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din217[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din218[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din219[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din220[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din221[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din222[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din223[6]         dout[6]      21200      21200 -2147483648 -2147483648
c     mux_4_15[6]         dout[6]      14600      14600 -2147483648 -2147483648
c       din224[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din225[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din226[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din227[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din228[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din229[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din230[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din231[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din236[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din237[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din238[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din239[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din234[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din235[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din232[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din233[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1136[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1137[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1138[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1139[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1140[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1141[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1142[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1143[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1144[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1145[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1146[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1147[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1148[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1149[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1150[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1151[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1088[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1089[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1090[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1091[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1092[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1093[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1094[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1095[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1096[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1097[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1098[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1099[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1100[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1101[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1102[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1103[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1104[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1105[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1106[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1107[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1108[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1109[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1110[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1111[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1112[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1113[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1114[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1115[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1116[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1117[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1118[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1119[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1120[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1121[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1122[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1123[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1124[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1125[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1126[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1127[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1132[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1133[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1134[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1135[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1130[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1131[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1128[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1129[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1200[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1201[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1202[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1203[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1204[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1205[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1206[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1207[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1208[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1209[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1210[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1211[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1212[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1213[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1214[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1215[6]         dout[6]      17900      17900 -2147483648 -2147483648
c        din64[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din65[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din66[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din67[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din68[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din69[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din70[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din71[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din72[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din73[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din74[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din75[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din76[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din77[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din78[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din79[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din80[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din81[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din82[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din83[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din84[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din85[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din86[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din87[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din88[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din89[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din90[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din91[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din92[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din93[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din94[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din95[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      mux_4_7[6]         dout[6]      14600      14600 -2147483648 -2147483648
c        din96[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din97[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din98[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din99[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din100[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din101[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din102[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din103[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din108[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din109[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din110[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din111[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din106[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din107[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din104[6]         dout[6]      21200      21200 -2147483648 -2147483648
c       din105[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      din1264[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1265[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1266[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1267[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1268[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1269[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1270[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1271[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1272[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1273[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1274[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1275[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1276[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1277[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1278[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1279[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1216[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1217[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1218[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1219[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1220[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1221[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1222[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1223[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1224[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1225[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1226[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1227[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1228[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1229[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1230[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1231[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1232[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1233[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1234[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1235[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1236[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1237[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1238[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1239[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1240[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1241[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1242[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1243[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1244[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1245[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1246[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1247[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1248[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1249[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1250[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1251[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1252[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1253[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1254[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1255[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1260[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1261[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1262[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1263[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1258[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1259[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1256[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1257[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1152[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1153[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1154[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1155[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1156[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1157[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1158[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1159[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1160[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1161[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1162[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1163[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1164[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1165[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1166[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1167[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1168[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1169[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1170[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1171[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1172[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1173[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1174[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1175[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1176[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1177[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1178[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1179[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1180[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1181[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1182[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1183[6]         dout[6]      17900      17900 -2147483648 -2147483648
c    mux_3_149[6]         dout[6]      12950      12950 -2147483648 -2147483648
c      din1184[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1185[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1186[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1187[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1188[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1189[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1190[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1191[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1024[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1025[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1026[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1027[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1028[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1029[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1030[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1031[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1032[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1033[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1034[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1035[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1036[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1037[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1038[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1039[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1040[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1041[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1042[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1043[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1044[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1045[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1046[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1047[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1048[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1049[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1050[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1051[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1052[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1053[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1054[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1055[6]         dout[6]      17900      17900 -2147483648 -2147483648
c    mux_3_133[6]         dout[6]      12950      12950 -2147483648 -2147483648
c      din1056[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1057[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1058[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1059[6]         dout[6]      17900      17900 -2147483648 -2147483648
c    mux_1_530[6]         dout[6]      16250      16250 -2147483648 -2147483648
c    mux_1_531[6]         dout[6]      16250      16250 -2147483648 -2147483648
c         din0[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din1[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din2[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din3[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din4[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din5[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din6[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din7[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din8[6]         dout[6]      21200      21200 -2147483648 -2147483648
c         din9[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din10[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din11[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din12[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din13[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din14[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din15[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din16[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din17[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din18[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din19[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din20[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din21[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din22[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din23[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din24[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din25[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din26[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din27[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din28[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din29[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din30[6]         dout[6]      21200      21200 -2147483648 -2147483648
c        din31[6]         dout[6]      21200      21200 -2147483648 -2147483648
c      mux_4_3[6]         dout[6]      14600      14600 -2147483648 -2147483648
c      mux_3_5[6]         dout[6]      16250      16250 -2147483648 -2147483648
c      mux_2_8[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      mux_2_9[6]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[6]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[6]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[6]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[6]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[6]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[6]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[6]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[6]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[6]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[6]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[6]       4850       4850 -2147483648 -2147483648
c       din576[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din577[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din578[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din579[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din580[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din581[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din582[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din583[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din584[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din585[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din586[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din587[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din588[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din589[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din590[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din591[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din592[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din593[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din594[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din595[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din596[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din597[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din598[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din599[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din600[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din601[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din602[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din603[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din604[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din605[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din606[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din607[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_39[7]         dout[7]      14600      14600 -2147483648 -2147483648
c       din608[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din609[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din610[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din611[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din612[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din613[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din614[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din615[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din620[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din621[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din622[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din623[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din618[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din619[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din616[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din617[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din704[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din705[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din706[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din707[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din708[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din709[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din710[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din711[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din712[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din713[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din714[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din715[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din716[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din717[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din718[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din719[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din720[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din721[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din722[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din723[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din724[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din725[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din726[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din727[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din728[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din729[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din730[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din731[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din732[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din733[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din734[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din735[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_47[7]         dout[7]      14600      14600 -2147483648 -2147483648
c       din736[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din737[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din738[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din739[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din740[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din741[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din742[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din743[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din748[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din749[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din750[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din751[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din746[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din747[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din744[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din745[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din640[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din641[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din642[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din643[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din644[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din645[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din646[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din647[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din648[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din649[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din650[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din651[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din652[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din653[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din654[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din655[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din656[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din657[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din658[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din659[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din660[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din661[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din662[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din663[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din664[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din665[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din666[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din667[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din668[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din669[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din670[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din671[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_43[7]         dout[7]      14600      14600 -2147483648 -2147483648
c     mux_3_85[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din672[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din673[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din674[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din675[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din676[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din677[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din678[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din679[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din816[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din817[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din818[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din819[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din820[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din821[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din822[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din823[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din824[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din825[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din826[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din827[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din828[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din829[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din830[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din831[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din880[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din881[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din882[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din883[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din884[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din885[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din886[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din887[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din888[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din889[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din890[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din891[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din892[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din893[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din894[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din895[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din256[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din257[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din258[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din259[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din260[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din261[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din262[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din263[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din264[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din265[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din266[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din267[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din268[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din269[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din270[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din271[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din272[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din273[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din274[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din275[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din276[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din277[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din278[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din279[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din280[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din281[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din282[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din283[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din284[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din285[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din286[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din287[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_19[7]         dout[7]      14600      14600 -2147483648 -2147483648
c     mux_3_37[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din288[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din289[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din290[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din291[7]         dout[7]      21200      21200 -2147483648 -2147483648
c    mux_1_146[7]         dout[7]      19550      19550 -2147483648 -2147483648
c    mux_1_147[7]         dout[7]      19550      19550 -2147483648 -2147483648
c       din384[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din385[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din386[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din387[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din388[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din389[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din390[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din391[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din392[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din393[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din394[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din395[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din396[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din397[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din398[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din399[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din400[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din401[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din402[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din403[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din404[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din405[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din406[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din407[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din408[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din409[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din410[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din411[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din412[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din413[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din414[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din415[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_27[7]         dout[7]      14600      14600 -2147483648 -2147483648
c     mux_3_53[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din416[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din417[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din418[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din419[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din420[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din421[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din422[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din423[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din448[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din449[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din450[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din451[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din452[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din453[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din454[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din455[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din456[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din457[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din458[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din459[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din460[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din461[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din462[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din463[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din464[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din465[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din466[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din467[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din468[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din469[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din470[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din471[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din472[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din473[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din474[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din475[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din476[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din477[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din478[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din479[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_31[7]         dout[7]      14600      14600 -2147483648 -2147483648
c       din480[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din481[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din482[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din483[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din484[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din485[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din486[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din487[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din492[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din493[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din494[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din495[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din490[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din491[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din488[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din489[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din832[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din833[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din834[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din835[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din836[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din837[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din838[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din839[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din840[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din841[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din842[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din843[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din844[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din845[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din846[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din847[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din848[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din849[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din850[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din851[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din852[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din853[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din854[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din855[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din856[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din857[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din858[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din859[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din860[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din861[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din862[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din863[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din864[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din865[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din866[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din867[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din868[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din869[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din870[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din871[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din876[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din877[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din878[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din879[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din874[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din875[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din872[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din873[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din944[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din945[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din946[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din947[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din948[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din949[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din950[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din951[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din952[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din953[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din954[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din955[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din956[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din957[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din958[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din959[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1008[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1009[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1010[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1011[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1012[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1013[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1014[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1015[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1016[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1017[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1018[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1019[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1020[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1021[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1022[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1023[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din320[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din321[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din322[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din323[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din324[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din325[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din326[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din327[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din328[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din329[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din330[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din331[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din332[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din333[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din334[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din335[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din336[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din337[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din338[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din339[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din340[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din341[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din342[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din343[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din344[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din345[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din346[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din347[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din348[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din349[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din350[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din351[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_23[7]         dout[7]      14600      14600 -2147483648 -2147483648
c       din352[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din353[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din354[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din355[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din356[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din357[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din358[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din359[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din364[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din365[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din366[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din367[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din362[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din363[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din360[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din361[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din960[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din961[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din962[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din963[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din964[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din965[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din966[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din967[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din968[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din969[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din970[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din971[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din972[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din973[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din974[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din975[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din976[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din977[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din978[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din979[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din980[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din981[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din982[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din983[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din984[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din985[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din986[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din987[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din988[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din989[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din990[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din991[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din992[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din993[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din994[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din995[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din996[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din997[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din998[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din999[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1004[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1005[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1006[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1007[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1002[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1003[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1000[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1001[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din896[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din897[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din898[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din899[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din900[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din901[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din902[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din903[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din904[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din905[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din906[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din907[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din908[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din909[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din910[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din911[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din912[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din913[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din914[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din915[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din916[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din917[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din918[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din919[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din920[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din921[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din922[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din923[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din924[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din925[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din926[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din927[7]         dout[7]      21200      21200 -2147483648 -2147483648
c    mux_3_117[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din928[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din929[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din930[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din931[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din932[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din933[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din934[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din935[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din768[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din769[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din770[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din771[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din772[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din773[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din774[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din775[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din776[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din777[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din778[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din779[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din780[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din781[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din782[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din783[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din784[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din785[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din786[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din787[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din788[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din789[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din790[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din791[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din792[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din793[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din794[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din795[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din796[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din797[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din798[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din799[7]         dout[7]      21200      21200 -2147483648 -2147483648
c    mux_3_101[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din800[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din801[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din802[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din803[7]         dout[7]      21200      21200 -2147483648 -2147483648
c    mux_1_402[7]         dout[7]      19550      19550 -2147483648 -2147483648
c    mux_1_403[7]         dout[7]      19550      19550 -2147483648 -2147483648
c       din512[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din513[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din514[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din515[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din516[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din517[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din518[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din519[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din520[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din521[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din522[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din523[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din524[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din525[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din526[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din527[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din528[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din529[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din530[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din531[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din532[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din533[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din534[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din535[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din536[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din537[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din538[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din539[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din540[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din541[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din542[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din543[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_35[7]         dout[7]      14600      14600 -2147483648 -2147483648
c     mux_3_69[7]         dout[7]      16250      16250 -2147483648 -2147483648
c    mux_2_137[7]         dout[7]      17900      17900 -2147483648 -2147483648
c    mux_1_273[7]         dout[7]      19550      19550 -2147483648 -2147483648
c       din544[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din545[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1072[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1073[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1074[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1075[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1076[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1077[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1078[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1079[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1080[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1081[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1082[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1083[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1084[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1085[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1086[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1087[7]         dout[7]      17900      17900 -2147483648 -2147483648
c       din128[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din129[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din130[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din131[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din132[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din133[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din134[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din135[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din136[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din137[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din138[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din139[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din140[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din141[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din142[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din143[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din144[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din145[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din146[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din147[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din148[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din149[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din150[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din151[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din152[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din153[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din154[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din155[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din156[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din157[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din158[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din159[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_11[7]         dout[7]      14600      14600 -2147483648 -2147483648
c     mux_3_21[7]         dout[7]      16250      16250 -2147483648 -2147483648
c       din160[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din161[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din162[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din163[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din164[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din165[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din166[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din167[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din192[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din193[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din194[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din195[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din196[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din197[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din198[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din199[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din200[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din201[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din202[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din203[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din204[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din205[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din206[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din207[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din208[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din209[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din210[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din211[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din212[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din213[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din214[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din215[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din216[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din217[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din218[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din219[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din220[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din221[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din222[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din223[7]         dout[7]      21200      21200 -2147483648 -2147483648
c     mux_4_15[7]         dout[7]      14600      14600 -2147483648 -2147483648
c       din224[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din225[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din226[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din227[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din228[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din229[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din230[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din231[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din236[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din237[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din238[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din239[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din234[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din235[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din232[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din233[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1136[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1137[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1138[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1139[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1140[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1141[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1142[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1143[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1144[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1145[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1146[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1147[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1148[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1149[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1150[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1151[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1088[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1089[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1090[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1091[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1092[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1093[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1094[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1095[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1096[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1097[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1098[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1099[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1100[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1101[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1102[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1103[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1104[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1105[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1106[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1107[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1108[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1109[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1110[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1111[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1112[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1113[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1114[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1115[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1116[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1117[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1118[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1119[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1120[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1121[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1122[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1123[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1124[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1125[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1126[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1127[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1132[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1133[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1134[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1135[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1130[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1131[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1128[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1129[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1200[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1201[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1202[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1203[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1204[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1205[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1206[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1207[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1208[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1209[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1210[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1211[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1212[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1213[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1214[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1215[7]         dout[7]      17900      17900 -2147483648 -2147483648
c        din64[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din65[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din66[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din67[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din68[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din69[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din70[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din71[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din72[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din73[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din74[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din75[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din76[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din77[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din78[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din79[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din80[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din81[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din82[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din83[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din84[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din85[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din86[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din87[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din88[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din89[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din90[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din91[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din92[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din93[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din94[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din95[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      mux_4_7[7]         dout[7]      14600      14600 -2147483648 -2147483648
c        din96[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din97[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din98[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din99[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din100[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din101[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din102[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din103[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din108[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din109[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din110[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din111[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din106[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din107[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din104[7]         dout[7]      21200      21200 -2147483648 -2147483648
c       din105[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      din1264[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1265[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1266[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1267[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1268[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1269[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1270[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1271[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1272[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1273[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1274[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1275[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1276[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1277[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1278[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1279[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1216[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1217[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1218[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1219[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1220[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1221[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1222[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1223[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1224[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1225[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1226[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1227[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1228[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1229[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1230[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1231[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1232[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1233[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1234[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1235[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1236[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1237[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1238[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1239[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1240[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1241[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1242[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1243[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1244[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1245[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1246[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1247[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1248[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1249[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1250[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1251[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1252[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1253[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1254[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1255[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1260[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1261[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1262[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1263[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1258[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1259[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1256[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1257[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1152[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1153[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1154[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1155[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1156[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1157[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1158[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1159[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1160[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1161[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1162[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1163[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1164[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1165[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1166[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1167[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1168[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1169[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1170[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1171[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1172[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1173[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1174[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1175[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1176[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1177[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1178[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1179[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1180[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1181[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1182[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1183[7]         dout[7]      17900      17900 -2147483648 -2147483648
c    mux_3_149[7]         dout[7]      12950      12950 -2147483648 -2147483648
c      din1184[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1185[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1186[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1187[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1188[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1189[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1190[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1191[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1024[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1025[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1026[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1027[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1028[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1029[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1030[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1031[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1032[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1033[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1034[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1035[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1036[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1037[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1038[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1039[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1040[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1041[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1042[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1043[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1044[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1045[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1046[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1047[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1048[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1049[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1050[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1051[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1052[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1053[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1054[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1055[7]         dout[7]      17900      17900 -2147483648 -2147483648
c    mux_3_133[7]         dout[7]      12950      12950 -2147483648 -2147483648
c      din1056[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1057[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1058[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1059[7]         dout[7]      17900      17900 -2147483648 -2147483648
c    mux_1_530[7]         dout[7]      16250      16250 -2147483648 -2147483648
c    mux_1_531[7]         dout[7]      16250      16250 -2147483648 -2147483648
c         din0[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din1[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din2[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din3[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din4[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din5[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din6[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din7[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din8[7]         dout[7]      21200      21200 -2147483648 -2147483648
c         din9[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din10[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din11[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din12[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din13[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din14[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din15[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din16[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din17[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din18[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din19[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din20[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din21[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din22[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din23[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din24[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din25[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din26[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din27[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din28[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din29[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din30[7]         dout[7]      21200      21200 -2147483648 -2147483648
c        din31[7]         dout[7]      21200      21200 -2147483648 -2147483648
c      mux_4_3[7]         dout[7]      14600      14600 -2147483648 -2147483648
c      mux_3_5[7]         dout[7]      16250      16250 -2147483648 -2147483648
c      mux_2_8[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      mux_2_9[7]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[7]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[7]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[7]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[7]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[7]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[7]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[7]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[7]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[7]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[7]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[7]       4850       4850 -2147483648 -2147483648
c       din576[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din577[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din578[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din579[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din580[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din581[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din582[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din583[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din584[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din585[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din586[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din587[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din588[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din589[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din590[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din591[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din592[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din593[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din594[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din595[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din596[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din597[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din598[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din599[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din600[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din601[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din602[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din603[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din604[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din605[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din606[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din607[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_39[8]         dout[8]      14600      14600 -2147483648 -2147483648
c       din608[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din609[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din610[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din611[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din612[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din613[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din614[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din615[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din620[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din621[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din622[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din623[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din618[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din619[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din616[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din617[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din704[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din705[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din706[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din707[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din708[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din709[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din710[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din711[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din712[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din713[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din714[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din715[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din716[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din717[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din718[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din719[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din720[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din721[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din722[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din723[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din724[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din725[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din726[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din727[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din728[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din729[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din730[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din731[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din732[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din733[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din734[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din735[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_47[8]         dout[8]      14600      14600 -2147483648 -2147483648
c       din736[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din737[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din738[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din739[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din740[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din741[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din742[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din743[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din748[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din749[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din750[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din751[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din746[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din747[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din744[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din745[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din640[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din641[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din642[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din643[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din644[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din645[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din646[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din647[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din648[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din649[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din650[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din651[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din652[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din653[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din654[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din655[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din656[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din657[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din658[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din659[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din660[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din661[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din662[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din663[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din664[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din665[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din666[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din667[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din668[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din669[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din670[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din671[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_43[8]         dout[8]      14600      14600 -2147483648 -2147483648
c     mux_3_85[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din672[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din673[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din674[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din675[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din676[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din677[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din678[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din679[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din816[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din817[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din818[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din819[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din820[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din821[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din822[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din823[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din824[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din825[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din826[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din827[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din828[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din829[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din830[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din831[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din880[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din881[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din882[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din883[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din884[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din885[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din886[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din887[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din888[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din889[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din890[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din891[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din892[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din893[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din894[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din895[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din256[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din257[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din258[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din259[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din260[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din261[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din262[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din263[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din264[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din265[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din266[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din267[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din268[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din269[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din270[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din271[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din272[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din273[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din274[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din275[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din276[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din277[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din278[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din279[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din280[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din281[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din282[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din283[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din284[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din285[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din286[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din287[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_19[8]         dout[8]      14600      14600 -2147483648 -2147483648
c     mux_3_37[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din288[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din289[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din290[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din291[8]         dout[8]      21200      21200 -2147483648 -2147483648
c    mux_1_146[8]         dout[8]      19550      19550 -2147483648 -2147483648
c    mux_1_147[8]         dout[8]      19550      19550 -2147483648 -2147483648
c       din384[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din385[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din386[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din387[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din388[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din389[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din390[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din391[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din392[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din393[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din394[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din395[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din396[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din397[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din398[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din399[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din400[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din401[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din402[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din403[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din404[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din405[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din406[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din407[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din408[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din409[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din410[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din411[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din412[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din413[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din414[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din415[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_27[8]         dout[8]      14600      14600 -2147483648 -2147483648
c     mux_3_53[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din416[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din417[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din418[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din419[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din420[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din421[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din422[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din423[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din448[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din449[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din450[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din451[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din452[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din453[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din454[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din455[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din456[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din457[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din458[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din459[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din460[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din461[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din462[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din463[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din464[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din465[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din466[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din467[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din468[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din469[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din470[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din471[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din472[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din473[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din474[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din475[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din476[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din477[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din478[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din479[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_31[8]         dout[8]      14600      14600 -2147483648 -2147483648
c       din480[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din481[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din482[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din483[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din484[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din485[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din486[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din487[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din492[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din493[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din494[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din495[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din490[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din491[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din488[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din489[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din832[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din833[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din834[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din835[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din836[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din837[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din838[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din839[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din840[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din841[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din842[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din843[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din844[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din845[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din846[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din847[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din848[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din849[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din850[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din851[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din852[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din853[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din854[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din855[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din856[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din857[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din858[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din859[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din860[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din861[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din862[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din863[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din864[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din865[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din866[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din867[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din868[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din869[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din870[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din871[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din876[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din877[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din878[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din879[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din874[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din875[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din872[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din873[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din944[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din945[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din946[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din947[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din948[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din949[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din950[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din951[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din952[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din953[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din954[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din955[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din956[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din957[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din958[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din959[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1008[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1009[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1010[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1011[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1012[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1013[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1014[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1015[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1016[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1017[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1018[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1019[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1020[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1021[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1022[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1023[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din320[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din321[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din322[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din323[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din324[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din325[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din326[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din327[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din328[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din329[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din330[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din331[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din332[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din333[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din334[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din335[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din336[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din337[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din338[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din339[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din340[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din341[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din342[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din343[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din344[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din345[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din346[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din347[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din348[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din349[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din350[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din351[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_23[8]         dout[8]      14600      14600 -2147483648 -2147483648
c       din352[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din353[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din354[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din355[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din356[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din357[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din358[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din359[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din364[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din365[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din366[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din367[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din362[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din363[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din360[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din361[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din960[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din961[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din962[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din963[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din964[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din965[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din966[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din967[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din968[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din969[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din970[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din971[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din972[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din973[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din974[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din975[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din976[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din977[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din978[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din979[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din980[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din981[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din982[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din983[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din984[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din985[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din986[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din987[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din988[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din989[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din990[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din991[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din992[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din993[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din994[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din995[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din996[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din997[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din998[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din999[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1004[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1005[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1006[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1007[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1002[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1003[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1000[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1001[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din896[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din897[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din898[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din899[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din900[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din901[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din902[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din903[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din904[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din905[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din906[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din907[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din908[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din909[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din910[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din911[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din912[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din913[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din914[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din915[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din916[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din917[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din918[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din919[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din920[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din921[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din922[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din923[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din924[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din925[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din926[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din927[8]         dout[8]      21200      21200 -2147483648 -2147483648
c    mux_3_117[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din928[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din929[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din930[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din931[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din932[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din933[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din934[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din935[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din768[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din769[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din770[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din771[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din772[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din773[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din774[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din775[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din776[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din777[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din778[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din779[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din780[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din781[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din782[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din783[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din784[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din785[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din786[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din787[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din788[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din789[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din790[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din791[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din792[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din793[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din794[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din795[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din796[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din797[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din798[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din799[8]         dout[8]      21200      21200 -2147483648 -2147483648
c    mux_3_101[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din800[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din801[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din802[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din803[8]         dout[8]      21200      21200 -2147483648 -2147483648
c    mux_1_402[8]         dout[8]      19550      19550 -2147483648 -2147483648
c    mux_1_403[8]         dout[8]      19550      19550 -2147483648 -2147483648
c       din512[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din513[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din514[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din515[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din516[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din517[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din518[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din519[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din520[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din521[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din522[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din523[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din524[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din525[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din526[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din527[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din528[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din529[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din530[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din531[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din532[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din533[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din534[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din535[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din536[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din537[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din538[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din539[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din540[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din541[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din542[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din543[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_35[8]         dout[8]      14600      14600 -2147483648 -2147483648
c     mux_3_69[8]         dout[8]      16250      16250 -2147483648 -2147483648
c    mux_2_137[8]         dout[8]      17900      17900 -2147483648 -2147483648
c    mux_1_273[8]         dout[8]      19550      19550 -2147483648 -2147483648
c       din544[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din545[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1072[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1073[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1074[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1075[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1076[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1077[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1078[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1079[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1080[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1081[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1082[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1083[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1084[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1085[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1086[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1087[8]         dout[8]      17900      17900 -2147483648 -2147483648
c       din128[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din129[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din130[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din131[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din132[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din133[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din134[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din135[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din136[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din137[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din138[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din139[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din140[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din141[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din142[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din143[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din144[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din145[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din146[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din147[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din148[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din149[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din150[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din151[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din152[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din153[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din154[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din155[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din156[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din157[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din158[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din159[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_11[8]         dout[8]      14600      14600 -2147483648 -2147483648
c     mux_3_21[8]         dout[8]      16250      16250 -2147483648 -2147483648
c       din160[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din161[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din162[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din163[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din164[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din165[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din166[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din167[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din192[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din193[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din194[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din195[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din196[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din197[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din198[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din199[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din200[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din201[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din202[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din203[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din204[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din205[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din206[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din207[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din208[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din209[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din210[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din211[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din212[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din213[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din214[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din215[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din216[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din217[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din218[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din219[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din220[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din221[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din222[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din223[8]         dout[8]      21200      21200 -2147483648 -2147483648
c     mux_4_15[8]         dout[8]      14600      14600 -2147483648 -2147483648
c       din224[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din225[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din226[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din227[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din228[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din229[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din230[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din231[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din236[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din237[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din238[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din239[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din234[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din235[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din232[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din233[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1136[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1137[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1138[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1139[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1140[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1141[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1142[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1143[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1144[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1145[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1146[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1147[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1148[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1149[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1150[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1151[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1088[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1089[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1090[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1091[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1092[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1093[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1094[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1095[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1096[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1097[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1098[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1099[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1100[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1101[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1102[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1103[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1104[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1105[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1106[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1107[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1108[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1109[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1110[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1111[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1112[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1113[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1114[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1115[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1116[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1117[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1118[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1119[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1120[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1121[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1122[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1123[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1124[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1125[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1126[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1127[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1132[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1133[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1134[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1135[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1130[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1131[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1128[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1129[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1200[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1201[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1202[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1203[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1204[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1205[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1206[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1207[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1208[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1209[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1210[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1211[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1212[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1213[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1214[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1215[8]         dout[8]      17900      17900 -2147483648 -2147483648
c        din64[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din65[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din66[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din67[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din68[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din69[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din70[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din71[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din72[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din73[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din74[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din75[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din76[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din77[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din78[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din79[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din80[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din81[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din82[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din83[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din84[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din85[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din86[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din87[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din88[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din89[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din90[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din91[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din92[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din93[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din94[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din95[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      mux_4_7[8]         dout[8]      14600      14600 -2147483648 -2147483648
c        din96[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din97[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din98[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din99[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din100[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din101[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din102[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din103[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din108[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din109[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din110[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din111[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din106[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din107[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din104[8]         dout[8]      21200      21200 -2147483648 -2147483648
c       din105[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      din1264[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1265[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1266[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1267[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1268[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1269[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1270[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1271[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1272[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1273[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1274[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1275[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1276[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1277[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1278[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1279[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1216[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1217[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1218[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1219[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1220[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1221[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1222[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1223[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1224[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1225[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1226[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1227[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1228[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1229[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1230[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1231[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1232[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1233[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1234[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1235[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1236[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1237[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1238[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1239[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1240[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1241[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1242[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1243[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1244[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1245[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1246[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1247[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1248[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1249[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1250[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1251[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1252[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1253[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1254[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1255[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1260[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1261[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1262[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1263[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1258[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1259[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1256[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1257[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1152[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1153[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1154[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1155[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1156[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1157[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1158[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1159[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1160[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1161[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1162[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1163[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1164[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1165[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1166[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1167[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1168[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1169[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1170[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1171[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1172[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1173[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1174[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1175[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1176[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1177[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1178[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1179[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1180[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1181[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1182[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1183[8]         dout[8]      17900      17900 -2147483648 -2147483648
c    mux_3_149[8]         dout[8]      12950      12950 -2147483648 -2147483648
c      din1184[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1185[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1186[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1187[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1188[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1189[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1190[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1191[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1024[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1025[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1026[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1027[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1028[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1029[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1030[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1031[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1032[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1033[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1034[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1035[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1036[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1037[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1038[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1039[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1040[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1041[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1042[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1043[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1044[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1045[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1046[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1047[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1048[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1049[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1050[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1051[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1052[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1053[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1054[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1055[8]         dout[8]      17900      17900 -2147483648 -2147483648
c    mux_3_133[8]         dout[8]      12950      12950 -2147483648 -2147483648
c      din1056[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1057[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1058[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1059[8]         dout[8]      17900      17900 -2147483648 -2147483648
c    mux_1_530[8]         dout[8]      16250      16250 -2147483648 -2147483648
c    mux_1_531[8]         dout[8]      16250      16250 -2147483648 -2147483648
c         din0[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din1[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din2[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din3[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din4[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din5[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din6[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din7[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din8[8]         dout[8]      21200      21200 -2147483648 -2147483648
c         din9[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din10[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din11[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din12[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din13[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din14[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din15[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din16[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din17[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din18[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din19[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din20[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din21[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din22[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din23[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din24[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din25[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din26[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din27[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din28[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din29[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din30[8]         dout[8]      21200      21200 -2147483648 -2147483648
c        din31[8]         dout[8]      21200      21200 -2147483648 -2147483648
c      mux_4_3[8]         dout[8]      14600      14600 -2147483648 -2147483648
c      mux_3_5[8]         dout[8]      16250      16250 -2147483648 -2147483648
c      mux_2_8[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      mux_2_9[8]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[8]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[8]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[8]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[8]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[8]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[8]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[8]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[8]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[8]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[8]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[8]       4850       4850 -2147483648 -2147483648
c       din576[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din577[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din578[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din579[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din580[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din581[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din582[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din583[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din584[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din585[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din586[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din587[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din588[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din589[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din590[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din591[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din592[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din593[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din594[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din595[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din596[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din597[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din598[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din599[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din600[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din601[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din602[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din603[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din604[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din605[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din606[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din607[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_39[9]         dout[9]      14600      14600 -2147483648 -2147483648
c       din608[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din609[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din610[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din611[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din612[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din613[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din614[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din615[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din620[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din621[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din622[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din623[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din618[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din619[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din616[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din617[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din704[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din705[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din706[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din707[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din708[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din709[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din710[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din711[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din712[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din713[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din714[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din715[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din716[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din717[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din718[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din719[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din720[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din721[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din722[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din723[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din724[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din725[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din726[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din727[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din728[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din729[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din730[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din731[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din732[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din733[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din734[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din735[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_47[9]         dout[9]      14600      14600 -2147483648 -2147483648
c       din736[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din737[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din738[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din739[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din740[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din741[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din742[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din743[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din748[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din749[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din750[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din751[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din746[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din747[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din744[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din745[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din640[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din641[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din642[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din643[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din644[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din645[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din646[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din647[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din648[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din649[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din650[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din651[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din652[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din653[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din654[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din655[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din656[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din657[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din658[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din659[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din660[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din661[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din662[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din663[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din664[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din665[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din666[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din667[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din668[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din669[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din670[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din671[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_43[9]         dout[9]      14600      14600 -2147483648 -2147483648
c     mux_3_85[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din672[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din673[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din674[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din675[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din676[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din677[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din678[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din679[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din816[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din817[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din818[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din819[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din820[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din821[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din822[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din823[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din824[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din825[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din826[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din827[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din828[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din829[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din830[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din831[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din880[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din881[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din882[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din883[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din884[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din885[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din886[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din887[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din888[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din889[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din890[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din891[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din892[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din893[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din894[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din895[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din256[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din257[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din258[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din259[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din260[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din261[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din262[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din263[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din264[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din265[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din266[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din267[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din268[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din269[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din270[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din271[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din272[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din273[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din274[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din275[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din276[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din277[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din278[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din279[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din280[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din281[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din282[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din283[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din284[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din285[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din286[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din287[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_19[9]         dout[9]      14600      14600 -2147483648 -2147483648
c     mux_3_37[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din288[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din289[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din290[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din291[9]         dout[9]      21200      21200 -2147483648 -2147483648
c    mux_1_146[9]         dout[9]      19550      19550 -2147483648 -2147483648
c    mux_1_147[9]         dout[9]      19550      19550 -2147483648 -2147483648
c       din384[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din385[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din386[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din387[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din388[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din389[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din390[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din391[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din392[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din393[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din394[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din395[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din396[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din397[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din398[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din399[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din400[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din401[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din402[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din403[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din404[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din405[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din406[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din407[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din408[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din409[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din410[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din411[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din412[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din413[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din414[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din415[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_27[9]         dout[9]      14600      14600 -2147483648 -2147483648
c     mux_3_53[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din416[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din417[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din418[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din419[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din420[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din421[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din422[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din423[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din448[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din449[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din450[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din451[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din452[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din453[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din454[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din455[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din456[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din457[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din458[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din459[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din460[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din461[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din462[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din463[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din464[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din465[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din466[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din467[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din468[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din469[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din470[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din471[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din472[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din473[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din474[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din475[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din476[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din477[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din478[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din479[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_31[9]         dout[9]      14600      14600 -2147483648 -2147483648
c       din480[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din481[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din482[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din483[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din484[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din485[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din486[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din487[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din492[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din493[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din494[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din495[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din490[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din491[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din488[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din489[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din832[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din833[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din834[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din835[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din836[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din837[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din838[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din839[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din840[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din841[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din842[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din843[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din844[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din845[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din846[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din847[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din848[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din849[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din850[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din851[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din852[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din853[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din854[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din855[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din856[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din857[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din858[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din859[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din860[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din861[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din862[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din863[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din864[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din865[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din866[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din867[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din868[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din869[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din870[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din871[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din876[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din877[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din878[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din879[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din874[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din875[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din872[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din873[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din944[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din945[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din946[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din947[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din948[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din949[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din950[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din951[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din952[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din953[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din954[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din955[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din956[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din957[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din958[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din959[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1008[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1009[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1010[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1011[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1012[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1013[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1014[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1015[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1016[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1017[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1018[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1019[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1020[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1021[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1022[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1023[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din320[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din321[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din322[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din323[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din324[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din325[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din326[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din327[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din328[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din329[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din330[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din331[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din332[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din333[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din334[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din335[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din336[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din337[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din338[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din339[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din340[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din341[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din342[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din343[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din344[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din345[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din346[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din347[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din348[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din349[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din350[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din351[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_23[9]         dout[9]      14600      14600 -2147483648 -2147483648
c       din352[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din353[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din354[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din355[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din356[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din357[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din358[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din359[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din364[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din365[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din366[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din367[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din362[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din363[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din360[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din361[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din960[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din961[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din962[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din963[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din964[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din965[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din966[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din967[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din968[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din969[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din970[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din971[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din972[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din973[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din974[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din975[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din976[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din977[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din978[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din979[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din980[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din981[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din982[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din983[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din984[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din985[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din986[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din987[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din988[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din989[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din990[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din991[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din992[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din993[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din994[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din995[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din996[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din997[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din998[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din999[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1004[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1005[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1006[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1007[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1002[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1003[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1000[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1001[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din896[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din897[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din898[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din899[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din900[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din901[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din902[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din903[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din904[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din905[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din906[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din907[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din908[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din909[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din910[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din911[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din912[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din913[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din914[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din915[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din916[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din917[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din918[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din919[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din920[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din921[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din922[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din923[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din924[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din925[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din926[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din927[9]         dout[9]      21200      21200 -2147483648 -2147483648
c    mux_3_117[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din928[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din929[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din930[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din931[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din932[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din933[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din934[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din935[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din768[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din769[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din770[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din771[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din772[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din773[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din774[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din775[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din776[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din777[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din778[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din779[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din780[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din781[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din782[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din783[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din784[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din785[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din786[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din787[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din788[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din789[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din790[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din791[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din792[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din793[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din794[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din795[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din796[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din797[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din798[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din799[9]         dout[9]      21200      21200 -2147483648 -2147483648
c    mux_3_101[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din800[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din801[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din802[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din803[9]         dout[9]      21200      21200 -2147483648 -2147483648
c    mux_1_402[9]         dout[9]      19550      19550 -2147483648 -2147483648
c    mux_1_403[9]         dout[9]      19550      19550 -2147483648 -2147483648
c       din512[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din513[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din514[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din515[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din516[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din517[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din518[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din519[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din520[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din521[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din522[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din523[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din524[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din525[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din526[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din527[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din528[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din529[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din530[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din531[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din532[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din533[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din534[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din535[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din536[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din537[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din538[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din539[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din540[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din541[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din542[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din543[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_35[9]         dout[9]      14600      14600 -2147483648 -2147483648
c     mux_3_69[9]         dout[9]      16250      16250 -2147483648 -2147483648
c    mux_2_137[9]         dout[9]      17900      17900 -2147483648 -2147483648
c    mux_1_273[9]         dout[9]      19550      19550 -2147483648 -2147483648
c       din544[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din545[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1072[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1073[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1074[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1075[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1076[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1077[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1078[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1079[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1080[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1081[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1082[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1083[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1084[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1085[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1086[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1087[9]         dout[9]      17900      17900 -2147483648 -2147483648
c       din128[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din129[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din130[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din131[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din132[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din133[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din134[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din135[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din136[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din137[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din138[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din139[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din140[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din141[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din142[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din143[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din144[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din145[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din146[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din147[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din148[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din149[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din150[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din151[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din152[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din153[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din154[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din155[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din156[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din157[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din158[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din159[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_11[9]         dout[9]      14600      14600 -2147483648 -2147483648
c     mux_3_21[9]         dout[9]      16250      16250 -2147483648 -2147483648
c       din160[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din161[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din162[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din163[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din164[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din165[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din166[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din167[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din192[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din193[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din194[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din195[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din196[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din197[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din198[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din199[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din200[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din201[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din202[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din203[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din204[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din205[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din206[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din207[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din208[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din209[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din210[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din211[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din212[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din213[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din214[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din215[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din216[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din217[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din218[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din219[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din220[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din221[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din222[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din223[9]         dout[9]      21200      21200 -2147483648 -2147483648
c     mux_4_15[9]         dout[9]      14600      14600 -2147483648 -2147483648
c       din224[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din225[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din226[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din227[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din228[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din229[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din230[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din231[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din236[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din237[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din238[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din239[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din234[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din235[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din232[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din233[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1136[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1137[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1138[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1139[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1140[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1141[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1142[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1143[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1144[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1145[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1146[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1147[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1148[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1149[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1150[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1151[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1088[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1089[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1090[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1091[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1092[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1093[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1094[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1095[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1096[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1097[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1098[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1099[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1100[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1101[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1102[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1103[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1104[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1105[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1106[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1107[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1108[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1109[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1110[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1111[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1112[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1113[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1114[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1115[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1116[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1117[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1118[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1119[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1120[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1121[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1122[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1123[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1124[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1125[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1126[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1127[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1132[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1133[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1134[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1135[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1130[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1131[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1128[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1129[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1200[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1201[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1202[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1203[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1204[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1205[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1206[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1207[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1208[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1209[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1210[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1211[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1212[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1213[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1214[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1215[9]         dout[9]      17900      17900 -2147483648 -2147483648
c        din64[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din65[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din66[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din67[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din68[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din69[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din70[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din71[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din72[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din73[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din74[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din75[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din76[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din77[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din78[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din79[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din80[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din81[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din82[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din83[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din84[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din85[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din86[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din87[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din88[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din89[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din90[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din91[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din92[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din93[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din94[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din95[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      mux_4_7[9]         dout[9]      14600      14600 -2147483648 -2147483648
c        din96[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din97[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din98[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din99[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din100[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din101[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din102[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din103[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din108[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din109[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din110[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din111[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din106[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din107[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din104[9]         dout[9]      21200      21200 -2147483648 -2147483648
c       din105[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      din1264[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1265[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1266[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1267[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1268[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1269[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1270[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1271[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1272[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1273[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1274[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1275[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1276[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1277[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1278[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1279[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1216[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1217[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1218[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1219[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1220[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1221[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1222[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1223[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1224[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1225[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1226[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1227[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1228[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1229[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1230[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1231[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1232[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1233[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1234[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1235[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1236[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1237[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1238[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1239[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1240[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1241[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1242[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1243[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1244[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1245[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1246[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1247[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1248[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1249[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1250[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1251[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1252[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1253[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1254[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1255[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1260[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1261[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1262[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1263[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1258[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1259[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1256[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1257[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1152[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1153[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1154[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1155[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1156[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1157[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1158[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1159[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1160[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1161[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1162[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1163[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1164[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1165[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1166[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1167[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1168[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1169[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1170[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1171[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1172[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1173[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1174[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1175[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1176[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1177[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1178[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1179[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1180[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1181[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1182[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1183[9]         dout[9]      17900      17900 -2147483648 -2147483648
c    mux_3_149[9]         dout[9]      12950      12950 -2147483648 -2147483648
c      din1184[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1185[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1186[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1187[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1188[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1189[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1190[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1191[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1024[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1025[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1026[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1027[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1028[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1029[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1030[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1031[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1032[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1033[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1034[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1035[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1036[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1037[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1038[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1039[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1040[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1041[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1042[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1043[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1044[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1045[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1046[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1047[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1048[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1049[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1050[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1051[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1052[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1053[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1054[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1055[9]         dout[9]      17900      17900 -2147483648 -2147483648
c    mux_3_133[9]         dout[9]      12950      12950 -2147483648 -2147483648
c      din1056[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1057[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1058[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1059[9]         dout[9]      17900      17900 -2147483648 -2147483648
c    mux_1_530[9]         dout[9]      16250      16250 -2147483648 -2147483648
c    mux_1_531[9]         dout[9]      16250      16250 -2147483648 -2147483648
c         din0[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din1[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din2[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din3[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din4[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din5[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din6[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din7[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din8[9]         dout[9]      21200      21200 -2147483648 -2147483648
c         din9[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din10[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din11[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din12[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din13[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din14[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din15[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din16[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din17[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din18[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din19[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din20[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din21[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din22[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din23[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din24[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din25[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din26[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din27[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din28[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din29[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din30[9]         dout[9]      21200      21200 -2147483648 -2147483648
c        din31[9]         dout[9]      21200      21200 -2147483648 -2147483648
c      mux_4_3[9]         dout[9]      14600      14600 -2147483648 -2147483648
c      mux_3_5[9]         dout[9]      16250      16250 -2147483648 -2147483648
c      mux_2_8[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      mux_2_9[9]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1280[0]         dout[9]      32300      32300 -2147483648 -2147483648
c      din1280[1]         dout[9]      30650      30650 -2147483648 -2147483648
c      din1280[2]         dout[9]      17900      17900 -2147483648 -2147483648
c      din1280[3]         dout[9]      16250      16250 -2147483648 -2147483648
c      din1280[4]         dout[9]      14600      14600 -2147483648 -2147483648
c      din1280[5]         dout[9]      12950      12950 -2147483648 -2147483648
c      din1280[6]         dout[9]      11300      11300 -2147483648 -2147483648
c      din1280[7]         dout[9]       9650       9650 -2147483648 -2147483648
c      din1280[8]         dout[9]       8000       8000 -2147483648 -2147483648
c      din1280[9]         dout[9]       6350       6350 -2147483648 -2147483648
c     din1280[10]         dout[9]       4850       4850 -2147483648 -2147483648
c      din576[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din577[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din578[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din579[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din580[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din581[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din582[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din583[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din584[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din585[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din586[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din587[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din588[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din589[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din590[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din591[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din592[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din593[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din594[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din595[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din596[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din597[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din598[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din599[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din600[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din601[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din602[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din603[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din604[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din605[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din606[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din607[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_39[10]        dout[10]      14600      14600 -2147483648 -2147483648
c      din608[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din609[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din610[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din611[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din612[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din613[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din614[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din615[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din620[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din621[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din622[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din623[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din618[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din619[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din616[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din617[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din704[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din705[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din706[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din707[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din708[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din709[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din710[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din711[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din712[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din713[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din714[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din715[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din716[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din717[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din718[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din719[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din720[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din721[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din722[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din723[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din724[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din725[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din726[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din727[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din728[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din729[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din730[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din731[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din732[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din733[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din734[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din735[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_47[10]        dout[10]      14600      14600 -2147483648 -2147483648
c      din736[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din737[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din738[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din739[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din740[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din741[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din742[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din743[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din748[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din749[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din750[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din751[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din746[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din747[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din744[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din745[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din640[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din641[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din642[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din643[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din644[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din645[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din646[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din647[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din648[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din649[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din650[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din651[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din652[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din653[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din654[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din655[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din656[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din657[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din658[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din659[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din660[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din661[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din662[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din663[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din664[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din665[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din666[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din667[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din668[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din669[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din670[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din671[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_43[10]        dout[10]      14600      14600 -2147483648 -2147483648
c    mux_3_85[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din672[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din673[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din674[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din675[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din676[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din677[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din678[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din679[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din816[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din817[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din818[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din819[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din820[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din821[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din822[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din823[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din824[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din825[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din826[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din827[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din828[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din829[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din830[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din831[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din880[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din881[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din882[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din883[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din884[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din885[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din886[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din887[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din888[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din889[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din890[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din891[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din892[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din893[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din894[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din895[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din256[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din257[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din258[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din259[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din260[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din261[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din262[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din263[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din264[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din265[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din266[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din267[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din268[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din269[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din270[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din271[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din272[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din273[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din274[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din275[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din276[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din277[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din278[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din279[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din280[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din281[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din282[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din283[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din284[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din285[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din286[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din287[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_19[10]        dout[10]      14600      14600 -2147483648 -2147483648
c    mux_3_37[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din288[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din289[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din290[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din291[10]        dout[10]      21200      21200 -2147483648 -2147483648
c   mux_1_146[10]        dout[10]      19550      19550 -2147483648 -2147483648
c   mux_1_147[10]        dout[10]      19550      19550 -2147483648 -2147483648
c      din384[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din385[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din386[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din387[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din388[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din389[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din390[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din391[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din392[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din393[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din394[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din395[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din396[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din397[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din398[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din399[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din400[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din401[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din402[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din403[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din404[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din405[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din406[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din407[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din408[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din409[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din410[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din411[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din412[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din413[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din414[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din415[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_27[10]        dout[10]      14600      14600 -2147483648 -2147483648
c    mux_3_53[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din416[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din417[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din418[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din419[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din420[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din421[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din422[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din423[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din448[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din449[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din450[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din451[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din452[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din453[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din454[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din455[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din456[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din457[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din458[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din459[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din460[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din461[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din462[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din463[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din464[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din465[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din466[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din467[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din468[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din469[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din470[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din471[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din472[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din473[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din474[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din475[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din476[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din477[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din478[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din479[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_31[10]        dout[10]      14600      14600 -2147483648 -2147483648
c      din480[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din481[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din482[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din483[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din484[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din485[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din486[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din487[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din492[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din493[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din494[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din495[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din490[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din491[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din488[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din489[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din832[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din833[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din834[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din835[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din836[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din837[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din838[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din839[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din840[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din841[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din842[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din843[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din844[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din845[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din846[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din847[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din848[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din849[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din850[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din851[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din852[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din853[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din854[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din855[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din856[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din857[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din858[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din859[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din860[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din861[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din862[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din863[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din864[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din865[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din866[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din867[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din868[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din869[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din870[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din871[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din876[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din877[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din878[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din879[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din874[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din875[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din872[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din873[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din944[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din945[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din946[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din947[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din948[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din949[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din950[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din951[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din952[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din953[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din954[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din955[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din956[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din957[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din958[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din959[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1008[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1009[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1010[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1011[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1012[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1013[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1014[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1015[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1016[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1017[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1018[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1019[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1020[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1021[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1022[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1023[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din320[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din321[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din322[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din323[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din324[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din325[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din326[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din327[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din328[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din329[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din330[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din331[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din332[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din333[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din334[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din335[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din336[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din337[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din338[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din339[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din340[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din341[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din342[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din343[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din344[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din345[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din346[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din347[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din348[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din349[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din350[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din351[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_23[10]        dout[10]      14600      14600 -2147483648 -2147483648
c      din352[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din353[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din354[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din355[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din356[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din357[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din358[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din359[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din364[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din365[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din366[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din367[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din362[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din363[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din360[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din361[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din960[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din961[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din962[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din963[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din964[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din965[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din966[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din967[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din968[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din969[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din970[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din971[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din972[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din973[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din974[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din975[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din976[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din977[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din978[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din979[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din980[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din981[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din982[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din983[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din984[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din985[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din986[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din987[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din988[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din989[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din990[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din991[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din992[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din993[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din994[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din995[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din996[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din997[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din998[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din999[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1004[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1005[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1006[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1007[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1002[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1003[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1000[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1001[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din896[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din897[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din898[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din899[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din900[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din901[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din902[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din903[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din904[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din905[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din906[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din907[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din908[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din909[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din910[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din911[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din912[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din913[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din914[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din915[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din916[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din917[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din918[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din919[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din920[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din921[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din922[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din923[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din924[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din925[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din926[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din927[10]        dout[10]      21200      21200 -2147483648 -2147483648
c   mux_3_117[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din928[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din929[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din930[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din931[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din932[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din933[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din934[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din935[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din768[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din769[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din770[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din771[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din772[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din773[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din774[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din775[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din776[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din777[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din778[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din779[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din780[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din781[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din782[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din783[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din784[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din785[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din786[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din787[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din788[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din789[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din790[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din791[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din792[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din793[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din794[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din795[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din796[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din797[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din798[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din799[10]        dout[10]      21200      21200 -2147483648 -2147483648
c   mux_3_101[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din800[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din801[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din802[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din803[10]        dout[10]      21200      21200 -2147483648 -2147483648
c   mux_1_402[10]        dout[10]      19550      19550 -2147483648 -2147483648
c   mux_1_403[10]        dout[10]      19550      19550 -2147483648 -2147483648
c      din512[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din513[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din514[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din515[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din516[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din517[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din518[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din519[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din520[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din521[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din522[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din523[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din524[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din525[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din526[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din527[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din528[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din529[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din530[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din531[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din532[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din533[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din534[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din535[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din536[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din537[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din538[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din539[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din540[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din541[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din542[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din543[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_35[10]        dout[10]      14600      14600 -2147483648 -2147483648
c    mux_3_69[10]        dout[10]      16250      16250 -2147483648 -2147483648
c   mux_2_137[10]        dout[10]      17900      17900 -2147483648 -2147483648
c   mux_1_273[10]        dout[10]      19550      19550 -2147483648 -2147483648
c      din544[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din545[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1072[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1073[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1074[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1075[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1076[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1077[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1078[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1079[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1080[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1081[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1082[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1083[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1084[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1085[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1086[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1087[10]        dout[10]      17900      17900 -2147483648 -2147483648
c      din128[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din129[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din130[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din131[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din132[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din133[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din134[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din135[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din136[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din137[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din138[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din139[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din140[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din141[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din142[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din143[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din144[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din145[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din146[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din147[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din148[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din149[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din150[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din151[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din152[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din153[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din154[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din155[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din156[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din157[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din158[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din159[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_11[10]        dout[10]      14600      14600 -2147483648 -2147483648
c    mux_3_21[10]        dout[10]      16250      16250 -2147483648 -2147483648
c      din160[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din161[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din162[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din163[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din164[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din165[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din166[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din167[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din192[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din193[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din194[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din195[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din196[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din197[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din198[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din199[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din200[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din201[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din202[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din203[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din204[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din205[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din206[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din207[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din208[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din209[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din210[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din211[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din212[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din213[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din214[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din215[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din216[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din217[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din218[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din219[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din220[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din221[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din222[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din223[10]        dout[10]      21200      21200 -2147483648 -2147483648
c    mux_4_15[10]        dout[10]      14600      14600 -2147483648 -2147483648
c      din224[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din225[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din226[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din227[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din228[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din229[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din230[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din231[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din236[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din237[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din238[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din239[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din234[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din235[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din232[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din233[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1136[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1137[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1138[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1139[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1140[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1141[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1142[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1143[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1144[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1145[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1146[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1147[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1148[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1149[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1150[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1151[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1088[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1089[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1090[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1091[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1092[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1093[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1094[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1095[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1096[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1097[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1098[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1099[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1100[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1101[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1102[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1103[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1104[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1105[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1106[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1107[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1108[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1109[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1110[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1111[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1112[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1113[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1114[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1115[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1116[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1117[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1118[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1119[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1120[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1121[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1122[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1123[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1124[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1125[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1126[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1127[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1132[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1133[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1134[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1135[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1130[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1131[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1128[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1129[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1200[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1201[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1202[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1203[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1204[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1205[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1206[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1207[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1208[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1209[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1210[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1211[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1212[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1213[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1214[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1215[10]        dout[10]      17900      17900 -2147483648 -2147483648
c       din64[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din65[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din66[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din67[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din68[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din69[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din70[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din71[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din72[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din73[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din74[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din75[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din76[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din77[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din78[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din79[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din80[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din81[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din82[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din83[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din84[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din85[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din86[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din87[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din88[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din89[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din90[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din91[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din92[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din93[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din94[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din95[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     mux_4_7[10]        dout[10]      14600      14600 -2147483648 -2147483648
c       din96[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din97[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din98[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din99[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din100[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din101[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din102[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din103[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din108[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din109[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din110[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din111[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din106[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din107[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din104[10]        dout[10]      21200      21200 -2147483648 -2147483648
c      din105[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     din1264[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1265[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1266[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1267[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1268[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1269[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1270[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1271[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1272[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1273[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1274[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1275[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1276[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1277[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1278[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1279[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1216[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1217[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1218[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1219[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1220[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1221[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1222[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1223[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1224[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1225[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1226[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1227[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1228[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1229[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1230[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1231[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1232[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1233[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1234[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1235[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1236[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1237[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1238[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1239[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1240[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1241[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1242[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1243[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1244[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1245[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1246[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1247[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1248[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1249[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1250[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1251[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1252[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1253[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1254[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1255[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1260[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1261[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1262[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1263[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1258[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1259[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1256[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1257[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1152[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1153[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1154[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1155[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1156[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1157[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1158[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1159[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1160[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1161[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1162[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1163[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1164[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1165[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1166[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1167[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1168[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1169[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1170[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1171[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1172[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1173[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1174[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1175[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1176[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1177[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1178[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1179[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1180[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1181[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1182[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1183[10]        dout[10]      17900      17900 -2147483648 -2147483648
c   mux_3_149[10]        dout[10]      12950      12950 -2147483648 -2147483648
c     din1184[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1185[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1186[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1187[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1188[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1189[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1190[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1191[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1024[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1025[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1026[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1027[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1028[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1029[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1030[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1031[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1032[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1033[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1034[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1035[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1036[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1037[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1038[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1039[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1040[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1041[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1042[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1043[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1044[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1045[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1046[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1047[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1048[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1049[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1050[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1051[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1052[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1053[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1054[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1055[10]        dout[10]      17900      17900 -2147483648 -2147483648
c   mux_3_133[10]        dout[10]      12950      12950 -2147483648 -2147483648
c     din1056[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1057[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1058[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     din1059[10]        dout[10]      17900      17900 -2147483648 -2147483648
c   mux_1_530[10]        dout[10]      16250      16250 -2147483648 -2147483648
c   mux_1_531[10]        dout[10]      16250      16250 -2147483648 -2147483648
c        din0[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din1[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din2[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din3[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din4[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din5[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din6[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din7[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din8[10]        dout[10]      21200      21200 -2147483648 -2147483648
c        din9[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din10[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din11[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din12[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din13[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din14[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din15[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din16[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din17[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din18[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din19[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din20[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din21[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din22[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din23[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din24[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din25[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din26[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din27[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din28[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din29[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din30[10]        dout[10]      21200      21200 -2147483648 -2147483648
c       din31[10]        dout[10]      21200      21200 -2147483648 -2147483648
c     mux_4_3[10]        dout[10]      14600      14600 -2147483648 -2147483648
c     mux_3_5[10]        dout[10]      16250      16250 -2147483648 -2147483648
c     mux_2_8[10]        dout[10]      17900      17900 -2147483648 -2147483648
c     mux_2_9[10]        dout[10]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[10]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[10]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[10]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[10]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[10]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[10]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[10]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[10]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[10]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[10]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[10]       4850       4850 -2147483648 -2147483648
c      din576[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din577[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din578[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din579[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din580[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din581[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din582[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din583[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din584[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din585[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din586[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din587[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din588[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din589[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din590[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din591[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din592[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din593[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din594[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din595[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din596[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din597[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din598[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din599[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din600[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din601[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din602[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din603[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din604[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din605[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din606[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din607[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_39[11]        dout[11]      14600      14600 -2147483648 -2147483648
c      din608[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din609[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din610[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din611[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din612[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din613[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din614[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din615[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din620[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din621[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din622[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din623[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din618[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din619[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din616[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din617[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din704[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din705[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din706[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din707[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din708[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din709[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din710[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din711[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din712[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din713[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din714[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din715[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din716[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din717[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din718[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din719[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din720[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din721[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din722[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din723[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din724[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din725[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din726[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din727[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din728[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din729[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din730[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din731[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din732[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din733[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din734[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din735[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_47[11]        dout[11]      14600      14600 -2147483648 -2147483648
c      din736[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din737[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din738[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din739[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din740[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din741[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din742[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din743[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din748[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din749[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din750[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din751[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din746[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din747[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din744[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din745[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din640[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din641[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din642[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din643[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din644[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din645[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din646[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din647[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din648[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din649[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din650[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din651[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din652[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din653[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din654[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din655[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din656[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din657[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din658[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din659[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din660[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din661[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din662[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din663[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din664[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din665[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din666[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din667[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din668[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din669[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din670[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din671[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_43[11]        dout[11]      14600      14600 -2147483648 -2147483648
c    mux_3_85[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din672[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din673[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din674[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din675[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din676[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din677[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din678[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din679[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din816[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din817[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din818[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din819[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din820[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din821[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din822[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din823[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din824[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din825[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din826[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din827[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din828[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din829[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din830[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din831[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din880[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din881[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din882[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din883[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din884[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din885[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din886[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din887[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din888[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din889[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din890[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din891[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din892[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din893[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din894[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din895[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din256[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din257[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din258[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din259[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din260[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din261[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din262[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din263[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din264[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din265[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din266[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din267[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din268[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din269[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din270[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din271[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din272[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din273[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din274[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din275[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din276[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din277[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din278[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din279[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din280[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din281[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din282[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din283[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din284[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din285[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din286[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din287[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_19[11]        dout[11]      14600      14600 -2147483648 -2147483648
c    mux_3_37[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din288[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din289[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din290[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din291[11]        dout[11]      21200      21200 -2147483648 -2147483648
c   mux_1_146[11]        dout[11]      19550      19550 -2147483648 -2147483648
c   mux_1_147[11]        dout[11]      19550      19550 -2147483648 -2147483648
c      din384[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din385[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din386[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din387[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din388[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din389[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din390[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din391[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din392[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din393[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din394[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din395[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din396[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din397[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din398[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din399[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din400[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din401[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din402[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din403[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din404[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din405[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din406[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din407[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din408[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din409[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din410[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din411[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din412[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din413[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din414[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din415[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_27[11]        dout[11]      14600      14600 -2147483648 -2147483648
c    mux_3_53[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din416[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din417[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din418[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din419[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din420[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din421[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din422[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din423[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din448[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din449[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din450[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din451[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din452[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din453[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din454[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din455[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din456[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din457[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din458[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din459[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din460[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din461[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din462[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din463[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din464[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din465[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din466[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din467[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din468[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din469[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din470[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din471[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din472[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din473[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din474[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din475[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din476[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din477[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din478[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din479[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_31[11]        dout[11]      14600      14600 -2147483648 -2147483648
c      din480[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din481[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din482[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din483[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din484[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din485[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din486[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din487[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din492[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din493[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din494[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din495[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din490[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din491[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din488[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din489[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din832[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din833[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din834[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din835[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din836[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din837[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din838[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din839[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din840[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din841[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din842[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din843[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din844[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din845[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din846[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din847[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din848[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din849[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din850[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din851[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din852[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din853[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din854[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din855[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din856[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din857[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din858[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din859[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din860[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din861[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din862[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din863[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din864[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din865[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din866[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din867[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din868[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din869[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din870[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din871[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din876[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din877[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din878[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din879[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din874[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din875[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din872[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din873[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din944[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din945[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din946[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din947[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din948[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din949[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din950[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din951[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din952[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din953[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din954[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din955[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din956[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din957[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din958[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din959[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1008[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1009[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1010[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1011[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1012[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1013[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1014[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1015[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1016[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1017[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1018[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1019[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1020[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1021[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1022[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1023[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din320[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din321[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din322[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din323[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din324[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din325[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din326[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din327[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din328[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din329[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din330[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din331[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din332[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din333[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din334[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din335[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din336[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din337[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din338[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din339[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din340[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din341[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din342[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din343[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din344[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din345[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din346[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din347[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din348[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din349[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din350[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din351[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_23[11]        dout[11]      14600      14600 -2147483648 -2147483648
c      din352[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din353[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din354[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din355[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din356[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din357[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din358[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din359[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din364[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din365[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din366[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din367[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din362[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din363[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din360[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din361[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din960[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din961[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din962[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din963[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din964[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din965[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din966[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din967[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din968[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din969[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din970[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din971[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din972[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din973[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din974[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din975[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din976[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din977[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din978[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din979[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din980[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din981[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din982[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din983[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din984[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din985[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din986[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din987[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din988[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din989[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din990[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din991[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din992[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din993[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din994[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din995[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din996[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din997[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din998[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din999[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1004[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1005[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1006[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1007[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1002[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1003[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1000[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1001[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din896[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din897[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din898[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din899[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din900[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din901[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din902[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din903[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din904[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din905[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din906[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din907[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din908[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din909[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din910[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din911[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din912[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din913[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din914[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din915[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din916[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din917[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din918[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din919[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din920[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din921[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din922[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din923[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din924[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din925[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din926[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din927[11]        dout[11]      21200      21200 -2147483648 -2147483648
c   mux_3_117[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din928[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din929[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din930[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din931[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din932[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din933[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din934[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din935[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din768[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din769[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din770[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din771[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din772[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din773[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din774[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din775[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din776[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din777[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din778[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din779[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din780[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din781[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din782[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din783[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din784[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din785[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din786[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din787[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din788[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din789[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din790[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din791[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din792[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din793[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din794[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din795[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din796[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din797[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din798[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din799[11]        dout[11]      21200      21200 -2147483648 -2147483648
c   mux_3_101[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din800[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din801[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din802[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din803[11]        dout[11]      21200      21200 -2147483648 -2147483648
c   mux_1_402[11]        dout[11]      19550      19550 -2147483648 -2147483648
c   mux_1_403[11]        dout[11]      19550      19550 -2147483648 -2147483648
c      din512[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din513[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din514[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din515[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din516[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din517[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din518[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din519[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din520[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din521[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din522[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din523[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din524[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din525[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din526[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din527[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din528[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din529[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din530[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din531[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din532[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din533[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din534[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din535[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din536[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din537[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din538[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din539[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din540[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din541[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din542[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din543[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_35[11]        dout[11]      14600      14600 -2147483648 -2147483648
c    mux_3_69[11]        dout[11]      16250      16250 -2147483648 -2147483648
c   mux_2_137[11]        dout[11]      17900      17900 -2147483648 -2147483648
c   mux_1_273[11]        dout[11]      19550      19550 -2147483648 -2147483648
c      din544[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din545[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1072[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1073[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1074[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1075[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1076[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1077[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1078[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1079[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1080[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1081[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1082[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1083[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1084[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1085[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1086[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1087[11]        dout[11]      17900      17900 -2147483648 -2147483648
c      din128[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din129[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din130[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din131[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din132[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din133[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din134[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din135[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din136[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din137[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din138[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din139[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din140[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din141[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din142[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din143[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din144[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din145[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din146[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din147[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din148[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din149[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din150[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din151[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din152[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din153[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din154[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din155[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din156[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din157[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din158[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din159[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_11[11]        dout[11]      14600      14600 -2147483648 -2147483648
c    mux_3_21[11]        dout[11]      16250      16250 -2147483648 -2147483648
c      din160[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din161[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din162[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din163[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din164[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din165[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din166[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din167[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din192[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din193[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din194[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din195[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din196[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din197[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din198[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din199[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din200[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din201[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din202[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din203[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din204[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din205[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din206[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din207[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din208[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din209[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din210[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din211[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din212[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din213[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din214[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din215[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din216[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din217[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din218[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din219[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din220[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din221[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din222[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din223[11]        dout[11]      21200      21200 -2147483648 -2147483648
c    mux_4_15[11]        dout[11]      14600      14600 -2147483648 -2147483648
c      din224[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din225[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din226[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din227[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din228[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din229[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din230[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din231[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din236[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din237[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din238[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din239[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din234[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din235[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din232[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din233[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1136[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1137[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1138[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1139[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1140[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1141[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1142[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1143[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1144[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1145[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1146[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1147[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1148[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1149[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1150[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1151[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1088[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1089[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1090[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1091[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1092[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1093[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1094[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1095[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1096[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1097[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1098[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1099[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1100[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1101[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1102[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1103[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1104[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1105[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1106[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1107[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1108[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1109[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1110[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1111[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1112[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1113[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1114[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1115[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1116[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1117[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1118[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1119[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1120[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1121[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1122[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1123[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1124[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1125[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1126[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1127[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1132[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1133[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1134[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1135[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1130[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1131[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1128[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1129[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1200[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1201[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1202[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1203[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1204[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1205[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1206[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1207[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1208[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1209[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1210[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1211[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1212[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1213[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1214[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1215[11]        dout[11]      17900      17900 -2147483648 -2147483648
c       din64[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din65[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din66[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din67[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din68[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din69[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din70[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din71[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din72[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din73[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din74[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din75[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din76[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din77[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din78[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din79[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din80[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din81[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din82[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din83[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din84[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din85[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din86[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din87[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din88[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din89[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din90[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din91[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din92[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din93[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din94[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din95[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     mux_4_7[11]        dout[11]      14600      14600 -2147483648 -2147483648
c       din96[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din97[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din98[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din99[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din100[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din101[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din102[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din103[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din108[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din109[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din110[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din111[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din106[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din107[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din104[11]        dout[11]      21200      21200 -2147483648 -2147483648
c      din105[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     din1264[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1265[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1266[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1267[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1268[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1269[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1270[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1271[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1272[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1273[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1274[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1275[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1276[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1277[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1278[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1279[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1216[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1217[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1218[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1219[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1220[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1221[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1222[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1223[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1224[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1225[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1226[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1227[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1228[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1229[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1230[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1231[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1232[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1233[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1234[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1235[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1236[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1237[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1238[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1239[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1240[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1241[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1242[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1243[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1244[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1245[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1246[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1247[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1248[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1249[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1250[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1251[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1252[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1253[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1254[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1255[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1260[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1261[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1262[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1263[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1258[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1259[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1256[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1257[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1152[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1153[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1154[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1155[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1156[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1157[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1158[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1159[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1160[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1161[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1162[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1163[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1164[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1165[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1166[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1167[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1168[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1169[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1170[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1171[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1172[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1173[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1174[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1175[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1176[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1177[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1178[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1179[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1180[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1181[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1182[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1183[11]        dout[11]      17900      17900 -2147483648 -2147483648
c   mux_3_149[11]        dout[11]      12950      12950 -2147483648 -2147483648
c     din1184[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1185[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1186[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1187[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1188[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1189[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1190[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1191[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1024[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1025[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1026[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1027[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1028[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1029[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1030[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1031[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1032[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1033[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1034[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1035[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1036[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1037[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1038[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1039[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1040[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1041[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1042[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1043[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1044[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1045[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1046[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1047[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1048[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1049[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1050[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1051[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1052[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1053[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1054[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1055[11]        dout[11]      17900      17900 -2147483648 -2147483648
c   mux_3_133[11]        dout[11]      12950      12950 -2147483648 -2147483648
c     din1056[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1057[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1058[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     din1059[11]        dout[11]      17900      17900 -2147483648 -2147483648
c   mux_1_530[11]        dout[11]      16250      16250 -2147483648 -2147483648
c   mux_1_531[11]        dout[11]      16250      16250 -2147483648 -2147483648
c        din0[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din1[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din2[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din3[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din4[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din5[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din6[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din7[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din8[11]        dout[11]      21200      21200 -2147483648 -2147483648
c        din9[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din10[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din11[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din12[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din13[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din14[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din15[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din16[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din17[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din18[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din19[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din20[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din21[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din22[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din23[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din24[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din25[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din26[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din27[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din28[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din29[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din30[11]        dout[11]      21200      21200 -2147483648 -2147483648
c       din31[11]        dout[11]      21200      21200 -2147483648 -2147483648
c     mux_4_3[11]        dout[11]      14600      14600 -2147483648 -2147483648
c     mux_3_5[11]        dout[11]      16250      16250 -2147483648 -2147483648
c     mux_2_8[11]        dout[11]      17900      17900 -2147483648 -2147483648
c     mux_2_9[11]        dout[11]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[11]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[11]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[11]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[11]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[11]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[11]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[11]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[11]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[11]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[11]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[11]       4850       4850 -2147483648 -2147483648
c      din576[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din577[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din578[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din579[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din580[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din581[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din582[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din583[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din584[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din585[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din586[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din587[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din588[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din589[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din590[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din591[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din592[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din593[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din594[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din595[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din596[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din597[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din598[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din599[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din600[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din601[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din602[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din603[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din604[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din605[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din606[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din607[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_39[12]        dout[12]      14600      14600 -2147483648 -2147483648
c      din608[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din609[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din610[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din611[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din612[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din613[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din614[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din615[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din620[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din621[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din622[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din623[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din618[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din619[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din616[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din617[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din704[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din705[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din706[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din707[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din708[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din709[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din710[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din711[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din712[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din713[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din714[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din715[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din716[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din717[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din718[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din719[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din720[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din721[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din722[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din723[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din724[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din725[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din726[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din727[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din728[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din729[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din730[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din731[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din732[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din733[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din734[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din735[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_47[12]        dout[12]      14600      14600 -2147483648 -2147483648
c      din736[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din737[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din738[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din739[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din740[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din741[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din742[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din743[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din748[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din749[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din750[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din751[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din746[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din747[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din744[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din745[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din640[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din641[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din642[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din643[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din644[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din645[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din646[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din647[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din648[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din649[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din650[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din651[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din652[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din653[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din654[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din655[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din656[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din657[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din658[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din659[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din660[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din661[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din662[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din663[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din664[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din665[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din666[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din667[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din668[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din669[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din670[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din671[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_43[12]        dout[12]      14600      14600 -2147483648 -2147483648
c    mux_3_85[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din672[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din673[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din674[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din675[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din676[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din677[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din678[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din679[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din816[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din817[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din818[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din819[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din820[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din821[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din822[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din823[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din824[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din825[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din826[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din827[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din828[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din829[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din830[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din831[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din880[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din881[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din882[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din883[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din884[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din885[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din886[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din887[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din888[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din889[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din890[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din891[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din892[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din893[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din894[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din895[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din256[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din257[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din258[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din259[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din260[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din261[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din262[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din263[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din264[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din265[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din266[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din267[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din268[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din269[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din270[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din271[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din272[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din273[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din274[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din275[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din276[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din277[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din278[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din279[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din280[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din281[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din282[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din283[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din284[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din285[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din286[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din287[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_19[12]        dout[12]      14600      14600 -2147483648 -2147483648
c    mux_3_37[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din288[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din289[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din290[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din291[12]        dout[12]      21200      21200 -2147483648 -2147483648
c   mux_1_146[12]        dout[12]      19550      19550 -2147483648 -2147483648
c   mux_1_147[12]        dout[12]      19550      19550 -2147483648 -2147483648
c      din384[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din385[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din386[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din387[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din388[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din389[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din390[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din391[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din392[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din393[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din394[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din395[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din396[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din397[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din398[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din399[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din400[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din401[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din402[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din403[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din404[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din405[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din406[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din407[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din408[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din409[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din410[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din411[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din412[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din413[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din414[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din415[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_27[12]        dout[12]      14600      14600 -2147483648 -2147483648
c    mux_3_53[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din416[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din417[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din418[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din419[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din420[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din421[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din422[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din423[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din448[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din449[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din450[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din451[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din452[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din453[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din454[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din455[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din456[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din457[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din458[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din459[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din460[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din461[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din462[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din463[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din464[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din465[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din466[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din467[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din468[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din469[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din470[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din471[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din472[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din473[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din474[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din475[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din476[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din477[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din478[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din479[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_31[12]        dout[12]      14600      14600 -2147483648 -2147483648
c      din480[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din481[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din482[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din483[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din484[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din485[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din486[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din487[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din492[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din493[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din494[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din495[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din490[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din491[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din488[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din489[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din832[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din833[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din834[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din835[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din836[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din837[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din838[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din839[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din840[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din841[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din842[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din843[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din844[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din845[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din846[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din847[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din848[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din849[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din850[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din851[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din852[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din853[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din854[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din855[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din856[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din857[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din858[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din859[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din860[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din861[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din862[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din863[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din864[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din865[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din866[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din867[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din868[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din869[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din870[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din871[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din876[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din877[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din878[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din879[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din874[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din875[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din872[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din873[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din944[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din945[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din946[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din947[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din948[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din949[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din950[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din951[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din952[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din953[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din954[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din955[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din956[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din957[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din958[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din959[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1008[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1009[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1010[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1011[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1012[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1013[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1014[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1015[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1016[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1017[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1018[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1019[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1020[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1021[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1022[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1023[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din320[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din321[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din322[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din323[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din324[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din325[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din326[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din327[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din328[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din329[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din330[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din331[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din332[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din333[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din334[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din335[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din336[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din337[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din338[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din339[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din340[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din341[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din342[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din343[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din344[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din345[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din346[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din347[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din348[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din349[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din350[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din351[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_23[12]        dout[12]      14600      14600 -2147483648 -2147483648
c      din352[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din353[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din354[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din355[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din356[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din357[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din358[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din359[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din364[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din365[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din366[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din367[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din362[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din363[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din360[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din361[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din960[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din961[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din962[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din963[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din964[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din965[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din966[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din967[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din968[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din969[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din970[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din971[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din972[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din973[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din974[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din975[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din976[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din977[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din978[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din979[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din980[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din981[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din982[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din983[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din984[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din985[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din986[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din987[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din988[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din989[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din990[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din991[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din992[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din993[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din994[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din995[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din996[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din997[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din998[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din999[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1004[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1005[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1006[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1007[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1002[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1003[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1000[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1001[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din896[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din897[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din898[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din899[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din900[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din901[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din902[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din903[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din904[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din905[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din906[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din907[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din908[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din909[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din910[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din911[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din912[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din913[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din914[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din915[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din916[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din917[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din918[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din919[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din920[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din921[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din922[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din923[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din924[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din925[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din926[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din927[12]        dout[12]      21200      21200 -2147483648 -2147483648
c   mux_3_117[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din928[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din929[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din930[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din931[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din932[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din933[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din934[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din935[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din768[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din769[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din770[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din771[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din772[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din773[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din774[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din775[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din776[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din777[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din778[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din779[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din780[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din781[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din782[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din783[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din784[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din785[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din786[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din787[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din788[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din789[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din790[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din791[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din792[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din793[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din794[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din795[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din796[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din797[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din798[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din799[12]        dout[12]      21200      21200 -2147483648 -2147483648
c   mux_3_101[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din800[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din801[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din802[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din803[12]        dout[12]      21200      21200 -2147483648 -2147483648
c   mux_1_402[12]        dout[12]      19550      19550 -2147483648 -2147483648
c   mux_1_403[12]        dout[12]      19550      19550 -2147483648 -2147483648
c      din512[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din513[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din514[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din515[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din516[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din517[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din518[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din519[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din520[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din521[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din522[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din523[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din524[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din525[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din526[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din527[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din528[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din529[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din530[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din531[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din532[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din533[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din534[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din535[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din536[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din537[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din538[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din539[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din540[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din541[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din542[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din543[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_35[12]        dout[12]      14600      14600 -2147483648 -2147483648
c    mux_3_69[12]        dout[12]      16250      16250 -2147483648 -2147483648
c   mux_2_137[12]        dout[12]      17900      17900 -2147483648 -2147483648
c   mux_1_273[12]        dout[12]      19550      19550 -2147483648 -2147483648
c      din544[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din545[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1072[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1073[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1074[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1075[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1076[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1077[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1078[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1079[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1080[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1081[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1082[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1083[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1084[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1085[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1086[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1087[12]        dout[12]      17900      17900 -2147483648 -2147483648
c      din128[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din129[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din130[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din131[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din132[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din133[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din134[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din135[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din136[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din137[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din138[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din139[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din140[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din141[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din142[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din143[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din144[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din145[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din146[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din147[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din148[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din149[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din150[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din151[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din152[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din153[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din154[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din155[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din156[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din157[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din158[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din159[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_11[12]        dout[12]      14600      14600 -2147483648 -2147483648
c    mux_3_21[12]        dout[12]      16250      16250 -2147483648 -2147483648
c      din160[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din161[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din162[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din163[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din164[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din165[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din166[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din167[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din192[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din193[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din194[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din195[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din196[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din197[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din198[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din199[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din200[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din201[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din202[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din203[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din204[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din205[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din206[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din207[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din208[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din209[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din210[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din211[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din212[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din213[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din214[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din215[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din216[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din217[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din218[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din219[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din220[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din221[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din222[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din223[12]        dout[12]      21200      21200 -2147483648 -2147483648
c    mux_4_15[12]        dout[12]      14600      14600 -2147483648 -2147483648
c      din224[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din225[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din226[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din227[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din228[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din229[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din230[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din231[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din236[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din237[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din238[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din239[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din234[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din235[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din232[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din233[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1136[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1137[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1138[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1139[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1140[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1141[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1142[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1143[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1144[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1145[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1146[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1147[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1148[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1149[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1150[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1151[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1088[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1089[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1090[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1091[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1092[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1093[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1094[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1095[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1096[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1097[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1098[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1099[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1100[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1101[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1102[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1103[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1104[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1105[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1106[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1107[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1108[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1109[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1110[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1111[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1112[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1113[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1114[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1115[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1116[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1117[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1118[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1119[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1120[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1121[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1122[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1123[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1124[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1125[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1126[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1127[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1132[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1133[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1134[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1135[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1130[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1131[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1128[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1129[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1200[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1201[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1202[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1203[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1204[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1205[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1206[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1207[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1208[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1209[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1210[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1211[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1212[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1213[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1214[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1215[12]        dout[12]      17900      17900 -2147483648 -2147483648
c       din64[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din65[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din66[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din67[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din68[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din69[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din70[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din71[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din72[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din73[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din74[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din75[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din76[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din77[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din78[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din79[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din80[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din81[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din82[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din83[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din84[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din85[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din86[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din87[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din88[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din89[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din90[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din91[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din92[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din93[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din94[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din95[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     mux_4_7[12]        dout[12]      14600      14600 -2147483648 -2147483648
c       din96[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din97[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din98[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din99[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din100[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din101[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din102[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din103[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din108[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din109[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din110[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din111[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din106[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din107[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din104[12]        dout[12]      21200      21200 -2147483648 -2147483648
c      din105[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     din1264[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1265[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1266[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1267[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1268[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1269[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1270[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1271[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1272[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1273[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1274[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1275[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1276[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1277[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1278[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1279[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1216[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1217[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1218[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1219[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1220[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1221[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1222[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1223[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1224[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1225[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1226[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1227[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1228[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1229[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1230[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1231[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1232[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1233[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1234[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1235[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1236[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1237[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1238[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1239[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1240[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1241[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1242[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1243[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1244[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1245[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1246[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1247[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1248[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1249[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1250[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1251[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1252[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1253[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1254[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1255[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1260[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1261[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1262[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1263[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1258[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1259[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1256[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1257[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1152[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1153[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1154[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1155[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1156[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1157[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1158[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1159[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1160[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1161[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1162[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1163[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1164[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1165[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1166[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1167[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1168[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1169[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1170[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1171[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1172[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1173[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1174[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1175[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1176[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1177[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1178[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1179[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1180[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1181[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1182[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1183[12]        dout[12]      17900      17900 -2147483648 -2147483648
c   mux_3_149[12]        dout[12]      12950      12950 -2147483648 -2147483648
c     din1184[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1185[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1186[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1187[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1188[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1189[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1190[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1191[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1024[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1025[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1026[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1027[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1028[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1029[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1030[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1031[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1032[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1033[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1034[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1035[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1036[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1037[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1038[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1039[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1040[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1041[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1042[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1043[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1044[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1045[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1046[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1047[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1048[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1049[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1050[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1051[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1052[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1053[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1054[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1055[12]        dout[12]      17900      17900 -2147483648 -2147483648
c   mux_3_133[12]        dout[12]      12950      12950 -2147483648 -2147483648
c     din1056[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1057[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1058[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     din1059[12]        dout[12]      17900      17900 -2147483648 -2147483648
c   mux_1_530[12]        dout[12]      16250      16250 -2147483648 -2147483648
c   mux_1_531[12]        dout[12]      16250      16250 -2147483648 -2147483648
c        din0[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din1[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din2[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din3[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din4[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din5[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din6[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din7[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din8[12]        dout[12]      21200      21200 -2147483648 -2147483648
c        din9[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din10[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din11[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din12[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din13[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din14[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din15[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din16[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din17[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din18[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din19[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din20[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din21[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din22[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din23[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din24[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din25[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din26[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din27[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din28[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din29[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din30[12]        dout[12]      21200      21200 -2147483648 -2147483648
c       din31[12]        dout[12]      21200      21200 -2147483648 -2147483648
c     mux_4_3[12]        dout[12]      14600      14600 -2147483648 -2147483648
c     mux_3_5[12]        dout[12]      16250      16250 -2147483648 -2147483648
c     mux_2_8[12]        dout[12]      17900      17900 -2147483648 -2147483648
c     mux_2_9[12]        dout[12]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[12]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[12]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[12]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[12]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[12]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[12]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[12]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[12]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[12]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[12]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[12]       4850       4850 -2147483648 -2147483648
c      din576[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din577[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din578[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din579[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din580[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din581[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din582[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din583[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din584[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din585[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din586[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din587[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din588[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din589[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din590[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din591[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din592[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din593[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din594[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din595[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din596[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din597[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din598[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din599[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din600[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din601[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din602[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din603[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din604[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din605[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din606[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din607[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_39[13]        dout[13]      14600      14600 -2147483648 -2147483648
c      din608[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din609[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din610[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din611[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din612[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din613[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din614[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din615[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din620[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din621[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din622[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din623[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din618[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din619[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din616[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din617[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din704[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din705[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din706[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din707[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din708[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din709[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din710[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din711[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din712[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din713[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din714[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din715[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din716[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din717[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din718[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din719[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din720[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din721[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din722[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din723[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din724[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din725[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din726[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din727[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din728[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din729[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din730[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din731[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din732[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din733[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din734[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din735[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_47[13]        dout[13]      14600      14600 -2147483648 -2147483648
c      din736[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din737[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din738[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din739[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din740[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din741[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din742[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din743[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din748[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din749[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din750[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din751[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din746[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din747[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din744[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din745[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din640[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din641[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din642[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din643[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din644[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din645[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din646[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din647[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din648[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din649[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din650[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din651[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din652[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din653[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din654[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din655[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din656[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din657[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din658[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din659[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din660[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din661[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din662[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din663[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din664[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din665[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din666[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din667[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din668[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din669[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din670[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din671[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_43[13]        dout[13]      14600      14600 -2147483648 -2147483648
c    mux_3_85[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din672[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din673[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din674[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din675[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din676[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din677[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din678[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din679[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din816[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din817[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din818[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din819[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din820[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din821[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din822[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din823[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din824[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din825[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din826[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din827[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din828[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din829[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din830[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din831[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din880[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din881[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din882[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din883[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din884[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din885[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din886[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din887[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din888[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din889[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din890[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din891[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din892[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din893[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din894[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din895[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din256[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din257[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din258[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din259[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din260[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din261[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din262[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din263[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din264[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din265[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din266[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din267[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din268[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din269[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din270[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din271[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din272[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din273[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din274[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din275[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din276[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din277[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din278[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din279[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din280[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din281[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din282[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din283[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din284[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din285[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din286[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din287[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_19[13]        dout[13]      14600      14600 -2147483648 -2147483648
c    mux_3_37[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din288[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din289[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din290[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din291[13]        dout[13]      21200      21200 -2147483648 -2147483648
c   mux_1_146[13]        dout[13]      19550      19550 -2147483648 -2147483648
c   mux_1_147[13]        dout[13]      19550      19550 -2147483648 -2147483648
c      din384[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din385[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din386[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din387[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din388[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din389[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din390[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din391[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din392[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din393[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din394[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din395[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din396[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din397[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din398[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din399[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din400[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din401[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din402[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din403[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din404[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din405[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din406[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din407[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din408[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din409[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din410[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din411[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din412[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din413[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din414[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din415[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_27[13]        dout[13]      14600      14600 -2147483648 -2147483648
c    mux_3_53[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din416[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din417[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din418[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din419[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din420[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din421[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din422[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din423[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din448[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din449[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din450[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din451[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din452[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din453[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din454[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din455[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din456[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din457[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din458[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din459[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din460[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din461[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din462[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din463[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din464[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din465[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din466[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din467[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din468[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din469[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din470[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din471[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din472[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din473[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din474[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din475[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din476[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din477[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din478[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din479[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_31[13]        dout[13]      14600      14600 -2147483648 -2147483648
c      din480[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din481[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din482[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din483[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din484[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din485[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din486[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din487[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din492[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din493[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din494[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din495[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din490[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din491[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din488[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din489[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din832[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din833[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din834[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din835[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din836[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din837[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din838[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din839[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din840[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din841[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din842[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din843[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din844[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din845[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din846[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din847[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din848[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din849[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din850[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din851[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din852[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din853[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din854[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din855[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din856[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din857[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din858[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din859[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din860[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din861[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din862[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din863[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din864[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din865[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din866[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din867[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din868[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din869[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din870[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din871[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din876[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din877[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din878[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din879[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din874[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din875[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din872[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din873[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din944[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din945[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din946[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din947[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din948[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din949[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din950[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din951[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din952[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din953[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din954[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din955[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din956[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din957[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din958[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din959[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1008[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1009[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1010[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1011[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1012[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1013[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1014[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1015[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1016[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1017[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1018[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1019[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1020[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1021[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1022[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1023[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din320[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din321[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din322[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din323[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din324[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din325[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din326[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din327[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din328[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din329[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din330[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din331[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din332[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din333[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din334[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din335[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din336[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din337[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din338[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din339[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din340[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din341[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din342[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din343[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din344[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din345[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din346[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din347[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din348[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din349[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din350[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din351[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_23[13]        dout[13]      14600      14600 -2147483648 -2147483648
c      din352[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din353[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din354[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din355[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din356[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din357[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din358[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din359[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din364[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din365[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din366[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din367[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din362[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din363[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din360[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din361[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din960[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din961[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din962[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din963[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din964[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din965[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din966[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din967[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din968[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din969[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din970[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din971[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din972[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din973[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din974[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din975[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din976[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din977[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din978[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din979[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din980[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din981[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din982[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din983[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din984[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din985[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din986[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din987[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din988[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din989[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din990[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din991[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din992[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din993[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din994[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din995[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din996[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din997[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din998[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din999[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1004[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1005[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1006[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1007[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1002[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1003[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1000[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1001[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din896[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din897[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din898[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din899[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din900[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din901[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din902[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din903[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din904[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din905[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din906[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din907[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din908[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din909[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din910[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din911[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din912[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din913[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din914[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din915[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din916[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din917[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din918[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din919[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din920[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din921[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din922[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din923[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din924[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din925[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din926[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din927[13]        dout[13]      21200      21200 -2147483648 -2147483648
c   mux_3_117[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din928[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din929[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din930[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din931[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din932[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din933[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din934[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din935[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din768[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din769[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din770[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din771[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din772[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din773[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din774[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din775[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din776[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din777[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din778[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din779[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din780[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din781[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din782[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din783[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din784[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din785[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din786[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din787[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din788[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din789[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din790[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din791[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din792[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din793[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din794[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din795[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din796[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din797[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din798[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din799[13]        dout[13]      21200      21200 -2147483648 -2147483648
c   mux_3_101[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din800[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din801[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din802[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din803[13]        dout[13]      21200      21200 -2147483648 -2147483648
c   mux_1_402[13]        dout[13]      19550      19550 -2147483648 -2147483648
c   mux_1_403[13]        dout[13]      19550      19550 -2147483648 -2147483648
c      din512[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din513[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din514[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din515[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din516[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din517[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din518[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din519[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din520[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din521[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din522[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din523[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din524[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din525[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din526[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din527[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din528[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din529[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din530[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din531[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din532[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din533[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din534[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din535[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din536[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din537[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din538[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din539[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din540[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din541[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din542[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din543[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_35[13]        dout[13]      14600      14600 -2147483648 -2147483648
c    mux_3_69[13]        dout[13]      16250      16250 -2147483648 -2147483648
c   mux_2_137[13]        dout[13]      17900      17900 -2147483648 -2147483648
c   mux_1_273[13]        dout[13]      19550      19550 -2147483648 -2147483648
c      din544[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din545[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1072[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1073[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1074[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1075[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1076[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1077[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1078[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1079[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1080[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1081[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1082[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1083[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1084[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1085[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1086[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1087[13]        dout[13]      17900      17900 -2147483648 -2147483648
c      din128[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din129[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din130[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din131[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din132[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din133[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din134[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din135[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din136[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din137[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din138[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din139[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din140[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din141[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din142[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din143[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din144[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din145[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din146[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din147[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din148[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din149[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din150[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din151[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din152[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din153[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din154[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din155[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din156[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din157[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din158[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din159[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_11[13]        dout[13]      14600      14600 -2147483648 -2147483648
c    mux_3_21[13]        dout[13]      16250      16250 -2147483648 -2147483648
c      din160[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din161[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din162[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din163[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din164[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din165[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din166[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din167[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din192[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din193[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din194[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din195[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din196[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din197[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din198[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din199[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din200[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din201[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din202[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din203[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din204[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din205[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din206[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din207[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din208[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din209[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din210[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din211[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din212[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din213[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din214[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din215[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din216[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din217[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din218[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din219[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din220[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din221[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din222[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din223[13]        dout[13]      21200      21200 -2147483648 -2147483648
c    mux_4_15[13]        dout[13]      14600      14600 -2147483648 -2147483648
c      din224[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din225[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din226[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din227[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din228[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din229[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din230[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din231[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din236[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din237[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din238[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din239[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din234[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din235[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din232[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din233[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1136[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1137[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1138[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1139[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1140[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1141[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1142[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1143[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1144[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1145[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1146[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1147[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1148[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1149[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1150[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1151[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1088[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1089[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1090[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1091[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1092[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1093[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1094[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1095[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1096[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1097[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1098[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1099[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1100[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1101[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1102[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1103[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1104[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1105[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1106[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1107[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1108[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1109[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1110[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1111[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1112[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1113[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1114[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1115[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1116[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1117[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1118[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1119[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1120[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1121[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1122[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1123[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1124[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1125[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1126[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1127[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1132[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1133[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1134[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1135[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1130[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1131[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1128[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1129[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1200[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1201[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1202[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1203[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1204[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1205[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1206[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1207[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1208[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1209[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1210[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1211[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1212[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1213[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1214[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1215[13]        dout[13]      17900      17900 -2147483648 -2147483648
c       din64[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din65[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din66[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din67[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din68[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din69[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din70[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din71[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din72[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din73[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din74[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din75[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din76[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din77[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din78[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din79[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din80[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din81[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din82[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din83[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din84[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din85[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din86[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din87[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din88[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din89[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din90[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din91[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din92[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din93[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din94[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din95[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     mux_4_7[13]        dout[13]      14600      14600 -2147483648 -2147483648
c       din96[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din97[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din98[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din99[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din100[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din101[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din102[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din103[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din108[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din109[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din110[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din111[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din106[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din107[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din104[13]        dout[13]      21200      21200 -2147483648 -2147483648
c      din105[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     din1264[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1265[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1266[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1267[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1268[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1269[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1270[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1271[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1272[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1273[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1274[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1275[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1276[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1277[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1278[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1279[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1216[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1217[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1218[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1219[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1220[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1221[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1222[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1223[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1224[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1225[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1226[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1227[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1228[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1229[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1230[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1231[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1232[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1233[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1234[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1235[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1236[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1237[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1238[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1239[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1240[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1241[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1242[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1243[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1244[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1245[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1246[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1247[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1248[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1249[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1250[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1251[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1252[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1253[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1254[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1255[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1260[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1261[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1262[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1263[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1258[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1259[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1256[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1257[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1152[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1153[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1154[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1155[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1156[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1157[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1158[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1159[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1160[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1161[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1162[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1163[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1164[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1165[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1166[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1167[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1168[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1169[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1170[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1171[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1172[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1173[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1174[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1175[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1176[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1177[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1178[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1179[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1180[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1181[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1182[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1183[13]        dout[13]      17900      17900 -2147483648 -2147483648
c   mux_3_149[13]        dout[13]      12950      12950 -2147483648 -2147483648
c     din1184[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1185[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1186[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1187[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1188[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1189[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1190[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1191[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1024[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1025[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1026[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1027[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1028[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1029[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1030[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1031[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1032[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1033[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1034[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1035[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1036[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1037[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1038[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1039[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1040[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1041[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1042[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1043[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1044[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1045[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1046[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1047[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1048[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1049[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1050[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1051[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1052[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1053[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1054[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1055[13]        dout[13]      17900      17900 -2147483648 -2147483648
c   mux_3_133[13]        dout[13]      12950      12950 -2147483648 -2147483648
c     din1056[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1057[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1058[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     din1059[13]        dout[13]      17900      17900 -2147483648 -2147483648
c   mux_1_530[13]        dout[13]      16250      16250 -2147483648 -2147483648
c   mux_1_531[13]        dout[13]      16250      16250 -2147483648 -2147483648
c        din0[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din1[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din2[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din3[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din4[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din5[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din6[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din7[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din8[13]        dout[13]      21200      21200 -2147483648 -2147483648
c        din9[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din10[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din11[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din12[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din13[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din14[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din15[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din16[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din17[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din18[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din19[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din20[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din21[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din22[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din23[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din24[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din25[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din26[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din27[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din28[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din29[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din30[13]        dout[13]      21200      21200 -2147483648 -2147483648
c       din31[13]        dout[13]      21200      21200 -2147483648 -2147483648
c     mux_4_3[13]        dout[13]      14600      14600 -2147483648 -2147483648
c     mux_3_5[13]        dout[13]      16250      16250 -2147483648 -2147483648
c     mux_2_8[13]        dout[13]      17900      17900 -2147483648 -2147483648
c     mux_2_9[13]        dout[13]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[13]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[13]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[13]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[13]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[13]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[13]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[13]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[13]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[13]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[13]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[13]       4850       4850 -2147483648 -2147483648
c      din576[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din577[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din578[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din579[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din580[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din581[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din582[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din583[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din584[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din585[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din586[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din587[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din588[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din589[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din590[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din591[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din592[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din593[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din594[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din595[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din596[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din597[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din598[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din599[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din600[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din601[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din602[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din603[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din604[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din605[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din606[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din607[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_39[14]        dout[14]      14600      14600 -2147483648 -2147483648
c      din608[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din609[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din610[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din611[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din612[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din613[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din614[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din615[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din620[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din621[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din622[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din623[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din618[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din619[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din616[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din617[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din704[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din705[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din706[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din707[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din708[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din709[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din710[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din711[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din712[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din713[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din714[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din715[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din716[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din717[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din718[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din719[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din720[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din721[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din722[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din723[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din724[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din725[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din726[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din727[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din728[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din729[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din730[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din731[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din732[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din733[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din734[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din735[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_47[14]        dout[14]      14600      14600 -2147483648 -2147483648
c      din736[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din737[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din738[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din739[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din740[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din741[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din742[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din743[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din748[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din749[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din750[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din751[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din746[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din747[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din744[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din745[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din640[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din641[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din642[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din643[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din644[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din645[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din646[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din647[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din648[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din649[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din650[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din651[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din652[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din653[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din654[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din655[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din656[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din657[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din658[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din659[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din660[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din661[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din662[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din663[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din664[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din665[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din666[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din667[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din668[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din669[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din670[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din671[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_43[14]        dout[14]      14600      14600 -2147483648 -2147483648
c    mux_3_85[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din672[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din673[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din674[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din675[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din676[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din677[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din678[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din679[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din816[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din817[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din818[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din819[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din820[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din821[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din822[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din823[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din824[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din825[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din826[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din827[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din828[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din829[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din830[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din831[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din880[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din881[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din882[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din883[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din884[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din885[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din886[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din887[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din888[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din889[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din890[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din891[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din892[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din893[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din894[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din895[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din256[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din257[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din258[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din259[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din260[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din261[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din262[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din263[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din264[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din265[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din266[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din267[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din268[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din269[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din270[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din271[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din272[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din273[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din274[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din275[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din276[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din277[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din278[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din279[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din280[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din281[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din282[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din283[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din284[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din285[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din286[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din287[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_19[14]        dout[14]      14600      14600 -2147483648 -2147483648
c    mux_3_37[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din288[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din289[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din290[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din291[14]        dout[14]      21200      21200 -2147483648 -2147483648
c   mux_1_146[14]        dout[14]      19550      19550 -2147483648 -2147483648
c   mux_1_147[14]        dout[14]      19550      19550 -2147483648 -2147483648
c      din384[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din385[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din386[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din387[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din388[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din389[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din390[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din391[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din392[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din393[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din394[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din395[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din396[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din397[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din398[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din399[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din400[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din401[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din402[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din403[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din404[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din405[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din406[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din407[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din408[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din409[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din410[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din411[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din412[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din413[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din414[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din415[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_27[14]        dout[14]      14600      14600 -2147483648 -2147483648
c    mux_3_53[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din416[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din417[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din418[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din419[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din420[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din421[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din422[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din423[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din448[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din449[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din450[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din451[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din452[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din453[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din454[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din455[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din456[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din457[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din458[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din459[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din460[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din461[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din462[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din463[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din464[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din465[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din466[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din467[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din468[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din469[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din470[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din471[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din472[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din473[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din474[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din475[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din476[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din477[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din478[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din479[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_31[14]        dout[14]      14600      14600 -2147483648 -2147483648
c      din480[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din481[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din482[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din483[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din484[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din485[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din486[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din487[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din492[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din493[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din494[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din495[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din490[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din491[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din488[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din489[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din832[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din833[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din834[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din835[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din836[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din837[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din838[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din839[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din840[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din841[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din842[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din843[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din844[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din845[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din846[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din847[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din848[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din849[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din850[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din851[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din852[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din853[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din854[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din855[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din856[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din857[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din858[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din859[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din860[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din861[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din862[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din863[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din864[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din865[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din866[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din867[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din868[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din869[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din870[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din871[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din876[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din877[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din878[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din879[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din874[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din875[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din872[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din873[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din944[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din945[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din946[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din947[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din948[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din949[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din950[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din951[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din952[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din953[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din954[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din955[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din956[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din957[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din958[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din959[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1008[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1009[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1010[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1011[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1012[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1013[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1014[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1015[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1016[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1017[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1018[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1019[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1020[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1021[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1022[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1023[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din320[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din321[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din322[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din323[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din324[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din325[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din326[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din327[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din328[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din329[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din330[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din331[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din332[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din333[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din334[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din335[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din336[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din337[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din338[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din339[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din340[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din341[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din342[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din343[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din344[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din345[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din346[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din347[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din348[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din349[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din350[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din351[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_23[14]        dout[14]      14600      14600 -2147483648 -2147483648
c      din352[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din353[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din354[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din355[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din356[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din357[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din358[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din359[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din364[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din365[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din366[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din367[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din362[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din363[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din360[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din361[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din960[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din961[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din962[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din963[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din964[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din965[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din966[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din967[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din968[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din969[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din970[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din971[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din972[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din973[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din974[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din975[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din976[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din977[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din978[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din979[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din980[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din981[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din982[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din983[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din984[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din985[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din986[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din987[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din988[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din989[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din990[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din991[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din992[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din993[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din994[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din995[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din996[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din997[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din998[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din999[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1004[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1005[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1006[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1007[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1002[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1003[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1000[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1001[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din896[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din897[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din898[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din899[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din900[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din901[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din902[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din903[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din904[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din905[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din906[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din907[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din908[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din909[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din910[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din911[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din912[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din913[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din914[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din915[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din916[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din917[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din918[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din919[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din920[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din921[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din922[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din923[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din924[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din925[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din926[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din927[14]        dout[14]      21200      21200 -2147483648 -2147483648
c   mux_3_117[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din928[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din929[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din930[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din931[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din932[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din933[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din934[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din935[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din768[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din769[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din770[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din771[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din772[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din773[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din774[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din775[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din776[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din777[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din778[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din779[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din780[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din781[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din782[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din783[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din784[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din785[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din786[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din787[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din788[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din789[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din790[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din791[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din792[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din793[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din794[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din795[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din796[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din797[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din798[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din799[14]        dout[14]      21200      21200 -2147483648 -2147483648
c   mux_3_101[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din800[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din801[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din802[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din803[14]        dout[14]      21200      21200 -2147483648 -2147483648
c   mux_1_402[14]        dout[14]      19550      19550 -2147483648 -2147483648
c   mux_1_403[14]        dout[14]      19550      19550 -2147483648 -2147483648
c      din512[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din513[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din514[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din515[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din516[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din517[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din518[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din519[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din520[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din521[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din522[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din523[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din524[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din525[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din526[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din527[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din528[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din529[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din530[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din531[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din532[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din533[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din534[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din535[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din536[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din537[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din538[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din539[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din540[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din541[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din542[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din543[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_35[14]        dout[14]      14600      14600 -2147483648 -2147483648
c    mux_3_69[14]        dout[14]      16250      16250 -2147483648 -2147483648
c   mux_2_137[14]        dout[14]      17900      17900 -2147483648 -2147483648
c   mux_1_273[14]        dout[14]      19550      19550 -2147483648 -2147483648
c      din544[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din545[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1072[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1073[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1074[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1075[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1076[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1077[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1078[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1079[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1080[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1081[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1082[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1083[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1084[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1085[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1086[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1087[14]        dout[14]      17900      17900 -2147483648 -2147483648
c      din128[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din129[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din130[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din131[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din132[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din133[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din134[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din135[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din136[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din137[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din138[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din139[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din140[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din141[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din142[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din143[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din144[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din145[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din146[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din147[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din148[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din149[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din150[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din151[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din152[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din153[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din154[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din155[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din156[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din157[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din158[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din159[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_11[14]        dout[14]      14600      14600 -2147483648 -2147483648
c    mux_3_21[14]        dout[14]      16250      16250 -2147483648 -2147483648
c      din160[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din161[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din162[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din163[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din164[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din165[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din166[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din167[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din192[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din193[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din194[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din195[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din196[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din197[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din198[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din199[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din200[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din201[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din202[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din203[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din204[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din205[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din206[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din207[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din208[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din209[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din210[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din211[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din212[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din213[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din214[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din215[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din216[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din217[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din218[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din219[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din220[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din221[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din222[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din223[14]        dout[14]      21200      21200 -2147483648 -2147483648
c    mux_4_15[14]        dout[14]      14600      14600 -2147483648 -2147483648
c      din224[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din225[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din226[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din227[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din228[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din229[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din230[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din231[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din236[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din237[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din238[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din239[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din234[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din235[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din232[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din233[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1136[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1137[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1138[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1139[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1140[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1141[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1142[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1143[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1144[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1145[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1146[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1147[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1148[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1149[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1150[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1151[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1088[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1089[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1090[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1091[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1092[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1093[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1094[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1095[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1096[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1097[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1098[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1099[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1100[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1101[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1102[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1103[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1104[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1105[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1106[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1107[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1108[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1109[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1110[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1111[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1112[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1113[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1114[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1115[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1116[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1117[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1118[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1119[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1120[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1121[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1122[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1123[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1124[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1125[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1126[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1127[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1132[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1133[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1134[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1135[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1130[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1131[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1128[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1129[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1200[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1201[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1202[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1203[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1204[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1205[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1206[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1207[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1208[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1209[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1210[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1211[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1212[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1213[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1214[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1215[14]        dout[14]      17900      17900 -2147483648 -2147483648
c       din64[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din65[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din66[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din67[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din68[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din69[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din70[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din71[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din72[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din73[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din74[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din75[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din76[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din77[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din78[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din79[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din80[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din81[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din82[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din83[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din84[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din85[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din86[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din87[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din88[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din89[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din90[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din91[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din92[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din93[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din94[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din95[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     mux_4_7[14]        dout[14]      14600      14600 -2147483648 -2147483648
c       din96[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din97[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din98[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din99[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din100[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din101[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din102[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din103[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din108[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din109[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din110[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din111[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din106[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din107[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din104[14]        dout[14]      21200      21200 -2147483648 -2147483648
c      din105[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     din1264[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1265[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1266[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1267[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1268[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1269[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1270[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1271[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1272[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1273[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1274[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1275[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1276[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1277[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1278[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1279[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1216[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1217[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1218[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1219[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1220[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1221[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1222[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1223[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1224[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1225[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1226[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1227[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1228[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1229[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1230[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1231[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1232[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1233[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1234[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1235[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1236[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1237[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1238[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1239[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1240[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1241[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1242[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1243[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1244[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1245[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1246[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1247[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1248[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1249[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1250[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1251[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1252[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1253[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1254[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1255[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1260[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1261[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1262[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1263[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1258[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1259[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1256[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1257[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1152[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1153[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1154[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1155[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1156[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1157[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1158[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1159[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1160[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1161[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1162[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1163[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1164[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1165[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1166[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1167[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1168[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1169[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1170[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1171[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1172[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1173[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1174[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1175[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1176[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1177[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1178[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1179[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1180[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1181[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1182[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1183[14]        dout[14]      17900      17900 -2147483648 -2147483648
c   mux_3_149[14]        dout[14]      12950      12950 -2147483648 -2147483648
c     din1184[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1185[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1186[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1187[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1188[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1189[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1190[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1191[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1024[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1025[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1026[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1027[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1028[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1029[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1030[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1031[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1032[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1033[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1034[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1035[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1036[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1037[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1038[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1039[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1040[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1041[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1042[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1043[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1044[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1045[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1046[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1047[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1048[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1049[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1050[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1051[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1052[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1053[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1054[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1055[14]        dout[14]      17900      17900 -2147483648 -2147483648
c   mux_3_133[14]        dout[14]      12950      12950 -2147483648 -2147483648
c     din1056[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1057[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1058[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     din1059[14]        dout[14]      17900      17900 -2147483648 -2147483648
c   mux_1_530[14]        dout[14]      16250      16250 -2147483648 -2147483648
c   mux_1_531[14]        dout[14]      16250      16250 -2147483648 -2147483648
c        din0[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din1[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din2[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din3[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din4[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din5[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din6[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din7[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din8[14]        dout[14]      21200      21200 -2147483648 -2147483648
c        din9[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din10[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din11[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din12[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din13[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din14[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din15[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din16[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din17[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din18[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din19[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din20[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din21[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din22[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din23[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din24[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din25[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din26[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din27[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din28[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din29[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din30[14]        dout[14]      21200      21200 -2147483648 -2147483648
c       din31[14]        dout[14]      21200      21200 -2147483648 -2147483648
c     mux_4_3[14]        dout[14]      14600      14600 -2147483648 -2147483648
c     mux_3_5[14]        dout[14]      16250      16250 -2147483648 -2147483648
c     mux_2_8[14]        dout[14]      17900      17900 -2147483648 -2147483648
c     mux_2_9[14]        dout[14]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[14]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[14]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[14]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[14]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[14]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[14]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[14]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[14]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[14]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[14]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[14]       4850       4850 -2147483648 -2147483648
c      din576[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din577[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din578[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din579[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din580[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din581[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din582[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din583[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din584[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din585[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din586[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din587[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din588[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din589[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din590[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din591[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din592[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din593[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din594[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din595[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din596[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din597[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din598[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din599[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din600[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din601[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din602[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din603[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din604[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din605[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din606[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din607[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_39[15]        dout[15]      14600      14600 -2147483648 -2147483648
c      din608[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din609[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din610[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din611[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din612[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din613[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din614[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din615[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din620[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din621[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din622[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din623[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din618[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din619[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din616[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din617[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din704[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din705[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din706[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din707[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din708[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din709[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din710[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din711[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din712[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din713[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din714[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din715[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din716[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din717[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din718[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din719[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din720[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din721[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din722[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din723[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din724[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din725[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din726[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din727[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din728[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din729[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din730[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din731[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din732[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din733[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din734[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din735[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_47[15]        dout[15]      14600      14600 -2147483648 -2147483648
c      din736[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din737[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din738[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din739[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din740[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din741[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din742[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din743[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din748[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din749[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din750[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din751[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din746[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din747[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din744[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din745[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din640[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din641[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din642[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din643[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din644[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din645[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din646[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din647[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din648[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din649[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din650[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din651[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din652[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din653[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din654[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din655[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din656[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din657[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din658[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din659[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din660[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din661[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din662[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din663[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din664[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din665[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din666[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din667[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din668[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din669[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din670[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din671[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_43[15]        dout[15]      14600      14600 -2147483648 -2147483648
c    mux_3_85[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din672[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din673[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din674[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din675[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din676[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din677[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din678[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din679[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din816[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din817[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din818[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din819[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din820[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din821[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din822[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din823[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din824[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din825[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din826[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din827[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din828[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din829[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din830[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din831[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din880[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din881[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din882[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din883[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din884[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din885[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din886[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din887[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din888[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din889[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din890[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din891[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din892[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din893[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din894[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din895[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din256[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din257[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din258[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din259[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din260[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din261[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din262[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din263[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din264[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din265[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din266[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din267[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din268[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din269[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din270[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din271[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din272[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din273[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din274[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din275[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din276[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din277[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din278[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din279[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din280[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din281[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din282[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din283[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din284[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din285[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din286[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din287[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_19[15]        dout[15]      14600      14600 -2147483648 -2147483648
c    mux_3_37[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din288[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din289[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din290[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din291[15]        dout[15]      21200      21200 -2147483648 -2147483648
c   mux_1_146[15]        dout[15]      19550      19550 -2147483648 -2147483648
c   mux_1_147[15]        dout[15]      19550      19550 -2147483648 -2147483648
c      din384[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din385[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din386[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din387[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din388[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din389[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din390[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din391[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din392[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din393[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din394[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din395[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din396[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din397[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din398[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din399[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din400[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din401[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din402[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din403[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din404[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din405[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din406[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din407[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din408[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din409[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din410[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din411[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din412[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din413[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din414[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din415[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_27[15]        dout[15]      14600      14600 -2147483648 -2147483648
c    mux_3_53[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din416[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din417[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din418[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din419[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din420[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din421[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din422[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din423[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din448[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din449[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din450[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din451[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din452[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din453[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din454[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din455[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din456[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din457[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din458[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din459[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din460[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din461[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din462[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din463[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din464[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din465[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din466[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din467[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din468[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din469[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din470[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din471[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din472[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din473[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din474[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din475[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din476[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din477[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din478[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din479[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_31[15]        dout[15]      14600      14600 -2147483648 -2147483648
c      din480[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din481[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din482[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din483[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din484[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din485[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din486[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din487[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din492[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din493[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din494[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din495[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din490[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din491[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din488[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din489[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din832[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din833[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din834[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din835[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din836[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din837[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din838[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din839[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din840[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din841[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din842[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din843[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din844[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din845[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din846[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din847[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din848[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din849[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din850[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din851[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din852[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din853[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din854[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din855[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din856[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din857[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din858[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din859[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din860[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din861[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din862[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din863[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din864[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din865[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din866[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din867[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din868[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din869[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din870[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din871[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din876[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din877[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din878[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din879[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din874[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din875[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din872[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din873[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din944[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din945[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din946[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din947[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din948[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din949[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din950[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din951[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din952[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din953[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din954[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din955[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din956[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din957[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din958[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din959[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1008[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1009[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1010[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1011[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1012[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1013[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1014[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1015[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1016[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1017[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1018[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1019[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1020[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1021[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1022[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1023[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din320[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din321[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din322[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din323[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din324[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din325[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din326[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din327[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din328[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din329[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din330[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din331[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din332[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din333[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din334[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din335[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din336[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din337[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din338[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din339[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din340[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din341[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din342[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din343[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din344[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din345[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din346[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din347[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din348[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din349[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din350[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din351[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_23[15]        dout[15]      14600      14600 -2147483648 -2147483648
c      din352[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din353[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din354[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din355[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din356[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din357[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din358[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din359[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din364[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din365[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din366[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din367[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din362[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din363[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din360[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din361[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din960[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din961[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din962[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din963[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din964[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din965[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din966[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din967[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din968[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din969[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din970[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din971[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din972[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din973[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din974[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din975[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din976[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din977[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din978[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din979[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din980[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din981[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din982[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din983[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din984[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din985[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din986[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din987[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din988[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din989[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din990[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din991[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din992[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din993[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din994[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din995[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din996[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din997[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din998[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din999[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1004[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1005[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1006[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1007[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1002[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1003[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1000[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1001[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din896[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din897[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din898[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din899[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din900[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din901[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din902[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din903[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din904[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din905[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din906[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din907[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din908[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din909[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din910[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din911[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din912[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din913[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din914[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din915[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din916[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din917[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din918[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din919[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din920[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din921[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din922[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din923[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din924[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din925[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din926[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din927[15]        dout[15]      21200      21200 -2147483648 -2147483648
c   mux_3_117[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din928[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din929[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din930[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din931[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din932[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din933[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din934[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din935[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din768[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din769[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din770[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din771[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din772[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din773[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din774[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din775[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din776[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din777[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din778[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din779[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din780[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din781[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din782[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din783[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din784[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din785[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din786[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din787[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din788[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din789[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din790[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din791[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din792[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din793[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din794[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din795[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din796[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din797[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din798[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din799[15]        dout[15]      21200      21200 -2147483648 -2147483648
c   mux_3_101[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din800[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din801[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din802[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din803[15]        dout[15]      21200      21200 -2147483648 -2147483648
c   mux_1_402[15]        dout[15]      19550      19550 -2147483648 -2147483648
c   mux_1_403[15]        dout[15]      19550      19550 -2147483648 -2147483648
c      din512[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din513[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din514[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din515[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din516[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din517[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din518[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din519[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din520[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din521[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din522[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din523[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din524[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din525[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din526[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din527[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din528[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din529[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din530[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din531[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din532[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din533[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din534[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din535[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din536[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din537[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din538[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din539[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din540[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din541[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din542[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din543[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_35[15]        dout[15]      14600      14600 -2147483648 -2147483648
c    mux_3_69[15]        dout[15]      16250      16250 -2147483648 -2147483648
c   mux_2_137[15]        dout[15]      17900      17900 -2147483648 -2147483648
c   mux_1_273[15]        dout[15]      19550      19550 -2147483648 -2147483648
c      din544[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din545[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1072[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1073[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1074[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1075[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1076[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1077[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1078[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1079[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1080[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1081[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1082[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1083[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1084[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1085[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1086[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1087[15]        dout[15]      17900      17900 -2147483648 -2147483648
c      din128[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din129[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din130[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din131[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din132[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din133[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din134[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din135[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din136[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din137[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din138[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din139[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din140[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din141[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din142[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din143[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din144[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din145[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din146[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din147[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din148[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din149[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din150[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din151[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din152[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din153[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din154[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din155[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din156[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din157[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din158[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din159[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_11[15]        dout[15]      14600      14600 -2147483648 -2147483648
c    mux_3_21[15]        dout[15]      16250      16250 -2147483648 -2147483648
c      din160[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din161[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din162[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din163[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din164[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din165[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din166[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din167[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din192[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din193[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din194[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din195[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din196[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din197[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din198[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din199[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din200[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din201[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din202[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din203[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din204[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din205[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din206[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din207[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din208[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din209[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din210[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din211[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din212[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din213[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din214[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din215[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din216[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din217[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din218[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din219[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din220[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din221[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din222[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din223[15]        dout[15]      21200      21200 -2147483648 -2147483648
c    mux_4_15[15]        dout[15]      14600      14600 -2147483648 -2147483648
c      din224[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din225[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din226[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din227[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din228[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din229[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din230[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din231[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din236[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din237[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din238[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din239[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din234[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din235[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din232[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din233[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1136[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1137[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1138[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1139[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1140[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1141[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1142[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1143[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1144[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1145[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1146[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1147[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1148[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1149[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1150[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1151[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1088[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1089[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1090[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1091[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1092[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1093[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1094[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1095[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1096[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1097[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1098[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1099[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1100[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1101[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1102[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1103[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1104[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1105[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1106[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1107[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1108[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1109[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1110[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1111[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1112[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1113[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1114[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1115[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1116[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1117[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1118[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1119[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1120[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1121[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1122[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1123[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1124[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1125[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1126[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1127[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1132[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1133[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1134[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1135[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1130[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1131[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1128[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1129[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1200[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1201[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1202[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1203[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1204[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1205[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1206[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1207[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1208[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1209[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1210[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1211[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1212[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1213[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1214[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1215[15]        dout[15]      17900      17900 -2147483648 -2147483648
c       din64[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din65[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din66[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din67[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din68[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din69[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din70[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din71[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din72[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din73[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din74[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din75[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din76[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din77[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din78[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din79[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din80[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din81[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din82[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din83[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din84[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din85[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din86[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din87[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din88[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din89[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din90[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din91[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din92[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din93[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din94[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din95[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     mux_4_7[15]        dout[15]      14600      14600 -2147483648 -2147483648
c       din96[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din97[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din98[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din99[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din100[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din101[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din102[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din103[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din108[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din109[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din110[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din111[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din106[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din107[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din104[15]        dout[15]      21200      21200 -2147483648 -2147483648
c      din105[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     din1264[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1265[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1266[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1267[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1268[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1269[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1270[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1271[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1272[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1273[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1274[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1275[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1276[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1277[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1278[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1279[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1216[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1217[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1218[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1219[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1220[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1221[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1222[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1223[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1224[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1225[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1226[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1227[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1228[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1229[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1230[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1231[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1232[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1233[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1234[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1235[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1236[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1237[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1238[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1239[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1240[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1241[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1242[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1243[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1244[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1245[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1246[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1247[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1248[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1249[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1250[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1251[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1252[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1253[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1254[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1255[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1260[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1261[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1262[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1263[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1258[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1259[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1256[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1257[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1152[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1153[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1154[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1155[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1156[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1157[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1158[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1159[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1160[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1161[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1162[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1163[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1164[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1165[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1166[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1167[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1168[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1169[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1170[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1171[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1172[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1173[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1174[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1175[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1176[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1177[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1178[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1179[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1180[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1181[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1182[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1183[15]        dout[15]      17900      17900 -2147483648 -2147483648
c   mux_3_149[15]        dout[15]      12950      12950 -2147483648 -2147483648
c     din1184[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1185[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1186[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1187[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1188[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1189[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1190[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1191[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1024[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1025[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1026[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1027[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1028[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1029[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1030[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1031[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1032[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1033[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1034[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1035[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1036[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1037[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1038[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1039[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1040[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1041[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1042[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1043[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1044[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1045[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1046[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1047[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1048[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1049[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1050[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1051[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1052[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1053[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1054[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1055[15]        dout[15]      17900      17900 -2147483648 -2147483648
c   mux_3_133[15]        dout[15]      12950      12950 -2147483648 -2147483648
c     din1056[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1057[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1058[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     din1059[15]        dout[15]      17900      17900 -2147483648 -2147483648
c   mux_1_530[15]        dout[15]      16250      16250 -2147483648 -2147483648
c   mux_1_531[15]        dout[15]      16250      16250 -2147483648 -2147483648
c        din0[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din1[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din2[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din3[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din4[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din5[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din6[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din7[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din8[15]        dout[15]      21200      21200 -2147483648 -2147483648
c        din9[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din10[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din11[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din12[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din13[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din14[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din15[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din16[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din17[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din18[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din19[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din20[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din21[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din22[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din23[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din24[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din25[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din26[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din27[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din28[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din29[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din30[15]        dout[15]      21200      21200 -2147483648 -2147483648
c       din31[15]        dout[15]      21200      21200 -2147483648 -2147483648
c     mux_4_3[15]        dout[15]      14600      14600 -2147483648 -2147483648
c     mux_3_5[15]        dout[15]      16250      16250 -2147483648 -2147483648
c     mux_2_8[15]        dout[15]      17900      17900 -2147483648 -2147483648
c     mux_2_9[15]        dout[15]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[15]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[15]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[15]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[15]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[15]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[15]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[15]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[15]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[15]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[15]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[15]       4850       4850 -2147483648 -2147483648
c      din576[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din577[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din578[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din579[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din580[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din581[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din582[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din583[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din584[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din585[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din586[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din587[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din588[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din589[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din590[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din591[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din592[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din593[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din594[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din595[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din596[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din597[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din598[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din599[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din600[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din601[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din602[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din603[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din604[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din605[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din606[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din607[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_39[16]        dout[16]      14600      14600 -2147483648 -2147483648
c      din608[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din609[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din610[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din611[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din612[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din613[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din614[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din615[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din620[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din621[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din622[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din623[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din618[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din619[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din616[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din617[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din704[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din705[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din706[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din707[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din708[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din709[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din710[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din711[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din712[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din713[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din714[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din715[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din716[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din717[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din718[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din719[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din720[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din721[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din722[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din723[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din724[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din725[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din726[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din727[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din728[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din729[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din730[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din731[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din732[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din733[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din734[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din735[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_47[16]        dout[16]      14600      14600 -2147483648 -2147483648
c      din736[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din737[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din738[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din739[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din740[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din741[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din742[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din743[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din748[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din749[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din750[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din751[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din746[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din747[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din744[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din745[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din640[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din641[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din642[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din643[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din644[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din645[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din646[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din647[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din648[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din649[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din650[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din651[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din652[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din653[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din654[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din655[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din656[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din657[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din658[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din659[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din660[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din661[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din662[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din663[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din664[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din665[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din666[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din667[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din668[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din669[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din670[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din671[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_43[16]        dout[16]      14600      14600 -2147483648 -2147483648
c    mux_3_85[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din672[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din673[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din674[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din675[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din676[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din677[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din678[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din679[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din816[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din817[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din818[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din819[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din820[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din821[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din822[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din823[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din824[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din825[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din826[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din827[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din828[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din829[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din830[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din831[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din880[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din881[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din882[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din883[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din884[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din885[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din886[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din887[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din888[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din889[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din890[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din891[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din892[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din893[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din894[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din895[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din256[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din257[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din258[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din259[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din260[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din261[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din262[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din263[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din264[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din265[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din266[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din267[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din268[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din269[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din270[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din271[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din272[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din273[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din274[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din275[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din276[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din277[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din278[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din279[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din280[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din281[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din282[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din283[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din284[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din285[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din286[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din287[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_19[16]        dout[16]      14600      14600 -2147483648 -2147483648
c    mux_3_37[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din288[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din289[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din290[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din291[16]        dout[16]      21200      21200 -2147483648 -2147483648
c   mux_1_146[16]        dout[16]      19550      19550 -2147483648 -2147483648
c   mux_1_147[16]        dout[16]      19550      19550 -2147483648 -2147483648
c      din384[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din385[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din386[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din387[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din388[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din389[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din390[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din391[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din392[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din393[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din394[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din395[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din396[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din397[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din398[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din399[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din400[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din401[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din402[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din403[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din404[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din405[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din406[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din407[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din408[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din409[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din410[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din411[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din412[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din413[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din414[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din415[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_27[16]        dout[16]      14600      14600 -2147483648 -2147483648
c    mux_3_53[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din416[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din417[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din418[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din419[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din420[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din421[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din422[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din423[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din448[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din449[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din450[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din451[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din452[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din453[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din454[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din455[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din456[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din457[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din458[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din459[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din460[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din461[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din462[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din463[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din464[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din465[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din466[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din467[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din468[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din469[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din470[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din471[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din472[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din473[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din474[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din475[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din476[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din477[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din478[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din479[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_31[16]        dout[16]      14600      14600 -2147483648 -2147483648
c      din480[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din481[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din482[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din483[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din484[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din485[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din486[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din487[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din492[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din493[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din494[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din495[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din490[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din491[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din488[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din489[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din832[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din833[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din834[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din835[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din836[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din837[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din838[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din839[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din840[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din841[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din842[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din843[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din844[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din845[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din846[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din847[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din848[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din849[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din850[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din851[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din852[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din853[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din854[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din855[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din856[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din857[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din858[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din859[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din860[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din861[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din862[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din863[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din864[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din865[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din866[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din867[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din868[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din869[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din870[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din871[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din876[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din877[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din878[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din879[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din874[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din875[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din872[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din873[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din944[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din945[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din946[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din947[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din948[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din949[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din950[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din951[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din952[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din953[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din954[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din955[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din956[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din957[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din958[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din959[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1008[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1009[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1010[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1011[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1012[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1013[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1014[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1015[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1016[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1017[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1018[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1019[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1020[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1021[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1022[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1023[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din320[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din321[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din322[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din323[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din324[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din325[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din326[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din327[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din328[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din329[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din330[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din331[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din332[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din333[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din334[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din335[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din336[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din337[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din338[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din339[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din340[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din341[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din342[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din343[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din344[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din345[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din346[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din347[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din348[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din349[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din350[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din351[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_23[16]        dout[16]      14600      14600 -2147483648 -2147483648
c      din352[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din353[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din354[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din355[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din356[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din357[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din358[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din359[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din364[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din365[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din366[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din367[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din362[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din363[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din360[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din361[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din960[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din961[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din962[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din963[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din964[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din965[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din966[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din967[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din968[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din969[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din970[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din971[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din972[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din973[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din974[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din975[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din976[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din977[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din978[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din979[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din980[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din981[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din982[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din983[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din984[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din985[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din986[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din987[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din988[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din989[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din990[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din991[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din992[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din993[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din994[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din995[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din996[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din997[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din998[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din999[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1004[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1005[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1006[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1007[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1002[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1003[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1000[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1001[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din896[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din897[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din898[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din899[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din900[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din901[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din902[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din903[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din904[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din905[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din906[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din907[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din908[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din909[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din910[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din911[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din912[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din913[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din914[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din915[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din916[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din917[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din918[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din919[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din920[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din921[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din922[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din923[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din924[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din925[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din926[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din927[16]        dout[16]      21200      21200 -2147483648 -2147483648
c   mux_3_117[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din928[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din929[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din930[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din931[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din932[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din933[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din934[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din935[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din768[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din769[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din770[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din771[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din772[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din773[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din774[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din775[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din776[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din777[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din778[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din779[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din780[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din781[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din782[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din783[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din784[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din785[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din786[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din787[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din788[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din789[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din790[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din791[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din792[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din793[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din794[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din795[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din796[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din797[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din798[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din799[16]        dout[16]      21200      21200 -2147483648 -2147483648
c   mux_3_101[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din800[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din801[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din802[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din803[16]        dout[16]      21200      21200 -2147483648 -2147483648
c   mux_1_402[16]        dout[16]      19550      19550 -2147483648 -2147483648
c   mux_1_403[16]        dout[16]      19550      19550 -2147483648 -2147483648
c      din512[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din513[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din514[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din515[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din516[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din517[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din518[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din519[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din520[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din521[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din522[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din523[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din524[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din525[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din526[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din527[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din528[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din529[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din530[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din531[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din532[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din533[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din534[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din535[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din536[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din537[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din538[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din539[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din540[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din541[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din542[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din543[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_35[16]        dout[16]      14600      14600 -2147483648 -2147483648
c    mux_3_69[16]        dout[16]      16250      16250 -2147483648 -2147483648
c   mux_2_137[16]        dout[16]      17900      17900 -2147483648 -2147483648
c   mux_1_273[16]        dout[16]      19550      19550 -2147483648 -2147483648
c      din544[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din545[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1072[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1073[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1074[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1075[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1076[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1077[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1078[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1079[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1080[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1081[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1082[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1083[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1084[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1085[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1086[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1087[16]        dout[16]      17900      17900 -2147483648 -2147483648
c      din128[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din129[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din130[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din131[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din132[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din133[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din134[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din135[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din136[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din137[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din138[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din139[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din140[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din141[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din142[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din143[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din144[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din145[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din146[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din147[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din148[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din149[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din150[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din151[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din152[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din153[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din154[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din155[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din156[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din157[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din158[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din159[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_11[16]        dout[16]      14600      14600 -2147483648 -2147483648
c    mux_3_21[16]        dout[16]      16250      16250 -2147483648 -2147483648
c      din160[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din161[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din162[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din163[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din164[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din165[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din166[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din167[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din192[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din193[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din194[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din195[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din196[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din197[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din198[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din199[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din200[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din201[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din202[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din203[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din204[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din205[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din206[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din207[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din208[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din209[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din210[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din211[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din212[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din213[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din214[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din215[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din216[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din217[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din218[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din219[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din220[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din221[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din222[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din223[16]        dout[16]      21200      21200 -2147483648 -2147483648
c    mux_4_15[16]        dout[16]      14600      14600 -2147483648 -2147483648
c      din224[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din225[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din226[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din227[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din228[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din229[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din230[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din231[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din236[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din237[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din238[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din239[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din234[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din235[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din232[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din233[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1136[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1137[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1138[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1139[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1140[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1141[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1142[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1143[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1144[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1145[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1146[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1147[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1148[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1149[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1150[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1151[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1088[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1089[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1090[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1091[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1092[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1093[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1094[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1095[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1096[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1097[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1098[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1099[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1100[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1101[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1102[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1103[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1104[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1105[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1106[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1107[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1108[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1109[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1110[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1111[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1112[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1113[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1114[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1115[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1116[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1117[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1118[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1119[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1120[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1121[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1122[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1123[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1124[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1125[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1126[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1127[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1132[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1133[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1134[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1135[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1130[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1131[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1128[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1129[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1200[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1201[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1202[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1203[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1204[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1205[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1206[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1207[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1208[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1209[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1210[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1211[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1212[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1213[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1214[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1215[16]        dout[16]      17900      17900 -2147483648 -2147483648
c       din64[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din65[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din66[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din67[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din68[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din69[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din70[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din71[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din72[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din73[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din74[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din75[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din76[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din77[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din78[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din79[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din80[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din81[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din82[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din83[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din84[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din85[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din86[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din87[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din88[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din89[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din90[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din91[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din92[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din93[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din94[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din95[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     mux_4_7[16]        dout[16]      14600      14600 -2147483648 -2147483648
c       din96[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din97[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din98[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din99[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din100[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din101[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din102[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din103[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din108[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din109[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din110[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din111[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din106[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din107[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din104[16]        dout[16]      21200      21200 -2147483648 -2147483648
c      din105[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     din1264[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1265[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1266[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1267[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1268[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1269[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1270[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1271[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1272[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1273[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1274[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1275[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1276[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1277[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1278[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1279[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1216[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1217[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1218[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1219[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1220[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1221[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1222[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1223[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1224[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1225[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1226[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1227[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1228[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1229[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1230[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1231[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1232[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1233[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1234[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1235[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1236[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1237[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1238[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1239[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1240[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1241[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1242[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1243[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1244[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1245[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1246[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1247[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1248[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1249[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1250[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1251[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1252[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1253[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1254[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1255[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1260[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1261[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1262[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1263[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1258[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1259[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1256[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1257[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1152[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1153[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1154[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1155[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1156[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1157[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1158[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1159[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1160[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1161[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1162[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1163[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1164[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1165[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1166[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1167[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1168[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1169[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1170[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1171[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1172[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1173[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1174[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1175[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1176[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1177[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1178[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1179[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1180[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1181[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1182[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1183[16]        dout[16]      17900      17900 -2147483648 -2147483648
c   mux_3_149[16]        dout[16]      12950      12950 -2147483648 -2147483648
c     din1184[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1185[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1186[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1187[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1188[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1189[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1190[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1191[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1024[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1025[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1026[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1027[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1028[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1029[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1030[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1031[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1032[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1033[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1034[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1035[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1036[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1037[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1038[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1039[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1040[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1041[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1042[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1043[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1044[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1045[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1046[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1047[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1048[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1049[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1050[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1051[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1052[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1053[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1054[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1055[16]        dout[16]      17900      17900 -2147483648 -2147483648
c   mux_3_133[16]        dout[16]      12950      12950 -2147483648 -2147483648
c     din1056[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1057[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1058[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     din1059[16]        dout[16]      17900      17900 -2147483648 -2147483648
c   mux_1_530[16]        dout[16]      16250      16250 -2147483648 -2147483648
c   mux_1_531[16]        dout[16]      16250      16250 -2147483648 -2147483648
c        din0[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din1[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din2[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din3[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din4[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din5[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din6[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din7[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din8[16]        dout[16]      21200      21200 -2147483648 -2147483648
c        din9[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din10[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din11[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din12[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din13[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din14[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din15[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din16[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din17[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din18[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din19[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din20[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din21[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din22[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din23[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din24[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din25[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din26[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din27[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din28[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din29[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din30[16]        dout[16]      21200      21200 -2147483648 -2147483648
c       din31[16]        dout[16]      21200      21200 -2147483648 -2147483648
c     mux_4_3[16]        dout[16]      14600      14600 -2147483648 -2147483648
c     mux_3_5[16]        dout[16]      16250      16250 -2147483648 -2147483648
c     mux_2_8[16]        dout[16]      17900      17900 -2147483648 -2147483648
c     mux_2_9[16]        dout[16]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[16]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[16]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[16]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[16]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[16]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[16]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[16]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[16]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[16]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[16]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[16]       4850       4850 -2147483648 -2147483648
c      din576[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din577[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din578[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din579[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din580[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din581[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din582[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din583[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din584[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din585[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din586[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din587[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din588[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din589[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din590[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din591[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din592[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din593[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din594[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din595[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din596[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din597[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din598[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din599[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din600[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din601[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din602[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din603[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din604[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din605[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din606[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din607[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_39[17]        dout[17]      14600      14600 -2147483648 -2147483648
c      din608[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din609[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din610[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din611[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din612[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din613[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din614[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din615[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din620[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din621[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din622[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din623[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din618[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din619[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din616[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din617[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din704[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din705[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din706[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din707[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din708[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din709[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din710[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din711[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din712[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din713[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din714[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din715[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din716[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din717[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din718[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din719[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din720[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din721[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din722[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din723[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din724[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din725[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din726[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din727[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din728[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din729[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din730[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din731[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din732[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din733[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din734[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din735[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_47[17]        dout[17]      14600      14600 -2147483648 -2147483648
c      din736[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din737[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din738[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din739[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din740[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din741[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din742[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din743[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din748[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din749[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din750[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din751[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din746[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din747[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din744[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din745[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din640[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din641[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din642[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din643[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din644[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din645[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din646[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din647[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din648[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din649[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din650[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din651[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din652[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din653[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din654[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din655[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din656[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din657[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din658[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din659[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din660[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din661[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din662[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din663[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din664[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din665[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din666[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din667[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din668[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din669[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din670[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din671[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_43[17]        dout[17]      14600      14600 -2147483648 -2147483648
c    mux_3_85[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din672[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din673[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din674[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din675[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din676[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din677[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din678[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din679[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din816[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din817[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din818[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din819[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din820[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din821[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din822[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din823[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din824[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din825[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din826[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din827[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din828[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din829[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din830[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din831[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din880[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din881[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din882[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din883[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din884[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din885[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din886[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din887[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din888[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din889[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din890[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din891[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din892[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din893[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din894[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din895[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din256[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din257[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din258[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din259[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din260[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din261[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din262[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din263[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din264[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din265[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din266[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din267[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din268[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din269[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din270[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din271[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din272[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din273[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din274[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din275[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din276[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din277[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din278[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din279[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din280[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din281[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din282[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din283[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din284[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din285[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din286[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din287[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_19[17]        dout[17]      14600      14600 -2147483648 -2147483648
c    mux_3_37[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din288[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din289[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din290[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din291[17]        dout[17]      21200      21200 -2147483648 -2147483648
c   mux_1_146[17]        dout[17]      19550      19550 -2147483648 -2147483648
c   mux_1_147[17]        dout[17]      19550      19550 -2147483648 -2147483648
c      din384[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din385[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din386[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din387[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din388[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din389[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din390[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din391[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din392[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din393[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din394[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din395[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din396[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din397[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din398[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din399[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din400[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din401[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din402[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din403[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din404[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din405[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din406[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din407[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din408[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din409[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din410[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din411[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din412[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din413[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din414[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din415[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_27[17]        dout[17]      14600      14600 -2147483648 -2147483648
c    mux_3_53[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din416[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din417[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din418[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din419[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din420[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din421[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din422[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din423[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din448[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din449[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din450[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din451[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din452[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din453[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din454[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din455[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din456[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din457[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din458[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din459[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din460[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din461[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din462[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din463[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din464[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din465[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din466[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din467[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din468[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din469[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din470[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din471[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din472[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din473[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din474[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din475[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din476[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din477[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din478[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din479[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_31[17]        dout[17]      14600      14600 -2147483648 -2147483648
c      din480[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din481[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din482[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din483[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din484[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din485[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din486[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din487[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din492[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din493[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din494[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din495[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din490[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din491[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din488[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din489[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din832[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din833[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din834[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din835[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din836[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din837[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din838[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din839[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din840[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din841[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din842[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din843[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din844[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din845[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din846[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din847[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din848[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din849[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din850[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din851[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din852[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din853[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din854[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din855[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din856[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din857[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din858[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din859[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din860[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din861[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din862[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din863[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din864[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din865[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din866[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din867[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din868[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din869[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din870[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din871[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din876[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din877[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din878[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din879[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din874[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din875[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din872[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din873[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din944[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din945[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din946[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din947[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din948[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din949[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din950[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din951[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din952[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din953[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din954[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din955[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din956[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din957[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din958[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din959[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1008[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1009[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1010[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1011[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1012[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1013[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1014[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1015[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1016[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1017[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1018[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1019[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1020[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1021[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1022[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1023[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din320[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din321[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din322[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din323[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din324[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din325[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din326[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din327[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din328[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din329[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din330[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din331[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din332[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din333[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din334[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din335[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din336[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din337[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din338[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din339[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din340[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din341[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din342[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din343[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din344[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din345[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din346[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din347[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din348[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din349[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din350[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din351[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_23[17]        dout[17]      14600      14600 -2147483648 -2147483648
c      din352[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din353[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din354[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din355[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din356[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din357[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din358[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din359[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din364[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din365[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din366[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din367[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din362[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din363[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din360[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din361[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din960[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din961[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din962[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din963[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din964[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din965[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din966[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din967[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din968[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din969[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din970[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din971[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din972[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din973[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din974[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din975[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din976[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din977[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din978[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din979[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din980[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din981[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din982[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din983[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din984[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din985[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din986[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din987[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din988[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din989[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din990[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din991[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din992[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din993[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din994[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din995[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din996[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din997[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din998[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din999[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1004[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1005[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1006[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1007[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1002[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1003[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1000[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1001[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din896[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din897[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din898[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din899[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din900[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din901[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din902[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din903[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din904[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din905[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din906[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din907[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din908[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din909[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din910[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din911[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din912[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din913[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din914[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din915[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din916[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din917[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din918[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din919[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din920[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din921[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din922[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din923[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din924[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din925[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din926[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din927[17]        dout[17]      21200      21200 -2147483648 -2147483648
c   mux_3_117[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din928[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din929[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din930[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din931[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din932[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din933[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din934[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din935[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din768[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din769[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din770[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din771[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din772[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din773[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din774[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din775[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din776[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din777[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din778[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din779[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din780[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din781[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din782[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din783[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din784[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din785[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din786[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din787[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din788[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din789[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din790[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din791[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din792[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din793[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din794[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din795[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din796[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din797[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din798[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din799[17]        dout[17]      21200      21200 -2147483648 -2147483648
c   mux_3_101[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din800[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din801[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din802[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din803[17]        dout[17]      21200      21200 -2147483648 -2147483648
c   mux_1_402[17]        dout[17]      19550      19550 -2147483648 -2147483648
c   mux_1_403[17]        dout[17]      19550      19550 -2147483648 -2147483648
c      din512[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din513[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din514[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din515[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din516[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din517[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din518[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din519[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din520[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din521[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din522[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din523[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din524[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din525[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din526[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din527[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din528[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din529[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din530[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din531[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din532[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din533[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din534[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din535[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din536[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din537[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din538[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din539[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din540[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din541[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din542[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din543[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_35[17]        dout[17]      14600      14600 -2147483648 -2147483648
c    mux_3_69[17]        dout[17]      16250      16250 -2147483648 -2147483648
c   mux_2_137[17]        dout[17]      17900      17900 -2147483648 -2147483648
c   mux_1_273[17]        dout[17]      19550      19550 -2147483648 -2147483648
c      din544[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din545[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1072[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1073[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1074[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1075[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1076[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1077[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1078[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1079[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1080[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1081[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1082[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1083[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1084[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1085[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1086[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1087[17]        dout[17]      17900      17900 -2147483648 -2147483648
c      din128[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din129[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din130[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din131[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din132[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din133[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din134[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din135[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din136[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din137[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din138[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din139[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din140[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din141[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din142[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din143[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din144[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din145[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din146[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din147[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din148[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din149[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din150[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din151[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din152[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din153[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din154[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din155[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din156[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din157[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din158[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din159[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_11[17]        dout[17]      14600      14600 -2147483648 -2147483648
c    mux_3_21[17]        dout[17]      16250      16250 -2147483648 -2147483648
c      din160[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din161[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din162[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din163[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din164[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din165[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din166[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din167[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din192[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din193[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din194[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din195[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din196[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din197[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din198[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din199[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din200[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din201[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din202[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din203[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din204[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din205[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din206[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din207[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din208[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din209[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din210[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din211[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din212[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din213[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din214[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din215[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din216[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din217[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din218[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din219[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din220[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din221[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din222[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din223[17]        dout[17]      21200      21200 -2147483648 -2147483648
c    mux_4_15[17]        dout[17]      14600      14600 -2147483648 -2147483648
c      din224[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din225[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din226[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din227[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din228[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din229[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din230[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din231[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din236[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din237[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din238[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din239[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din234[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din235[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din232[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din233[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1136[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1137[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1138[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1139[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1140[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1141[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1142[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1143[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1144[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1145[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1146[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1147[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1148[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1149[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1150[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1151[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1088[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1089[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1090[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1091[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1092[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1093[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1094[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1095[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1096[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1097[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1098[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1099[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1100[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1101[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1102[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1103[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1104[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1105[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1106[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1107[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1108[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1109[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1110[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1111[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1112[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1113[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1114[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1115[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1116[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1117[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1118[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1119[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1120[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1121[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1122[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1123[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1124[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1125[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1126[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1127[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1132[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1133[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1134[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1135[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1130[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1131[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1128[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1129[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1200[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1201[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1202[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1203[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1204[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1205[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1206[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1207[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1208[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1209[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1210[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1211[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1212[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1213[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1214[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1215[17]        dout[17]      17900      17900 -2147483648 -2147483648
c       din64[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din65[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din66[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din67[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din68[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din69[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din70[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din71[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din72[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din73[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din74[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din75[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din76[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din77[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din78[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din79[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din80[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din81[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din82[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din83[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din84[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din85[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din86[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din87[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din88[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din89[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din90[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din91[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din92[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din93[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din94[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din95[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     mux_4_7[17]        dout[17]      14600      14600 -2147483648 -2147483648
c       din96[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din97[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din98[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din99[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din100[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din101[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din102[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din103[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din108[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din109[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din110[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din111[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din106[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din107[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din104[17]        dout[17]      21200      21200 -2147483648 -2147483648
c      din105[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     din1264[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1265[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1266[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1267[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1268[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1269[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1270[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1271[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1272[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1273[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1274[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1275[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1276[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1277[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1278[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1279[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1216[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1217[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1218[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1219[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1220[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1221[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1222[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1223[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1224[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1225[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1226[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1227[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1228[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1229[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1230[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1231[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1232[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1233[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1234[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1235[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1236[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1237[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1238[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1239[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1240[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1241[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1242[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1243[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1244[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1245[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1246[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1247[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1248[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1249[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1250[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1251[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1252[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1253[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1254[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1255[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1260[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1261[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1262[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1263[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1258[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1259[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1256[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1257[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1152[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1153[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1154[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1155[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1156[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1157[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1158[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1159[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1160[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1161[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1162[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1163[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1164[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1165[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1166[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1167[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1168[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1169[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1170[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1171[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1172[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1173[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1174[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1175[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1176[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1177[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1178[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1179[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1180[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1181[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1182[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1183[17]        dout[17]      17900      17900 -2147483648 -2147483648
c   mux_3_149[17]        dout[17]      12950      12950 -2147483648 -2147483648
c     din1184[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1185[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1186[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1187[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1188[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1189[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1190[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1191[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1024[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1025[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1026[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1027[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1028[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1029[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1030[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1031[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1032[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1033[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1034[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1035[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1036[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1037[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1038[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1039[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1040[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1041[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1042[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1043[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1044[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1045[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1046[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1047[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1048[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1049[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1050[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1051[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1052[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1053[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1054[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1055[17]        dout[17]      17900      17900 -2147483648 -2147483648
c   mux_3_133[17]        dout[17]      12950      12950 -2147483648 -2147483648
c     din1056[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1057[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1058[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     din1059[17]        dout[17]      17900      17900 -2147483648 -2147483648
c   mux_1_530[17]        dout[17]      16250      16250 -2147483648 -2147483648
c   mux_1_531[17]        dout[17]      16250      16250 -2147483648 -2147483648
c        din0[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din1[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din2[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din3[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din4[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din5[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din6[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din7[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din8[17]        dout[17]      21200      21200 -2147483648 -2147483648
c        din9[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din10[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din11[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din12[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din13[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din14[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din15[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din16[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din17[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din18[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din19[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din20[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din21[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din22[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din23[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din24[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din25[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din26[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din27[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din28[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din29[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din30[17]        dout[17]      21200      21200 -2147483648 -2147483648
c       din31[17]        dout[17]      21200      21200 -2147483648 -2147483648
c     mux_4_3[17]        dout[17]      14600      14600 -2147483648 -2147483648
c     mux_3_5[17]        dout[17]      16250      16250 -2147483648 -2147483648
c     mux_2_8[17]        dout[17]      17900      17900 -2147483648 -2147483648
c     mux_2_9[17]        dout[17]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[17]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[17]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[17]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[17]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[17]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[17]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[17]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[17]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[17]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[17]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[17]       4850       4850 -2147483648 -2147483648
c      din576[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din577[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din578[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din579[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din580[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din581[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din582[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din583[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din584[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din585[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din586[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din587[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din588[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din589[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din590[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din591[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din592[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din593[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din594[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din595[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din596[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din597[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din598[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din599[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din600[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din601[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din602[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din603[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din604[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din605[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din606[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din607[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_39[18]        dout[18]      14600      14600 -2147483648 -2147483648
c      din608[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din609[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din610[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din611[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din612[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din613[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din614[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din615[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din620[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din621[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din622[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din623[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din618[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din619[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din616[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din617[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din704[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din705[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din706[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din707[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din708[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din709[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din710[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din711[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din712[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din713[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din714[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din715[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din716[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din717[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din718[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din719[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din720[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din721[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din722[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din723[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din724[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din725[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din726[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din727[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din728[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din729[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din730[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din731[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din732[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din733[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din734[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din735[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_47[18]        dout[18]      14600      14600 -2147483648 -2147483648
c      din736[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din737[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din738[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din739[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din740[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din741[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din742[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din743[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din748[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din749[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din750[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din751[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din746[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din747[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din744[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din745[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din640[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din641[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din642[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din643[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din644[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din645[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din646[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din647[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din648[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din649[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din650[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din651[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din652[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din653[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din654[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din655[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din656[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din657[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din658[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din659[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din660[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din661[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din662[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din663[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din664[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din665[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din666[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din667[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din668[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din669[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din670[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din671[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_43[18]        dout[18]      14600      14600 -2147483648 -2147483648
c    mux_3_85[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din672[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din673[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din674[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din675[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din676[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din677[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din678[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din679[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din816[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din817[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din818[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din819[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din820[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din821[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din822[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din823[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din824[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din825[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din826[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din827[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din828[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din829[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din830[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din831[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din880[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din881[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din882[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din883[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din884[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din885[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din886[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din887[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din888[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din889[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din890[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din891[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din892[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din893[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din894[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din895[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din256[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din257[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din258[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din259[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din260[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din261[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din262[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din263[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din264[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din265[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din266[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din267[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din268[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din269[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din270[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din271[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din272[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din273[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din274[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din275[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din276[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din277[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din278[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din279[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din280[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din281[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din282[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din283[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din284[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din285[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din286[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din287[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_19[18]        dout[18]      14600      14600 -2147483648 -2147483648
c    mux_3_37[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din288[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din289[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din290[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din291[18]        dout[18]      21200      21200 -2147483648 -2147483648
c   mux_1_146[18]        dout[18]      19550      19550 -2147483648 -2147483648
c   mux_1_147[18]        dout[18]      19550      19550 -2147483648 -2147483648
c      din384[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din385[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din386[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din387[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din388[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din389[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din390[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din391[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din392[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din393[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din394[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din395[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din396[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din397[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din398[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din399[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din400[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din401[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din402[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din403[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din404[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din405[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din406[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din407[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din408[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din409[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din410[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din411[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din412[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din413[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din414[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din415[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_27[18]        dout[18]      14600      14600 -2147483648 -2147483648
c    mux_3_53[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din416[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din417[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din418[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din419[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din420[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din421[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din422[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din423[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din448[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din449[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din450[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din451[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din452[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din453[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din454[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din455[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din456[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din457[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din458[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din459[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din460[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din461[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din462[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din463[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din464[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din465[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din466[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din467[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din468[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din469[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din470[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din471[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din472[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din473[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din474[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din475[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din476[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din477[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din478[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din479[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_31[18]        dout[18]      14600      14600 -2147483648 -2147483648
c      din480[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din481[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din482[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din483[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din484[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din485[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din486[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din487[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din492[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din493[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din494[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din495[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din490[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din491[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din488[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din489[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din832[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din833[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din834[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din835[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din836[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din837[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din838[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din839[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din840[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din841[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din842[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din843[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din844[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din845[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din846[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din847[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din848[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din849[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din850[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din851[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din852[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din853[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din854[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din855[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din856[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din857[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din858[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din859[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din860[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din861[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din862[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din863[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din864[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din865[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din866[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din867[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din868[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din869[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din870[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din871[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din876[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din877[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din878[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din879[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din874[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din875[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din872[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din873[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din944[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din945[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din946[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din947[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din948[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din949[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din950[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din951[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din952[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din953[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din954[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din955[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din956[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din957[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din958[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din959[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1008[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1009[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1010[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1011[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1012[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1013[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1014[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1015[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1016[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1017[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1018[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1019[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1020[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1021[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1022[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1023[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din320[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din321[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din322[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din323[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din324[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din325[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din326[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din327[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din328[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din329[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din330[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din331[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din332[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din333[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din334[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din335[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din336[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din337[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din338[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din339[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din340[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din341[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din342[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din343[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din344[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din345[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din346[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din347[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din348[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din349[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din350[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din351[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_23[18]        dout[18]      14600      14600 -2147483648 -2147483648
c      din352[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din353[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din354[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din355[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din356[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din357[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din358[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din359[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din364[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din365[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din366[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din367[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din362[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din363[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din360[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din361[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din960[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din961[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din962[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din963[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din964[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din965[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din966[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din967[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din968[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din969[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din970[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din971[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din972[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din973[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din974[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din975[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din976[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din977[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din978[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din979[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din980[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din981[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din982[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din983[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din984[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din985[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din986[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din987[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din988[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din989[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din990[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din991[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din992[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din993[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din994[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din995[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din996[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din997[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din998[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din999[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1004[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1005[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1006[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1007[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1002[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1003[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1000[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1001[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din896[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din897[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din898[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din899[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din900[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din901[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din902[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din903[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din904[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din905[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din906[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din907[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din908[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din909[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din910[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din911[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din912[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din913[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din914[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din915[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din916[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din917[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din918[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din919[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din920[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din921[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din922[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din923[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din924[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din925[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din926[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din927[18]        dout[18]      21200      21200 -2147483648 -2147483648
c   mux_3_117[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din928[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din929[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din930[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din931[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din932[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din933[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din934[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din935[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din768[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din769[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din770[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din771[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din772[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din773[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din774[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din775[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din776[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din777[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din778[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din779[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din780[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din781[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din782[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din783[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din784[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din785[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din786[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din787[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din788[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din789[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din790[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din791[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din792[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din793[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din794[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din795[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din796[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din797[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din798[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din799[18]        dout[18]      21200      21200 -2147483648 -2147483648
c   mux_3_101[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din800[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din801[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din802[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din803[18]        dout[18]      21200      21200 -2147483648 -2147483648
c   mux_1_402[18]        dout[18]      19550      19550 -2147483648 -2147483648
c   mux_1_403[18]        dout[18]      19550      19550 -2147483648 -2147483648
c      din512[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din513[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din514[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din515[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din516[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din517[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din518[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din519[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din520[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din521[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din522[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din523[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din524[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din525[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din526[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din527[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din528[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din529[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din530[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din531[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din532[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din533[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din534[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din535[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din536[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din537[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din538[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din539[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din540[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din541[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din542[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din543[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_35[18]        dout[18]      14600      14600 -2147483648 -2147483648
c    mux_3_69[18]        dout[18]      16250      16250 -2147483648 -2147483648
c   mux_2_137[18]        dout[18]      17900      17900 -2147483648 -2147483648
c   mux_1_273[18]        dout[18]      19550      19550 -2147483648 -2147483648
c      din544[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din545[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1072[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1073[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1074[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1075[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1076[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1077[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1078[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1079[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1080[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1081[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1082[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1083[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1084[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1085[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1086[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1087[18]        dout[18]      17900      17900 -2147483648 -2147483648
c      din128[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din129[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din130[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din131[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din132[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din133[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din134[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din135[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din136[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din137[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din138[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din139[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din140[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din141[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din142[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din143[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din144[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din145[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din146[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din147[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din148[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din149[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din150[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din151[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din152[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din153[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din154[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din155[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din156[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din157[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din158[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din159[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_11[18]        dout[18]      14600      14600 -2147483648 -2147483648
c    mux_3_21[18]        dout[18]      16250      16250 -2147483648 -2147483648
c      din160[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din161[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din162[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din163[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din164[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din165[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din166[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din167[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din192[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din193[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din194[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din195[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din196[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din197[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din198[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din199[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din200[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din201[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din202[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din203[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din204[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din205[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din206[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din207[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din208[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din209[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din210[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din211[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din212[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din213[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din214[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din215[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din216[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din217[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din218[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din219[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din220[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din221[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din222[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din223[18]        dout[18]      21200      21200 -2147483648 -2147483648
c    mux_4_15[18]        dout[18]      14600      14600 -2147483648 -2147483648
c      din224[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din225[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din226[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din227[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din228[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din229[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din230[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din231[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din236[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din237[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din238[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din239[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din234[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din235[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din232[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din233[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1136[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1137[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1138[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1139[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1140[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1141[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1142[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1143[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1144[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1145[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1146[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1147[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1148[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1149[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1150[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1151[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1088[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1089[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1090[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1091[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1092[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1093[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1094[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1095[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1096[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1097[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1098[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1099[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1100[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1101[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1102[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1103[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1104[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1105[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1106[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1107[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1108[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1109[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1110[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1111[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1112[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1113[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1114[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1115[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1116[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1117[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1118[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1119[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1120[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1121[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1122[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1123[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1124[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1125[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1126[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1127[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1132[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1133[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1134[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1135[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1130[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1131[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1128[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1129[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1200[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1201[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1202[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1203[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1204[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1205[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1206[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1207[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1208[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1209[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1210[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1211[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1212[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1213[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1214[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1215[18]        dout[18]      17900      17900 -2147483648 -2147483648
c       din64[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din65[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din66[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din67[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din68[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din69[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din70[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din71[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din72[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din73[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din74[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din75[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din76[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din77[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din78[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din79[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din80[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din81[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din82[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din83[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din84[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din85[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din86[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din87[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din88[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din89[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din90[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din91[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din92[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din93[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din94[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din95[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     mux_4_7[18]        dout[18]      14600      14600 -2147483648 -2147483648
c       din96[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din97[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din98[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din99[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din100[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din101[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din102[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din103[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din108[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din109[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din110[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din111[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din106[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din107[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din104[18]        dout[18]      21200      21200 -2147483648 -2147483648
c      din105[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     din1264[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1265[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1266[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1267[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1268[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1269[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1270[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1271[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1272[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1273[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1274[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1275[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1276[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1277[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1278[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1279[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1216[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1217[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1218[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1219[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1220[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1221[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1222[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1223[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1224[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1225[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1226[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1227[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1228[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1229[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1230[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1231[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1232[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1233[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1234[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1235[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1236[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1237[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1238[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1239[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1240[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1241[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1242[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1243[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1244[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1245[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1246[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1247[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1248[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1249[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1250[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1251[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1252[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1253[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1254[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1255[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1260[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1261[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1262[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1263[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1258[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1259[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1256[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1257[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1152[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1153[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1154[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1155[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1156[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1157[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1158[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1159[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1160[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1161[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1162[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1163[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1164[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1165[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1166[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1167[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1168[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1169[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1170[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1171[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1172[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1173[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1174[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1175[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1176[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1177[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1178[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1179[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1180[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1181[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1182[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1183[18]        dout[18]      17900      17900 -2147483648 -2147483648
c   mux_3_149[18]        dout[18]      12950      12950 -2147483648 -2147483648
c     din1184[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1185[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1186[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1187[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1188[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1189[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1190[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1191[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1024[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1025[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1026[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1027[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1028[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1029[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1030[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1031[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1032[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1033[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1034[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1035[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1036[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1037[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1038[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1039[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1040[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1041[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1042[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1043[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1044[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1045[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1046[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1047[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1048[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1049[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1050[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1051[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1052[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1053[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1054[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1055[18]        dout[18]      17900      17900 -2147483648 -2147483648
c   mux_3_133[18]        dout[18]      12950      12950 -2147483648 -2147483648
c     din1056[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1057[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1058[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     din1059[18]        dout[18]      17900      17900 -2147483648 -2147483648
c   mux_1_530[18]        dout[18]      16250      16250 -2147483648 -2147483648
c   mux_1_531[18]        dout[18]      16250      16250 -2147483648 -2147483648
c        din0[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din1[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din2[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din3[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din4[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din5[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din6[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din7[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din8[18]        dout[18]      21200      21200 -2147483648 -2147483648
c        din9[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din10[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din11[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din12[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din13[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din14[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din15[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din16[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din17[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din18[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din19[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din20[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din21[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din22[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din23[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din24[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din25[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din26[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din27[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din28[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din29[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din30[18]        dout[18]      21200      21200 -2147483648 -2147483648
c       din31[18]        dout[18]      21200      21200 -2147483648 -2147483648
c     mux_4_3[18]        dout[18]      14600      14600 -2147483648 -2147483648
c     mux_3_5[18]        dout[18]      16250      16250 -2147483648 -2147483648
c     mux_2_8[18]        dout[18]      17900      17900 -2147483648 -2147483648
c     mux_2_9[18]        dout[18]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[18]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[18]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[18]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[18]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[18]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[18]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[18]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[18]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[18]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[18]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[18]       4850       4850 -2147483648 -2147483648
c      din576[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din577[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din578[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din579[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din580[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din581[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din582[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din583[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din584[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din585[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din586[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din587[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din588[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din589[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din590[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din591[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din592[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din593[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din594[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din595[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din596[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din597[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din598[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din599[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din600[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din601[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din602[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din603[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din604[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din605[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din606[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din607[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_39[19]        dout[19]      14600      14600 -2147483648 -2147483648
c      din608[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din609[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din610[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din611[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din612[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din613[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din614[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din615[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din620[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din621[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din622[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din623[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din618[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din619[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din616[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din617[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din704[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din705[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din706[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din707[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din708[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din709[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din710[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din711[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din712[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din713[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din714[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din715[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din716[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din717[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din718[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din719[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din720[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din721[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din722[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din723[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din724[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din725[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din726[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din727[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din728[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din729[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din730[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din731[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din732[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din733[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din734[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din735[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_47[19]        dout[19]      14600      14600 -2147483648 -2147483648
c      din736[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din737[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din738[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din739[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din740[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din741[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din742[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din743[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din748[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din749[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din750[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din751[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din746[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din747[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din744[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din745[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din640[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din641[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din642[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din643[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din644[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din645[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din646[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din647[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din648[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din649[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din650[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din651[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din652[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din653[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din654[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din655[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din656[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din657[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din658[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din659[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din660[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din661[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din662[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din663[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din664[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din665[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din666[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din667[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din668[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din669[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din670[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din671[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_43[19]        dout[19]      14600      14600 -2147483648 -2147483648
c    mux_3_85[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din672[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din673[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din674[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din675[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din676[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din677[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din678[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din679[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din816[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din817[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din818[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din819[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din820[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din821[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din822[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din823[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din824[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din825[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din826[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din827[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din828[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din829[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din830[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din831[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din880[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din881[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din882[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din883[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din884[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din885[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din886[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din887[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din888[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din889[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din890[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din891[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din892[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din893[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din894[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din895[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din256[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din257[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din258[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din259[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din260[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din261[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din262[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din263[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din264[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din265[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din266[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din267[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din268[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din269[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din270[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din271[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din272[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din273[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din274[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din275[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din276[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din277[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din278[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din279[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din280[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din281[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din282[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din283[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din284[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din285[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din286[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din287[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_19[19]        dout[19]      14600      14600 -2147483648 -2147483648
c    mux_3_37[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din288[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din289[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din290[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din291[19]        dout[19]      21200      21200 -2147483648 -2147483648
c   mux_1_146[19]        dout[19]      19550      19550 -2147483648 -2147483648
c   mux_1_147[19]        dout[19]      19550      19550 -2147483648 -2147483648
c      din384[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din385[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din386[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din387[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din388[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din389[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din390[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din391[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din392[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din393[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din394[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din395[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din396[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din397[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din398[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din399[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din400[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din401[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din402[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din403[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din404[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din405[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din406[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din407[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din408[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din409[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din410[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din411[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din412[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din413[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din414[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din415[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_27[19]        dout[19]      14600      14600 -2147483648 -2147483648
c    mux_3_53[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din416[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din417[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din418[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din419[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din420[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din421[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din422[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din423[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din448[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din449[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din450[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din451[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din452[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din453[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din454[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din455[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din456[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din457[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din458[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din459[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din460[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din461[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din462[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din463[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din464[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din465[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din466[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din467[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din468[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din469[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din470[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din471[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din472[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din473[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din474[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din475[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din476[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din477[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din478[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din479[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_31[19]        dout[19]      14600      14600 -2147483648 -2147483648
c      din480[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din481[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din482[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din483[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din484[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din485[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din486[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din487[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din492[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din493[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din494[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din495[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din490[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din491[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din488[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din489[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din832[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din833[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din834[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din835[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din836[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din837[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din838[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din839[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din840[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din841[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din842[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din843[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din844[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din845[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din846[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din847[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din848[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din849[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din850[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din851[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din852[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din853[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din854[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din855[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din856[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din857[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din858[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din859[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din860[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din861[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din862[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din863[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din864[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din865[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din866[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din867[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din868[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din869[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din870[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din871[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din876[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din877[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din878[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din879[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din874[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din875[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din872[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din873[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din944[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din945[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din946[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din947[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din948[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din949[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din950[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din951[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din952[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din953[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din954[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din955[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din956[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din957[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din958[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din959[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1008[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1009[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1010[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1011[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1012[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1013[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1014[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1015[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1016[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1017[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1018[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1019[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1020[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1021[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1022[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1023[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din320[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din321[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din322[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din323[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din324[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din325[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din326[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din327[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din328[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din329[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din330[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din331[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din332[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din333[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din334[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din335[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din336[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din337[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din338[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din339[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din340[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din341[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din342[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din343[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din344[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din345[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din346[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din347[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din348[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din349[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din350[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din351[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_23[19]        dout[19]      14600      14600 -2147483648 -2147483648
c      din352[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din353[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din354[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din355[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din356[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din357[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din358[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din359[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din364[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din365[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din366[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din367[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din362[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din363[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din360[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din361[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din960[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din961[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din962[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din963[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din964[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din965[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din966[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din967[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din968[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din969[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din970[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din971[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din972[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din973[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din974[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din975[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din976[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din977[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din978[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din979[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din980[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din981[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din982[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din983[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din984[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din985[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din986[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din987[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din988[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din989[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din990[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din991[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din992[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din993[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din994[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din995[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din996[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din997[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din998[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din999[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1004[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1005[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1006[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1007[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1002[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1003[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1000[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1001[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din896[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din897[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din898[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din899[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din900[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din901[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din902[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din903[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din904[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din905[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din906[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din907[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din908[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din909[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din910[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din911[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din912[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din913[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din914[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din915[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din916[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din917[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din918[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din919[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din920[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din921[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din922[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din923[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din924[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din925[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din926[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din927[19]        dout[19]      21200      21200 -2147483648 -2147483648
c   mux_3_117[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din928[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din929[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din930[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din931[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din932[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din933[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din934[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din935[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din768[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din769[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din770[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din771[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din772[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din773[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din774[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din775[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din776[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din777[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din778[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din779[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din780[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din781[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din782[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din783[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din784[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din785[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din786[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din787[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din788[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din789[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din790[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din791[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din792[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din793[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din794[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din795[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din796[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din797[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din798[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din799[19]        dout[19]      21200      21200 -2147483648 -2147483648
c   mux_3_101[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din800[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din801[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din802[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din803[19]        dout[19]      21200      21200 -2147483648 -2147483648
c   mux_1_402[19]        dout[19]      19550      19550 -2147483648 -2147483648
c   mux_1_403[19]        dout[19]      19550      19550 -2147483648 -2147483648
c      din512[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din513[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din514[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din515[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din516[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din517[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din518[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din519[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din520[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din521[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din522[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din523[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din524[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din525[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din526[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din527[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din528[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din529[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din530[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din531[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din532[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din533[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din534[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din535[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din536[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din537[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din538[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din539[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din540[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din541[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din542[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din543[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_35[19]        dout[19]      14600      14600 -2147483648 -2147483648
c    mux_3_69[19]        dout[19]      16250      16250 -2147483648 -2147483648
c   mux_2_137[19]        dout[19]      17900      17900 -2147483648 -2147483648
c   mux_1_273[19]        dout[19]      19550      19550 -2147483648 -2147483648
c      din544[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din545[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1072[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1073[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1074[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1075[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1076[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1077[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1078[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1079[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1080[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1081[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1082[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1083[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1084[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1085[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1086[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1087[19]        dout[19]      17900      17900 -2147483648 -2147483648
c      din128[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din129[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din130[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din131[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din132[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din133[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din134[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din135[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din136[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din137[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din138[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din139[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din140[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din141[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din142[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din143[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din144[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din145[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din146[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din147[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din148[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din149[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din150[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din151[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din152[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din153[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din154[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din155[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din156[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din157[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din158[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din159[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_11[19]        dout[19]      14600      14600 -2147483648 -2147483648
c    mux_3_21[19]        dout[19]      16250      16250 -2147483648 -2147483648
c      din160[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din161[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din162[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din163[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din164[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din165[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din166[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din167[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din192[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din193[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din194[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din195[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din196[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din197[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din198[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din199[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din200[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din201[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din202[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din203[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din204[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din205[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din206[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din207[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din208[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din209[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din210[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din211[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din212[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din213[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din214[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din215[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din216[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din217[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din218[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din219[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din220[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din221[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din222[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din223[19]        dout[19]      21200      21200 -2147483648 -2147483648
c    mux_4_15[19]        dout[19]      14600      14600 -2147483648 -2147483648
c      din224[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din225[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din226[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din227[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din228[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din229[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din230[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din231[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din236[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din237[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din238[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din239[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din234[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din235[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din232[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din233[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1136[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1137[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1138[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1139[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1140[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1141[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1142[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1143[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1144[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1145[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1146[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1147[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1148[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1149[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1150[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1151[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1088[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1089[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1090[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1091[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1092[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1093[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1094[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1095[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1096[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1097[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1098[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1099[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1100[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1101[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1102[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1103[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1104[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1105[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1106[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1107[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1108[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1109[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1110[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1111[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1112[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1113[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1114[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1115[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1116[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1117[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1118[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1119[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1120[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1121[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1122[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1123[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1124[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1125[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1126[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1127[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1132[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1133[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1134[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1135[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1130[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1131[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1128[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1129[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1200[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1201[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1202[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1203[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1204[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1205[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1206[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1207[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1208[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1209[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1210[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1211[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1212[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1213[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1214[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1215[19]        dout[19]      17900      17900 -2147483648 -2147483648
c       din64[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din65[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din66[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din67[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din68[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din69[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din70[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din71[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din72[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din73[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din74[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din75[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din76[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din77[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din78[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din79[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din80[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din81[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din82[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din83[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din84[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din85[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din86[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din87[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din88[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din89[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din90[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din91[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din92[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din93[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din94[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din95[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     mux_4_7[19]        dout[19]      14600      14600 -2147483648 -2147483648
c       din96[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din97[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din98[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din99[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din100[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din101[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din102[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din103[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din108[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din109[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din110[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din111[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din106[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din107[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din104[19]        dout[19]      21200      21200 -2147483648 -2147483648
c      din105[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     din1264[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1265[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1266[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1267[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1268[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1269[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1270[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1271[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1272[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1273[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1274[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1275[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1276[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1277[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1278[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1279[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1216[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1217[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1218[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1219[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1220[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1221[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1222[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1223[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1224[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1225[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1226[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1227[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1228[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1229[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1230[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1231[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1232[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1233[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1234[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1235[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1236[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1237[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1238[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1239[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1240[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1241[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1242[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1243[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1244[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1245[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1246[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1247[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1248[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1249[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1250[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1251[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1252[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1253[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1254[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1255[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1260[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1261[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1262[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1263[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1258[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1259[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1256[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1257[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1152[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1153[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1154[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1155[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1156[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1157[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1158[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1159[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1160[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1161[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1162[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1163[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1164[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1165[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1166[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1167[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1168[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1169[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1170[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1171[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1172[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1173[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1174[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1175[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1176[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1177[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1178[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1179[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1180[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1181[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1182[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1183[19]        dout[19]      17900      17900 -2147483648 -2147483648
c   mux_3_149[19]        dout[19]      12950      12950 -2147483648 -2147483648
c     din1184[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1185[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1186[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1187[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1188[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1189[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1190[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1191[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1024[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1025[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1026[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1027[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1028[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1029[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1030[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1031[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1032[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1033[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1034[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1035[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1036[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1037[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1038[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1039[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1040[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1041[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1042[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1043[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1044[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1045[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1046[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1047[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1048[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1049[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1050[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1051[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1052[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1053[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1054[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1055[19]        dout[19]      17900      17900 -2147483648 -2147483648
c   mux_3_133[19]        dout[19]      12950      12950 -2147483648 -2147483648
c     din1056[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1057[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1058[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     din1059[19]        dout[19]      17900      17900 -2147483648 -2147483648
c   mux_1_530[19]        dout[19]      16250      16250 -2147483648 -2147483648
c   mux_1_531[19]        dout[19]      16250      16250 -2147483648 -2147483648
c        din0[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din1[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din2[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din3[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din4[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din5[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din6[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din7[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din8[19]        dout[19]      21200      21200 -2147483648 -2147483648
c        din9[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din10[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din11[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din12[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din13[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din14[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din15[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din16[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din17[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din18[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din19[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din20[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din21[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din22[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din23[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din24[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din25[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din26[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din27[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din28[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din29[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din30[19]        dout[19]      21200      21200 -2147483648 -2147483648
c       din31[19]        dout[19]      21200      21200 -2147483648 -2147483648
c     mux_4_3[19]        dout[19]      14600      14600 -2147483648 -2147483648
c     mux_3_5[19]        dout[19]      16250      16250 -2147483648 -2147483648
c     mux_2_8[19]        dout[19]      17900      17900 -2147483648 -2147483648
c     mux_2_9[19]        dout[19]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[19]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[19]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[19]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[19]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[19]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[19]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[19]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[19]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[19]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[19]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[19]       4850       4850 -2147483648 -2147483648
c      din576[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din577[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din578[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din579[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din580[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din581[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din582[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din583[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din584[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din585[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din586[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din587[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din588[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din589[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din590[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din591[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din592[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din593[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din594[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din595[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din596[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din597[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din598[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din599[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din600[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din601[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din602[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din603[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din604[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din605[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din606[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din607[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_39[20]        dout[20]      14600      14600 -2147483648 -2147483648
c      din608[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din609[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din610[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din611[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din612[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din613[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din614[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din615[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din620[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din621[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din622[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din623[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din618[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din619[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din616[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din617[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din704[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din705[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din706[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din707[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din708[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din709[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din710[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din711[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din712[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din713[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din714[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din715[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din716[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din717[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din718[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din719[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din720[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din721[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din722[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din723[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din724[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din725[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din726[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din727[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din728[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din729[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din730[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din731[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din732[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din733[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din734[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din735[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_47[20]        dout[20]      14600      14600 -2147483648 -2147483648
c      din736[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din737[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din738[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din739[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din740[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din741[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din742[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din743[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din748[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din749[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din750[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din751[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din746[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din747[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din744[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din745[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din640[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din641[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din642[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din643[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din644[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din645[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din646[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din647[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din648[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din649[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din650[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din651[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din652[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din653[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din654[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din655[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din656[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din657[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din658[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din659[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din660[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din661[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din662[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din663[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din664[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din665[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din666[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din667[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din668[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din669[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din670[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din671[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_43[20]        dout[20]      14600      14600 -2147483648 -2147483648
c    mux_3_85[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din672[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din673[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din674[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din675[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din676[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din677[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din678[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din679[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din816[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din817[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din818[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din819[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din820[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din821[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din822[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din823[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din824[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din825[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din826[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din827[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din828[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din829[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din830[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din831[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din880[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din881[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din882[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din883[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din884[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din885[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din886[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din887[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din888[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din889[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din890[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din891[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din892[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din893[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din894[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din895[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din256[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din257[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din258[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din259[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din260[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din261[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din262[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din263[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din264[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din265[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din266[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din267[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din268[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din269[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din270[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din271[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din272[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din273[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din274[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din275[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din276[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din277[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din278[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din279[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din280[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din281[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din282[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din283[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din284[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din285[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din286[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din287[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_19[20]        dout[20]      14600      14600 -2147483648 -2147483648
c    mux_3_37[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din288[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din289[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din290[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din291[20]        dout[20]      21200      21200 -2147483648 -2147483648
c   mux_1_146[20]        dout[20]      19550      19550 -2147483648 -2147483648
c   mux_1_147[20]        dout[20]      19550      19550 -2147483648 -2147483648
c      din384[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din385[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din386[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din387[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din388[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din389[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din390[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din391[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din392[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din393[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din394[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din395[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din396[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din397[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din398[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din399[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din400[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din401[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din402[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din403[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din404[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din405[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din406[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din407[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din408[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din409[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din410[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din411[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din412[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din413[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din414[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din415[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_27[20]        dout[20]      14600      14600 -2147483648 -2147483648
c    mux_3_53[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din416[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din417[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din418[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din419[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din420[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din421[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din422[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din423[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din448[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din449[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din450[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din451[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din452[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din453[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din454[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din455[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din456[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din457[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din458[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din459[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din460[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din461[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din462[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din463[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din464[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din465[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din466[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din467[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din468[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din469[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din470[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din471[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din472[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din473[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din474[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din475[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din476[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din477[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din478[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din479[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_31[20]        dout[20]      14600      14600 -2147483648 -2147483648
c      din480[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din481[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din482[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din483[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din484[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din485[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din486[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din487[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din492[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din493[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din494[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din495[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din490[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din491[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din488[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din489[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din832[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din833[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din834[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din835[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din836[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din837[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din838[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din839[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din840[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din841[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din842[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din843[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din844[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din845[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din846[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din847[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din848[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din849[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din850[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din851[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din852[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din853[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din854[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din855[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din856[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din857[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din858[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din859[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din860[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din861[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din862[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din863[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din864[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din865[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din866[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din867[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din868[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din869[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din870[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din871[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din876[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din877[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din878[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din879[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din874[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din875[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din872[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din873[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din944[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din945[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din946[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din947[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din948[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din949[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din950[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din951[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din952[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din953[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din954[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din955[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din956[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din957[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din958[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din959[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1008[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1009[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1010[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1011[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1012[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1013[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1014[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1015[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1016[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1017[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1018[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1019[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1020[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1021[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1022[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1023[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din320[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din321[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din322[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din323[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din324[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din325[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din326[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din327[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din328[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din329[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din330[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din331[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din332[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din333[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din334[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din335[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din336[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din337[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din338[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din339[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din340[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din341[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din342[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din343[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din344[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din345[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din346[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din347[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din348[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din349[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din350[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din351[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_23[20]        dout[20]      14600      14600 -2147483648 -2147483648
c      din352[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din353[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din354[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din355[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din356[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din357[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din358[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din359[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din364[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din365[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din366[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din367[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din362[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din363[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din360[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din361[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din960[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din961[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din962[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din963[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din964[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din965[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din966[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din967[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din968[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din969[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din970[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din971[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din972[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din973[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din974[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din975[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din976[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din977[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din978[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din979[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din980[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din981[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din982[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din983[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din984[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din985[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din986[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din987[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din988[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din989[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din990[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din991[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din992[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din993[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din994[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din995[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din996[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din997[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din998[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din999[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1004[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1005[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1006[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1007[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1002[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1003[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1000[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1001[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din896[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din897[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din898[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din899[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din900[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din901[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din902[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din903[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din904[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din905[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din906[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din907[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din908[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din909[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din910[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din911[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din912[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din913[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din914[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din915[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din916[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din917[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din918[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din919[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din920[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din921[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din922[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din923[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din924[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din925[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din926[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din927[20]        dout[20]      21200      21200 -2147483648 -2147483648
c   mux_3_117[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din928[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din929[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din930[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din931[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din932[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din933[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din934[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din935[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din768[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din769[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din770[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din771[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din772[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din773[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din774[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din775[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din776[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din777[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din778[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din779[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din780[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din781[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din782[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din783[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din784[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din785[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din786[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din787[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din788[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din789[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din790[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din791[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din792[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din793[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din794[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din795[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din796[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din797[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din798[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din799[20]        dout[20]      21200      21200 -2147483648 -2147483648
c   mux_3_101[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din800[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din801[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din802[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din803[20]        dout[20]      21200      21200 -2147483648 -2147483648
c   mux_1_402[20]        dout[20]      19550      19550 -2147483648 -2147483648
c   mux_1_403[20]        dout[20]      19550      19550 -2147483648 -2147483648
c      din512[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din513[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din514[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din515[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din516[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din517[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din518[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din519[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din520[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din521[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din522[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din523[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din524[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din525[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din526[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din527[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din528[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din529[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din530[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din531[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din532[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din533[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din534[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din535[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din536[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din537[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din538[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din539[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din540[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din541[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din542[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din543[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_35[20]        dout[20]      14600      14600 -2147483648 -2147483648
c    mux_3_69[20]        dout[20]      16250      16250 -2147483648 -2147483648
c   mux_2_137[20]        dout[20]      17900      17900 -2147483648 -2147483648
c   mux_1_273[20]        dout[20]      19550      19550 -2147483648 -2147483648
c      din544[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din545[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1072[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1073[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1074[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1075[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1076[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1077[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1078[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1079[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1080[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1081[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1082[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1083[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1084[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1085[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1086[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1087[20]        dout[20]      17900      17900 -2147483648 -2147483648
c      din128[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din129[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din130[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din131[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din132[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din133[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din134[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din135[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din136[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din137[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din138[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din139[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din140[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din141[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din142[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din143[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din144[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din145[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din146[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din147[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din148[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din149[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din150[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din151[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din152[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din153[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din154[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din155[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din156[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din157[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din158[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din159[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_11[20]        dout[20]      14600      14600 -2147483648 -2147483648
c    mux_3_21[20]        dout[20]      16250      16250 -2147483648 -2147483648
c      din160[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din161[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din162[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din163[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din164[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din165[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din166[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din167[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din192[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din193[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din194[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din195[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din196[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din197[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din198[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din199[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din200[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din201[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din202[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din203[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din204[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din205[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din206[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din207[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din208[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din209[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din210[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din211[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din212[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din213[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din214[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din215[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din216[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din217[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din218[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din219[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din220[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din221[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din222[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din223[20]        dout[20]      21200      21200 -2147483648 -2147483648
c    mux_4_15[20]        dout[20]      14600      14600 -2147483648 -2147483648
c      din224[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din225[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din226[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din227[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din228[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din229[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din230[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din231[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din236[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din237[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din238[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din239[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din234[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din235[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din232[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din233[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1136[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1137[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1138[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1139[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1140[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1141[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1142[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1143[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1144[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1145[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1146[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1147[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1148[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1149[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1150[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1151[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1088[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1089[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1090[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1091[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1092[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1093[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1094[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1095[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1096[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1097[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1098[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1099[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1100[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1101[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1102[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1103[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1104[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1105[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1106[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1107[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1108[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1109[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1110[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1111[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1112[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1113[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1114[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1115[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1116[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1117[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1118[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1119[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1120[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1121[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1122[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1123[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1124[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1125[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1126[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1127[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1132[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1133[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1134[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1135[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1130[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1131[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1128[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1129[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1200[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1201[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1202[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1203[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1204[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1205[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1206[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1207[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1208[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1209[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1210[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1211[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1212[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1213[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1214[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1215[20]        dout[20]      17900      17900 -2147483648 -2147483648
c       din64[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din65[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din66[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din67[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din68[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din69[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din70[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din71[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din72[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din73[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din74[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din75[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din76[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din77[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din78[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din79[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din80[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din81[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din82[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din83[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din84[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din85[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din86[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din87[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din88[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din89[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din90[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din91[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din92[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din93[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din94[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din95[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     mux_4_7[20]        dout[20]      14600      14600 -2147483648 -2147483648
c       din96[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din97[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din98[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din99[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din100[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din101[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din102[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din103[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din108[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din109[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din110[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din111[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din106[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din107[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din104[20]        dout[20]      21200      21200 -2147483648 -2147483648
c      din105[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     din1264[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1265[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1266[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1267[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1268[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1269[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1270[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1271[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1272[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1273[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1274[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1275[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1276[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1277[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1278[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1279[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1216[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1217[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1218[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1219[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1220[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1221[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1222[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1223[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1224[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1225[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1226[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1227[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1228[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1229[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1230[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1231[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1232[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1233[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1234[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1235[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1236[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1237[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1238[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1239[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1240[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1241[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1242[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1243[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1244[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1245[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1246[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1247[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1248[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1249[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1250[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1251[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1252[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1253[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1254[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1255[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1260[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1261[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1262[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1263[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1258[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1259[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1256[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1257[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1152[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1153[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1154[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1155[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1156[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1157[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1158[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1159[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1160[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1161[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1162[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1163[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1164[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1165[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1166[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1167[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1168[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1169[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1170[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1171[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1172[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1173[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1174[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1175[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1176[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1177[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1178[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1179[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1180[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1181[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1182[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1183[20]        dout[20]      17900      17900 -2147483648 -2147483648
c   mux_3_149[20]        dout[20]      12950      12950 -2147483648 -2147483648
c     din1184[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1185[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1186[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1187[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1188[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1189[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1190[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1191[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1024[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1025[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1026[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1027[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1028[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1029[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1030[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1031[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1032[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1033[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1034[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1035[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1036[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1037[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1038[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1039[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1040[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1041[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1042[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1043[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1044[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1045[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1046[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1047[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1048[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1049[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1050[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1051[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1052[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1053[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1054[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1055[20]        dout[20]      17900      17900 -2147483648 -2147483648
c   mux_3_133[20]        dout[20]      12950      12950 -2147483648 -2147483648
c     din1056[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1057[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1058[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     din1059[20]        dout[20]      17900      17900 -2147483648 -2147483648
c   mux_1_530[20]        dout[20]      16250      16250 -2147483648 -2147483648
c   mux_1_531[20]        dout[20]      16250      16250 -2147483648 -2147483648
c        din0[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din1[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din2[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din3[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din4[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din5[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din6[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din7[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din8[20]        dout[20]      21200      21200 -2147483648 -2147483648
c        din9[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din10[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din11[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din12[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din13[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din14[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din15[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din16[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din17[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din18[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din19[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din20[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din21[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din22[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din23[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din24[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din25[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din26[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din27[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din28[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din29[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din30[20]        dout[20]      21200      21200 -2147483648 -2147483648
c       din31[20]        dout[20]      21200      21200 -2147483648 -2147483648
c     mux_4_3[20]        dout[20]      14600      14600 -2147483648 -2147483648
c     mux_3_5[20]        dout[20]      16250      16250 -2147483648 -2147483648
c     mux_2_8[20]        dout[20]      17900      17900 -2147483648 -2147483648
c     mux_2_9[20]        dout[20]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[20]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[20]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[20]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[20]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[20]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[20]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[20]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[20]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[20]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[20]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[20]       4850       4850 -2147483648 -2147483648
c      din576[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din577[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din578[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din579[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din580[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din581[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din582[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din583[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din584[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din585[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din586[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din587[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din588[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din589[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din590[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din591[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din592[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din593[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din594[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din595[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din596[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din597[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din598[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din599[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din600[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din601[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din602[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din603[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din604[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din605[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din606[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din607[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_39[21]        dout[21]      14600      14600 -2147483648 -2147483648
c      din608[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din609[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din610[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din611[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din612[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din613[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din614[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din615[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din620[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din621[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din622[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din623[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din618[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din619[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din616[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din617[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din704[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din705[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din706[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din707[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din708[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din709[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din710[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din711[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din712[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din713[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din714[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din715[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din716[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din717[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din718[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din719[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din720[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din721[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din722[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din723[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din724[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din725[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din726[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din727[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din728[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din729[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din730[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din731[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din732[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din733[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din734[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din735[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_47[21]        dout[21]      14600      14600 -2147483648 -2147483648
c      din736[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din737[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din738[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din739[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din740[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din741[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din742[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din743[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din748[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din749[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din750[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din751[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din746[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din747[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din744[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din745[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din640[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din641[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din642[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din643[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din644[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din645[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din646[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din647[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din648[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din649[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din650[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din651[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din652[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din653[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din654[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din655[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din656[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din657[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din658[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din659[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din660[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din661[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din662[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din663[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din664[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din665[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din666[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din667[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din668[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din669[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din670[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din671[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_43[21]        dout[21]      14600      14600 -2147483648 -2147483648
c    mux_3_85[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din672[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din673[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din674[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din675[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din676[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din677[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din678[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din679[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din816[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din817[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din818[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din819[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din820[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din821[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din822[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din823[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din824[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din825[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din826[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din827[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din828[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din829[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din830[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din831[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din880[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din881[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din882[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din883[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din884[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din885[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din886[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din887[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din888[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din889[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din890[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din891[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din892[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din893[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din894[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din895[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din256[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din257[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din258[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din259[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din260[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din261[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din262[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din263[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din264[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din265[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din266[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din267[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din268[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din269[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din270[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din271[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din272[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din273[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din274[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din275[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din276[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din277[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din278[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din279[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din280[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din281[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din282[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din283[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din284[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din285[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din286[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din287[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_19[21]        dout[21]      14600      14600 -2147483648 -2147483648
c    mux_3_37[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din288[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din289[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din290[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din291[21]        dout[21]      21200      21200 -2147483648 -2147483648
c   mux_1_146[21]        dout[21]      19550      19550 -2147483648 -2147483648
c   mux_1_147[21]        dout[21]      19550      19550 -2147483648 -2147483648
c      din384[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din385[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din386[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din387[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din388[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din389[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din390[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din391[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din392[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din393[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din394[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din395[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din396[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din397[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din398[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din399[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din400[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din401[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din402[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din403[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din404[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din405[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din406[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din407[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din408[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din409[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din410[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din411[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din412[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din413[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din414[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din415[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_27[21]        dout[21]      14600      14600 -2147483648 -2147483648
c    mux_3_53[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din416[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din417[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din418[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din419[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din420[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din421[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din422[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din423[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din448[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din449[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din450[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din451[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din452[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din453[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din454[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din455[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din456[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din457[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din458[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din459[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din460[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din461[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din462[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din463[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din464[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din465[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din466[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din467[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din468[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din469[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din470[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din471[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din472[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din473[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din474[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din475[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din476[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din477[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din478[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din479[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_31[21]        dout[21]      14600      14600 -2147483648 -2147483648
c      din480[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din481[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din482[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din483[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din484[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din485[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din486[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din487[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din492[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din493[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din494[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din495[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din490[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din491[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din488[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din489[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din832[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din833[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din834[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din835[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din836[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din837[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din838[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din839[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din840[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din841[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din842[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din843[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din844[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din845[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din846[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din847[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din848[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din849[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din850[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din851[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din852[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din853[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din854[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din855[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din856[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din857[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din858[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din859[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din860[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din861[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din862[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din863[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din864[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din865[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din866[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din867[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din868[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din869[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din870[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din871[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din876[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din877[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din878[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din879[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din874[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din875[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din872[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din873[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din944[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din945[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din946[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din947[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din948[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din949[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din950[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din951[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din952[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din953[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din954[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din955[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din956[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din957[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din958[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din959[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1008[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1009[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1010[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1011[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1012[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1013[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1014[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1015[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1016[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1017[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1018[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1019[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1020[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1021[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1022[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1023[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din320[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din321[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din322[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din323[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din324[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din325[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din326[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din327[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din328[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din329[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din330[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din331[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din332[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din333[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din334[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din335[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din336[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din337[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din338[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din339[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din340[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din341[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din342[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din343[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din344[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din345[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din346[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din347[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din348[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din349[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din350[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din351[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_23[21]        dout[21]      14600      14600 -2147483648 -2147483648
c      din352[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din353[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din354[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din355[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din356[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din357[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din358[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din359[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din364[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din365[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din366[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din367[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din362[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din363[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din360[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din361[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din960[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din961[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din962[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din963[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din964[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din965[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din966[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din967[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din968[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din969[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din970[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din971[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din972[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din973[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din974[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din975[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din976[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din977[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din978[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din979[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din980[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din981[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din982[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din983[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din984[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din985[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din986[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din987[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din988[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din989[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din990[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din991[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din992[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din993[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din994[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din995[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din996[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din997[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din998[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din999[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1004[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1005[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1006[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1007[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1002[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1003[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1000[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1001[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din896[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din897[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din898[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din899[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din900[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din901[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din902[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din903[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din904[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din905[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din906[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din907[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din908[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din909[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din910[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din911[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din912[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din913[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din914[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din915[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din916[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din917[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din918[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din919[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din920[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din921[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din922[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din923[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din924[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din925[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din926[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din927[21]        dout[21]      21200      21200 -2147483648 -2147483648
c   mux_3_117[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din928[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din929[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din930[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din931[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din932[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din933[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din934[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din935[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din768[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din769[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din770[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din771[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din772[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din773[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din774[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din775[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din776[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din777[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din778[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din779[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din780[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din781[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din782[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din783[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din784[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din785[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din786[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din787[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din788[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din789[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din790[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din791[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din792[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din793[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din794[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din795[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din796[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din797[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din798[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din799[21]        dout[21]      21200      21200 -2147483648 -2147483648
c   mux_3_101[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din800[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din801[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din802[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din803[21]        dout[21]      21200      21200 -2147483648 -2147483648
c   mux_1_402[21]        dout[21]      19550      19550 -2147483648 -2147483648
c   mux_1_403[21]        dout[21]      19550      19550 -2147483648 -2147483648
c      din512[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din513[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din514[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din515[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din516[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din517[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din518[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din519[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din520[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din521[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din522[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din523[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din524[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din525[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din526[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din527[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din528[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din529[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din530[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din531[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din532[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din533[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din534[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din535[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din536[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din537[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din538[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din539[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din540[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din541[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din542[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din543[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_35[21]        dout[21]      14600      14600 -2147483648 -2147483648
c    mux_3_69[21]        dout[21]      16250      16250 -2147483648 -2147483648
c   mux_2_137[21]        dout[21]      17900      17900 -2147483648 -2147483648
c   mux_1_273[21]        dout[21]      19550      19550 -2147483648 -2147483648
c      din544[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din545[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1072[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1073[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1074[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1075[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1076[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1077[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1078[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1079[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1080[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1081[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1082[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1083[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1084[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1085[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1086[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1087[21]        dout[21]      17900      17900 -2147483648 -2147483648
c      din128[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din129[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din130[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din131[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din132[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din133[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din134[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din135[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din136[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din137[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din138[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din139[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din140[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din141[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din142[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din143[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din144[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din145[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din146[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din147[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din148[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din149[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din150[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din151[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din152[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din153[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din154[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din155[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din156[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din157[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din158[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din159[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_11[21]        dout[21]      14600      14600 -2147483648 -2147483648
c    mux_3_21[21]        dout[21]      16250      16250 -2147483648 -2147483648
c      din160[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din161[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din162[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din163[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din164[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din165[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din166[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din167[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din192[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din193[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din194[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din195[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din196[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din197[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din198[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din199[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din200[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din201[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din202[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din203[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din204[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din205[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din206[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din207[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din208[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din209[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din210[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din211[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din212[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din213[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din214[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din215[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din216[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din217[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din218[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din219[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din220[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din221[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din222[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din223[21]        dout[21]      21200      21200 -2147483648 -2147483648
c    mux_4_15[21]        dout[21]      14600      14600 -2147483648 -2147483648
c      din224[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din225[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din226[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din227[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din228[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din229[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din230[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din231[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din236[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din237[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din238[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din239[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din234[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din235[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din232[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din233[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1136[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1137[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1138[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1139[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1140[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1141[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1142[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1143[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1144[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1145[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1146[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1147[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1148[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1149[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1150[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1151[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1088[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1089[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1090[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1091[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1092[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1093[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1094[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1095[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1096[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1097[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1098[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1099[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1100[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1101[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1102[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1103[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1104[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1105[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1106[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1107[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1108[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1109[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1110[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1111[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1112[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1113[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1114[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1115[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1116[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1117[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1118[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1119[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1120[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1121[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1122[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1123[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1124[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1125[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1126[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1127[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1132[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1133[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1134[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1135[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1130[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1131[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1128[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1129[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1200[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1201[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1202[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1203[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1204[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1205[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1206[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1207[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1208[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1209[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1210[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1211[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1212[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1213[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1214[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1215[21]        dout[21]      17900      17900 -2147483648 -2147483648
c       din64[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din65[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din66[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din67[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din68[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din69[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din70[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din71[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din72[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din73[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din74[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din75[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din76[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din77[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din78[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din79[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din80[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din81[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din82[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din83[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din84[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din85[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din86[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din87[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din88[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din89[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din90[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din91[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din92[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din93[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din94[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din95[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     mux_4_7[21]        dout[21]      14600      14600 -2147483648 -2147483648
c       din96[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din97[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din98[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din99[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din100[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din101[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din102[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din103[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din108[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din109[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din110[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din111[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din106[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din107[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din104[21]        dout[21]      21200      21200 -2147483648 -2147483648
c      din105[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     din1264[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1265[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1266[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1267[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1268[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1269[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1270[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1271[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1272[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1273[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1274[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1275[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1276[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1277[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1278[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1279[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1216[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1217[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1218[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1219[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1220[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1221[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1222[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1223[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1224[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1225[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1226[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1227[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1228[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1229[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1230[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1231[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1232[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1233[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1234[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1235[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1236[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1237[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1238[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1239[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1240[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1241[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1242[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1243[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1244[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1245[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1246[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1247[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1248[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1249[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1250[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1251[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1252[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1253[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1254[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1255[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1260[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1261[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1262[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1263[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1258[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1259[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1256[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1257[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1152[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1153[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1154[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1155[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1156[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1157[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1158[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1159[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1160[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1161[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1162[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1163[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1164[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1165[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1166[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1167[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1168[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1169[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1170[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1171[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1172[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1173[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1174[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1175[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1176[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1177[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1178[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1179[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1180[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1181[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1182[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1183[21]        dout[21]      17900      17900 -2147483648 -2147483648
c   mux_3_149[21]        dout[21]      12950      12950 -2147483648 -2147483648
c     din1184[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1185[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1186[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1187[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1188[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1189[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1190[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1191[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1024[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1025[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1026[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1027[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1028[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1029[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1030[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1031[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1032[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1033[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1034[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1035[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1036[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1037[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1038[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1039[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1040[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1041[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1042[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1043[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1044[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1045[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1046[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1047[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1048[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1049[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1050[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1051[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1052[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1053[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1054[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1055[21]        dout[21]      17900      17900 -2147483648 -2147483648
c   mux_3_133[21]        dout[21]      12950      12950 -2147483648 -2147483648
c     din1056[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1057[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1058[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     din1059[21]        dout[21]      17900      17900 -2147483648 -2147483648
c   mux_1_530[21]        dout[21]      16250      16250 -2147483648 -2147483648
c   mux_1_531[21]        dout[21]      16250      16250 -2147483648 -2147483648
c        din0[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din1[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din2[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din3[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din4[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din5[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din6[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din7[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din8[21]        dout[21]      21200      21200 -2147483648 -2147483648
c        din9[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din10[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din11[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din12[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din13[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din14[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din15[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din16[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din17[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din18[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din19[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din20[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din21[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din22[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din23[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din24[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din25[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din26[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din27[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din28[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din29[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din30[21]        dout[21]      21200      21200 -2147483648 -2147483648
c       din31[21]        dout[21]      21200      21200 -2147483648 -2147483648
c     mux_4_3[21]        dout[21]      14600      14600 -2147483648 -2147483648
c     mux_3_5[21]        dout[21]      16250      16250 -2147483648 -2147483648
c     mux_2_8[21]        dout[21]      17900      17900 -2147483648 -2147483648
c     mux_2_9[21]        dout[21]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[21]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[21]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[21]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[21]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[21]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[21]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[21]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[21]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[21]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[21]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[21]       4850       4850 -2147483648 -2147483648
c      din576[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din577[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din578[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din579[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din580[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din581[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din582[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din583[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din584[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din585[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din586[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din587[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din588[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din589[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din590[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din591[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din592[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din593[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din594[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din595[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din596[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din597[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din598[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din599[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din600[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din601[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din602[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din603[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din604[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din605[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din606[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din607[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_39[22]        dout[22]      14600      14600 -2147483648 -2147483648
c      din608[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din609[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din610[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din611[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din612[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din613[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din614[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din615[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din620[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din621[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din622[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din623[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din618[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din619[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din616[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din617[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din704[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din705[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din706[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din707[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din708[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din709[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din710[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din711[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din712[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din713[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din714[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din715[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din716[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din717[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din718[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din719[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din720[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din721[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din722[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din723[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din724[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din725[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din726[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din727[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din728[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din729[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din730[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din731[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din732[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din733[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din734[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din735[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_47[22]        dout[22]      14600      14600 -2147483648 -2147483648
c      din736[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din737[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din738[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din739[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din740[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din741[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din742[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din743[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din748[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din749[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din750[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din751[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din746[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din747[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din744[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din745[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din640[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din641[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din642[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din643[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din644[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din645[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din646[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din647[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din648[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din649[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din650[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din651[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din652[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din653[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din654[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din655[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din656[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din657[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din658[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din659[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din660[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din661[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din662[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din663[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din664[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din665[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din666[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din667[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din668[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din669[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din670[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din671[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_43[22]        dout[22]      14600      14600 -2147483648 -2147483648
c    mux_3_85[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din672[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din673[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din674[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din675[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din676[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din677[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din678[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din679[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din816[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din817[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din818[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din819[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din820[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din821[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din822[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din823[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din824[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din825[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din826[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din827[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din828[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din829[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din830[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din831[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din880[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din881[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din882[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din883[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din884[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din885[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din886[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din887[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din888[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din889[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din890[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din891[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din892[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din893[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din894[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din895[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din256[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din257[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din258[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din259[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din260[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din261[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din262[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din263[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din264[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din265[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din266[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din267[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din268[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din269[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din270[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din271[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din272[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din273[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din274[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din275[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din276[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din277[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din278[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din279[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din280[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din281[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din282[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din283[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din284[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din285[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din286[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din287[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_19[22]        dout[22]      14600      14600 -2147483648 -2147483648
c    mux_3_37[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din288[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din289[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din290[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din291[22]        dout[22]      21200      21200 -2147483648 -2147483648
c   mux_1_146[22]        dout[22]      19550      19550 -2147483648 -2147483648
c   mux_1_147[22]        dout[22]      19550      19550 -2147483648 -2147483648
c      din384[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din385[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din386[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din387[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din388[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din389[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din390[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din391[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din392[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din393[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din394[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din395[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din396[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din397[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din398[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din399[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din400[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din401[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din402[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din403[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din404[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din405[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din406[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din407[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din408[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din409[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din410[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din411[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din412[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din413[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din414[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din415[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_27[22]        dout[22]      14600      14600 -2147483648 -2147483648
c    mux_3_53[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din416[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din417[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din418[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din419[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din420[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din421[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din422[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din423[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din448[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din449[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din450[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din451[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din452[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din453[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din454[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din455[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din456[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din457[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din458[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din459[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din460[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din461[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din462[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din463[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din464[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din465[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din466[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din467[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din468[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din469[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din470[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din471[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din472[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din473[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din474[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din475[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din476[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din477[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din478[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din479[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_31[22]        dout[22]      14600      14600 -2147483648 -2147483648
c      din480[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din481[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din482[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din483[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din484[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din485[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din486[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din487[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din492[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din493[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din494[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din495[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din490[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din491[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din488[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din489[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din832[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din833[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din834[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din835[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din836[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din837[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din838[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din839[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din840[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din841[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din842[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din843[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din844[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din845[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din846[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din847[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din848[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din849[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din850[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din851[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din852[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din853[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din854[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din855[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din856[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din857[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din858[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din859[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din860[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din861[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din862[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din863[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din864[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din865[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din866[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din867[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din868[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din869[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din870[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din871[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din876[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din877[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din878[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din879[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din874[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din875[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din872[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din873[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din944[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din945[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din946[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din947[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din948[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din949[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din950[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din951[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din952[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din953[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din954[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din955[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din956[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din957[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din958[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din959[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1008[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1009[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1010[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1011[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1012[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1013[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1014[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1015[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1016[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1017[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1018[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1019[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1020[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1021[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1022[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1023[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din320[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din321[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din322[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din323[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din324[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din325[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din326[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din327[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din328[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din329[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din330[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din331[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din332[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din333[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din334[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din335[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din336[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din337[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din338[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din339[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din340[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din341[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din342[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din343[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din344[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din345[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din346[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din347[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din348[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din349[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din350[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din351[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_23[22]        dout[22]      14600      14600 -2147483648 -2147483648
c      din352[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din353[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din354[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din355[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din356[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din357[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din358[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din359[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din364[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din365[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din366[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din367[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din362[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din363[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din360[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din361[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din960[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din961[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din962[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din963[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din964[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din965[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din966[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din967[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din968[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din969[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din970[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din971[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din972[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din973[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din974[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din975[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din976[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din977[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din978[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din979[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din980[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din981[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din982[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din983[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din984[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din985[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din986[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din987[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din988[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din989[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din990[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din991[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din992[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din993[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din994[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din995[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din996[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din997[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din998[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din999[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1004[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1005[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1006[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1007[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1002[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1003[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1000[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1001[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din896[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din897[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din898[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din899[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din900[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din901[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din902[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din903[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din904[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din905[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din906[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din907[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din908[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din909[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din910[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din911[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din912[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din913[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din914[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din915[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din916[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din917[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din918[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din919[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din920[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din921[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din922[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din923[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din924[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din925[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din926[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din927[22]        dout[22]      21200      21200 -2147483648 -2147483648
c   mux_3_117[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din928[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din929[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din930[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din931[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din932[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din933[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din934[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din935[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din768[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din769[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din770[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din771[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din772[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din773[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din774[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din775[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din776[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din777[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din778[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din779[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din780[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din781[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din782[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din783[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din784[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din785[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din786[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din787[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din788[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din789[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din790[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din791[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din792[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din793[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din794[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din795[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din796[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din797[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din798[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din799[22]        dout[22]      21200      21200 -2147483648 -2147483648
c   mux_3_101[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din800[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din801[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din802[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din803[22]        dout[22]      21200      21200 -2147483648 -2147483648
c   mux_1_402[22]        dout[22]      19550      19550 -2147483648 -2147483648
c   mux_1_403[22]        dout[22]      19550      19550 -2147483648 -2147483648
c      din512[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din513[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din514[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din515[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din516[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din517[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din518[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din519[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din520[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din521[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din522[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din523[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din524[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din525[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din526[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din527[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din528[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din529[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din530[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din531[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din532[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din533[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din534[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din535[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din536[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din537[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din538[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din539[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din540[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din541[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din542[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din543[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_35[22]        dout[22]      14600      14600 -2147483648 -2147483648
c    mux_3_69[22]        dout[22]      16250      16250 -2147483648 -2147483648
c   mux_2_137[22]        dout[22]      17900      17900 -2147483648 -2147483648
c   mux_1_273[22]        dout[22]      19550      19550 -2147483648 -2147483648
c      din544[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din545[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1072[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1073[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1074[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1075[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1076[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1077[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1078[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1079[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1080[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1081[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1082[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1083[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1084[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1085[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1086[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1087[22]        dout[22]      17900      17900 -2147483648 -2147483648
c      din128[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din129[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din130[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din131[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din132[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din133[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din134[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din135[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din136[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din137[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din138[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din139[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din140[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din141[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din142[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din143[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din144[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din145[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din146[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din147[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din148[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din149[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din150[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din151[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din152[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din153[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din154[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din155[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din156[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din157[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din158[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din159[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_11[22]        dout[22]      14600      14600 -2147483648 -2147483648
c    mux_3_21[22]        dout[22]      16250      16250 -2147483648 -2147483648
c      din160[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din161[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din162[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din163[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din164[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din165[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din166[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din167[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din192[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din193[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din194[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din195[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din196[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din197[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din198[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din199[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din200[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din201[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din202[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din203[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din204[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din205[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din206[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din207[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din208[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din209[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din210[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din211[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din212[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din213[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din214[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din215[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din216[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din217[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din218[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din219[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din220[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din221[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din222[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din223[22]        dout[22]      21200      21200 -2147483648 -2147483648
c    mux_4_15[22]        dout[22]      14600      14600 -2147483648 -2147483648
c      din224[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din225[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din226[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din227[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din228[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din229[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din230[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din231[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din236[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din237[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din238[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din239[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din234[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din235[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din232[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din233[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1136[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1137[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1138[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1139[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1140[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1141[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1142[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1143[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1144[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1145[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1146[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1147[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1148[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1149[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1150[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1151[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1088[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1089[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1090[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1091[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1092[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1093[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1094[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1095[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1096[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1097[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1098[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1099[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1100[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1101[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1102[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1103[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1104[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1105[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1106[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1107[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1108[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1109[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1110[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1111[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1112[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1113[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1114[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1115[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1116[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1117[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1118[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1119[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1120[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1121[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1122[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1123[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1124[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1125[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1126[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1127[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1132[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1133[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1134[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1135[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1130[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1131[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1128[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1129[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1200[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1201[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1202[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1203[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1204[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1205[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1206[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1207[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1208[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1209[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1210[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1211[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1212[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1213[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1214[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1215[22]        dout[22]      17900      17900 -2147483648 -2147483648
c       din64[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din65[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din66[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din67[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din68[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din69[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din70[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din71[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din72[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din73[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din74[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din75[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din76[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din77[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din78[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din79[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din80[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din81[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din82[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din83[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din84[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din85[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din86[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din87[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din88[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din89[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din90[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din91[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din92[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din93[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din94[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din95[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     mux_4_7[22]        dout[22]      14600      14600 -2147483648 -2147483648
c       din96[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din97[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din98[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din99[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din100[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din101[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din102[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din103[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din108[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din109[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din110[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din111[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din106[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din107[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din104[22]        dout[22]      21200      21200 -2147483648 -2147483648
c      din105[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     din1264[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1265[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1266[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1267[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1268[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1269[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1270[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1271[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1272[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1273[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1274[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1275[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1276[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1277[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1278[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1279[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1216[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1217[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1218[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1219[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1220[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1221[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1222[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1223[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1224[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1225[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1226[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1227[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1228[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1229[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1230[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1231[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1232[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1233[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1234[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1235[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1236[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1237[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1238[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1239[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1240[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1241[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1242[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1243[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1244[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1245[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1246[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1247[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1248[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1249[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1250[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1251[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1252[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1253[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1254[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1255[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1260[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1261[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1262[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1263[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1258[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1259[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1256[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1257[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1152[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1153[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1154[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1155[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1156[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1157[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1158[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1159[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1160[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1161[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1162[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1163[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1164[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1165[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1166[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1167[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1168[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1169[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1170[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1171[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1172[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1173[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1174[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1175[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1176[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1177[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1178[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1179[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1180[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1181[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1182[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1183[22]        dout[22]      17900      17900 -2147483648 -2147483648
c   mux_3_149[22]        dout[22]      12950      12950 -2147483648 -2147483648
c     din1184[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1185[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1186[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1187[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1188[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1189[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1190[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1191[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1024[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1025[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1026[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1027[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1028[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1029[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1030[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1031[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1032[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1033[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1034[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1035[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1036[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1037[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1038[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1039[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1040[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1041[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1042[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1043[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1044[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1045[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1046[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1047[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1048[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1049[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1050[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1051[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1052[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1053[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1054[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1055[22]        dout[22]      17900      17900 -2147483648 -2147483648
c   mux_3_133[22]        dout[22]      12950      12950 -2147483648 -2147483648
c     din1056[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1057[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1058[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     din1059[22]        dout[22]      17900      17900 -2147483648 -2147483648
c   mux_1_530[22]        dout[22]      16250      16250 -2147483648 -2147483648
c   mux_1_531[22]        dout[22]      16250      16250 -2147483648 -2147483648
c        din0[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din1[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din2[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din3[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din4[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din5[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din6[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din7[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din8[22]        dout[22]      21200      21200 -2147483648 -2147483648
c        din9[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din10[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din11[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din12[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din13[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din14[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din15[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din16[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din17[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din18[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din19[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din20[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din21[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din22[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din23[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din24[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din25[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din26[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din27[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din28[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din29[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din30[22]        dout[22]      21200      21200 -2147483648 -2147483648
c       din31[22]        dout[22]      21200      21200 -2147483648 -2147483648
c     mux_4_3[22]        dout[22]      14600      14600 -2147483648 -2147483648
c     mux_3_5[22]        dout[22]      16250      16250 -2147483648 -2147483648
c     mux_2_8[22]        dout[22]      17900      17900 -2147483648 -2147483648
c     mux_2_9[22]        dout[22]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[22]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[22]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[22]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[22]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[22]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[22]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[22]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[22]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[22]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[22]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[22]       4850       4850 -2147483648 -2147483648
c      din576[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din577[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din578[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din579[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din580[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din581[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din582[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din583[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din584[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din585[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din586[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din587[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din588[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din589[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din590[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din591[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din592[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din593[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din594[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din595[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din596[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din597[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din598[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din599[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din600[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din601[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din602[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din603[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din604[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din605[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din606[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din607[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_39[23]        dout[23]      14600      14600 -2147483648 -2147483648
c      din608[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din609[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din610[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din611[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din612[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din613[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din614[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din615[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din620[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din621[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din622[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din623[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din618[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din619[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din616[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din617[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din704[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din705[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din706[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din707[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din708[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din709[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din710[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din711[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din712[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din713[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din714[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din715[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din716[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din717[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din718[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din719[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din720[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din721[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din722[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din723[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din724[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din725[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din726[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din727[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din728[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din729[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din730[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din731[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din732[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din733[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din734[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din735[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_47[23]        dout[23]      14600      14600 -2147483648 -2147483648
c      din736[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din737[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din738[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din739[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din740[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din741[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din742[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din743[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din748[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din749[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din750[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din751[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din746[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din747[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din744[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din745[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din640[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din641[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din642[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din643[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din644[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din645[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din646[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din647[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din648[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din649[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din650[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din651[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din652[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din653[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din654[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din655[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din656[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din657[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din658[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din659[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din660[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din661[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din662[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din663[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din664[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din665[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din666[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din667[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din668[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din669[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din670[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din671[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_43[23]        dout[23]      14600      14600 -2147483648 -2147483648
c    mux_3_85[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din672[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din673[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din674[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din675[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din676[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din677[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din678[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din679[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din816[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din817[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din818[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din819[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din820[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din821[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din822[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din823[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din824[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din825[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din826[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din827[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din828[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din829[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din830[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din831[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din880[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din881[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din882[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din883[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din884[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din885[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din886[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din887[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din888[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din889[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din890[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din891[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din892[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din893[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din894[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din895[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din256[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din257[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din258[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din259[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din260[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din261[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din262[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din263[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din264[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din265[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din266[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din267[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din268[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din269[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din270[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din271[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din272[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din273[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din274[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din275[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din276[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din277[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din278[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din279[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din280[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din281[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din282[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din283[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din284[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din285[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din286[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din287[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_19[23]        dout[23]      14600      14600 -2147483648 -2147483648
c    mux_3_37[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din288[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din289[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din290[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din291[23]        dout[23]      21200      21200 -2147483648 -2147483648
c   mux_1_146[23]        dout[23]      19550      19550 -2147483648 -2147483648
c   mux_1_147[23]        dout[23]      19550      19550 -2147483648 -2147483648
c      din384[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din385[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din386[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din387[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din388[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din389[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din390[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din391[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din392[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din393[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din394[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din395[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din396[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din397[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din398[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din399[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din400[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din401[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din402[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din403[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din404[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din405[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din406[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din407[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din408[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din409[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din410[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din411[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din412[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din413[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din414[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din415[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_27[23]        dout[23]      14600      14600 -2147483648 -2147483648
c    mux_3_53[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din416[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din417[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din418[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din419[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din420[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din421[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din422[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din423[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din448[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din449[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din450[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din451[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din452[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din453[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din454[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din455[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din456[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din457[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din458[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din459[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din460[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din461[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din462[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din463[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din464[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din465[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din466[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din467[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din468[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din469[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din470[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din471[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din472[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din473[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din474[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din475[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din476[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din477[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din478[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din479[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_31[23]        dout[23]      14600      14600 -2147483648 -2147483648
c      din480[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din481[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din482[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din483[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din484[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din485[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din486[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din487[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din492[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din493[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din494[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din495[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din490[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din491[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din488[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din489[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din832[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din833[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din834[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din835[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din836[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din837[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din838[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din839[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din840[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din841[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din842[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din843[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din844[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din845[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din846[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din847[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din848[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din849[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din850[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din851[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din852[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din853[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din854[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din855[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din856[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din857[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din858[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din859[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din860[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din861[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din862[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din863[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din864[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din865[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din866[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din867[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din868[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din869[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din870[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din871[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din876[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din877[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din878[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din879[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din874[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din875[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din872[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din873[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din944[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din945[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din946[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din947[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din948[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din949[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din950[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din951[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din952[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din953[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din954[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din955[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din956[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din957[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din958[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din959[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1008[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1009[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1010[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1011[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1012[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1013[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1014[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1015[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1016[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1017[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1018[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1019[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1020[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1021[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1022[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1023[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din320[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din321[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din322[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din323[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din324[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din325[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din326[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din327[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din328[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din329[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din330[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din331[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din332[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din333[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din334[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din335[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din336[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din337[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din338[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din339[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din340[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din341[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din342[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din343[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din344[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din345[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din346[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din347[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din348[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din349[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din350[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din351[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_23[23]        dout[23]      14600      14600 -2147483648 -2147483648
c      din352[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din353[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din354[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din355[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din356[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din357[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din358[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din359[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din364[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din365[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din366[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din367[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din362[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din363[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din360[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din361[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din960[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din961[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din962[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din963[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din964[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din965[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din966[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din967[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din968[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din969[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din970[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din971[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din972[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din973[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din974[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din975[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din976[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din977[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din978[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din979[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din980[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din981[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din982[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din983[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din984[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din985[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din986[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din987[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din988[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din989[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din990[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din991[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din992[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din993[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din994[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din995[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din996[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din997[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din998[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din999[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1004[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1005[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1006[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1007[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1002[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1003[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1000[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1001[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din896[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din897[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din898[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din899[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din900[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din901[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din902[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din903[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din904[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din905[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din906[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din907[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din908[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din909[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din910[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din911[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din912[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din913[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din914[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din915[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din916[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din917[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din918[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din919[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din920[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din921[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din922[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din923[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din924[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din925[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din926[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din927[23]        dout[23]      21200      21200 -2147483648 -2147483648
c   mux_3_117[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din928[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din929[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din930[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din931[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din932[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din933[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din934[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din935[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din768[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din769[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din770[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din771[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din772[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din773[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din774[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din775[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din776[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din777[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din778[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din779[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din780[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din781[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din782[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din783[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din784[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din785[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din786[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din787[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din788[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din789[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din790[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din791[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din792[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din793[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din794[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din795[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din796[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din797[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din798[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din799[23]        dout[23]      21200      21200 -2147483648 -2147483648
c   mux_3_101[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din800[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din801[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din802[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din803[23]        dout[23]      21200      21200 -2147483648 -2147483648
c   mux_1_402[23]        dout[23]      19550      19550 -2147483648 -2147483648
c   mux_1_403[23]        dout[23]      19550      19550 -2147483648 -2147483648
c      din512[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din513[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din514[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din515[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din516[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din517[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din518[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din519[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din520[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din521[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din522[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din523[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din524[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din525[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din526[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din527[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din528[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din529[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din530[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din531[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din532[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din533[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din534[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din535[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din536[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din537[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din538[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din539[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din540[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din541[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din542[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din543[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_35[23]        dout[23]      14600      14600 -2147483648 -2147483648
c    mux_3_69[23]        dout[23]      16250      16250 -2147483648 -2147483648
c   mux_2_137[23]        dout[23]      17900      17900 -2147483648 -2147483648
c   mux_1_273[23]        dout[23]      19550      19550 -2147483648 -2147483648
c      din544[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din545[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1072[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1073[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1074[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1075[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1076[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1077[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1078[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1079[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1080[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1081[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1082[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1083[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1084[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1085[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1086[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1087[23]        dout[23]      17900      17900 -2147483648 -2147483648
c      din128[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din129[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din130[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din131[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din132[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din133[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din134[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din135[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din136[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din137[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din138[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din139[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din140[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din141[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din142[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din143[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din144[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din145[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din146[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din147[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din148[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din149[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din150[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din151[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din152[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din153[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din154[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din155[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din156[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din157[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din158[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din159[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_11[23]        dout[23]      14600      14600 -2147483648 -2147483648
c    mux_3_21[23]        dout[23]      16250      16250 -2147483648 -2147483648
c      din160[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din161[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din162[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din163[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din164[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din165[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din166[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din167[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din192[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din193[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din194[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din195[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din196[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din197[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din198[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din199[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din200[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din201[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din202[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din203[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din204[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din205[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din206[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din207[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din208[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din209[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din210[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din211[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din212[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din213[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din214[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din215[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din216[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din217[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din218[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din219[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din220[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din221[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din222[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din223[23]        dout[23]      21200      21200 -2147483648 -2147483648
c    mux_4_15[23]        dout[23]      14600      14600 -2147483648 -2147483648
c      din224[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din225[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din226[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din227[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din228[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din229[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din230[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din231[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din236[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din237[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din238[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din239[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din234[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din235[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din232[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din233[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1136[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1137[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1138[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1139[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1140[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1141[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1142[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1143[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1144[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1145[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1146[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1147[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1148[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1149[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1150[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1151[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1088[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1089[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1090[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1091[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1092[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1093[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1094[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1095[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1096[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1097[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1098[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1099[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1100[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1101[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1102[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1103[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1104[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1105[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1106[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1107[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1108[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1109[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1110[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1111[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1112[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1113[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1114[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1115[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1116[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1117[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1118[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1119[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1120[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1121[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1122[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1123[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1124[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1125[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1126[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1127[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1132[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1133[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1134[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1135[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1130[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1131[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1128[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1129[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1200[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1201[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1202[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1203[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1204[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1205[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1206[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1207[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1208[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1209[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1210[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1211[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1212[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1213[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1214[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1215[23]        dout[23]      17900      17900 -2147483648 -2147483648
c       din64[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din65[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din66[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din67[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din68[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din69[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din70[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din71[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din72[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din73[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din74[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din75[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din76[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din77[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din78[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din79[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din80[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din81[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din82[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din83[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din84[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din85[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din86[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din87[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din88[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din89[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din90[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din91[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din92[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din93[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din94[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din95[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     mux_4_7[23]        dout[23]      14600      14600 -2147483648 -2147483648
c       din96[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din97[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din98[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din99[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din100[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din101[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din102[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din103[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din108[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din109[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din110[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din111[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din106[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din107[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din104[23]        dout[23]      21200      21200 -2147483648 -2147483648
c      din105[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     din1264[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1265[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1266[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1267[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1268[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1269[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1270[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1271[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1272[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1273[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1274[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1275[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1276[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1277[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1278[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1279[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1216[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1217[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1218[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1219[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1220[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1221[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1222[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1223[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1224[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1225[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1226[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1227[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1228[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1229[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1230[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1231[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1232[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1233[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1234[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1235[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1236[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1237[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1238[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1239[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1240[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1241[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1242[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1243[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1244[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1245[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1246[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1247[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1248[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1249[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1250[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1251[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1252[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1253[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1254[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1255[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1260[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1261[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1262[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1263[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1258[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1259[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1256[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1257[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1152[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1153[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1154[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1155[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1156[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1157[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1158[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1159[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1160[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1161[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1162[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1163[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1164[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1165[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1166[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1167[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1168[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1169[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1170[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1171[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1172[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1173[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1174[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1175[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1176[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1177[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1178[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1179[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1180[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1181[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1182[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1183[23]        dout[23]      17900      17900 -2147483648 -2147483648
c   mux_3_149[23]        dout[23]      12950      12950 -2147483648 -2147483648
c     din1184[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1185[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1186[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1187[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1188[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1189[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1190[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1191[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1024[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1025[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1026[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1027[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1028[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1029[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1030[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1031[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1032[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1033[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1034[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1035[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1036[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1037[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1038[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1039[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1040[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1041[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1042[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1043[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1044[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1045[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1046[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1047[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1048[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1049[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1050[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1051[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1052[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1053[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1054[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1055[23]        dout[23]      17900      17900 -2147483648 -2147483648
c   mux_3_133[23]        dout[23]      12950      12950 -2147483648 -2147483648
c     din1056[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1057[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1058[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     din1059[23]        dout[23]      17900      17900 -2147483648 -2147483648
c   mux_1_530[23]        dout[23]      16250      16250 -2147483648 -2147483648
c   mux_1_531[23]        dout[23]      16250      16250 -2147483648 -2147483648
c        din0[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din1[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din2[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din3[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din4[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din5[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din6[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din7[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din8[23]        dout[23]      21200      21200 -2147483648 -2147483648
c        din9[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din10[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din11[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din12[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din13[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din14[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din15[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din16[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din17[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din18[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din19[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din20[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din21[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din22[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din23[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din24[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din25[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din26[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din27[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din28[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din29[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din30[23]        dout[23]      21200      21200 -2147483648 -2147483648
c       din31[23]        dout[23]      21200      21200 -2147483648 -2147483648
c     mux_4_3[23]        dout[23]      14600      14600 -2147483648 -2147483648
c     mux_3_5[23]        dout[23]      16250      16250 -2147483648 -2147483648
c     mux_2_8[23]        dout[23]      17900      17900 -2147483648 -2147483648
c     mux_2_9[23]        dout[23]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[23]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[23]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[23]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[23]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[23]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[23]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[23]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[23]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[23]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[23]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[23]       4850       4850 -2147483648 -2147483648
c      din576[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din577[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din578[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din579[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din580[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din581[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din582[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din583[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din584[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din585[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din586[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din587[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din588[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din589[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din590[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din591[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din592[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din593[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din594[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din595[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din596[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din597[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din598[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din599[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din600[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din601[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din602[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din603[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din604[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din605[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din606[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din607[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_39[24]        dout[24]      14600      14600 -2147483648 -2147483648
c      din608[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din609[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din610[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din611[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din612[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din613[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din614[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din615[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din620[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din621[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din622[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din623[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din618[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din619[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din616[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din617[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din704[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din705[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din706[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din707[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din708[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din709[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din710[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din711[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din712[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din713[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din714[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din715[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din716[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din717[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din718[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din719[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din720[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din721[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din722[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din723[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din724[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din725[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din726[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din727[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din728[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din729[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din730[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din731[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din732[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din733[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din734[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din735[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_47[24]        dout[24]      14600      14600 -2147483648 -2147483648
c      din736[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din737[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din738[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din739[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din740[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din741[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din742[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din743[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din748[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din749[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din750[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din751[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din746[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din747[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din744[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din745[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din640[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din641[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din642[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din643[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din644[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din645[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din646[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din647[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din648[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din649[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din650[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din651[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din652[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din653[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din654[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din655[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din656[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din657[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din658[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din659[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din660[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din661[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din662[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din663[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din664[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din665[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din666[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din667[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din668[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din669[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din670[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din671[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_43[24]        dout[24]      14600      14600 -2147483648 -2147483648
c    mux_3_85[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din672[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din673[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din674[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din675[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din676[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din677[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din678[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din679[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din816[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din817[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din818[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din819[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din820[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din821[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din822[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din823[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din824[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din825[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din826[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din827[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din828[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din829[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din830[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din831[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din880[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din881[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din882[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din883[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din884[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din885[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din886[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din887[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din888[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din889[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din890[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din891[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din892[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din893[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din894[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din895[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din256[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din257[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din258[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din259[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din260[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din261[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din262[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din263[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din264[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din265[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din266[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din267[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din268[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din269[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din270[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din271[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din272[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din273[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din274[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din275[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din276[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din277[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din278[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din279[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din280[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din281[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din282[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din283[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din284[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din285[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din286[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din287[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_19[24]        dout[24]      14600      14600 -2147483648 -2147483648
c    mux_3_37[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din288[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din289[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din290[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din291[24]        dout[24]      21200      21200 -2147483648 -2147483648
c   mux_1_146[24]        dout[24]      19550      19550 -2147483648 -2147483648
c   mux_1_147[24]        dout[24]      19550      19550 -2147483648 -2147483648
c      din384[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din385[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din386[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din387[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din388[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din389[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din390[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din391[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din392[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din393[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din394[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din395[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din396[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din397[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din398[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din399[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din400[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din401[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din402[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din403[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din404[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din405[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din406[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din407[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din408[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din409[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din410[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din411[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din412[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din413[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din414[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din415[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_27[24]        dout[24]      14600      14600 -2147483648 -2147483648
c    mux_3_53[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din416[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din417[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din418[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din419[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din420[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din421[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din422[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din423[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din448[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din449[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din450[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din451[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din452[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din453[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din454[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din455[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din456[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din457[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din458[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din459[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din460[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din461[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din462[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din463[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din464[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din465[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din466[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din467[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din468[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din469[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din470[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din471[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din472[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din473[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din474[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din475[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din476[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din477[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din478[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din479[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_31[24]        dout[24]      14600      14600 -2147483648 -2147483648
c      din480[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din481[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din482[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din483[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din484[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din485[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din486[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din487[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din492[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din493[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din494[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din495[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din490[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din491[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din488[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din489[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din832[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din833[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din834[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din835[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din836[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din837[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din838[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din839[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din840[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din841[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din842[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din843[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din844[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din845[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din846[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din847[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din848[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din849[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din850[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din851[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din852[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din853[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din854[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din855[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din856[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din857[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din858[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din859[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din860[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din861[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din862[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din863[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din864[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din865[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din866[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din867[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din868[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din869[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din870[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din871[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din876[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din877[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din878[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din879[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din874[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din875[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din872[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din873[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din944[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din945[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din946[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din947[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din948[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din949[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din950[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din951[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din952[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din953[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din954[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din955[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din956[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din957[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din958[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din959[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1008[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1009[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1010[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1011[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1012[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1013[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1014[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1015[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1016[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1017[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1018[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1019[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1020[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1021[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1022[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1023[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din320[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din321[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din322[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din323[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din324[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din325[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din326[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din327[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din328[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din329[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din330[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din331[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din332[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din333[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din334[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din335[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din336[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din337[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din338[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din339[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din340[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din341[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din342[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din343[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din344[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din345[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din346[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din347[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din348[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din349[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din350[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din351[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_23[24]        dout[24]      14600      14600 -2147483648 -2147483648
c      din352[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din353[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din354[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din355[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din356[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din357[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din358[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din359[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din364[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din365[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din366[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din367[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din362[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din363[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din360[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din361[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din960[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din961[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din962[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din963[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din964[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din965[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din966[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din967[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din968[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din969[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din970[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din971[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din972[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din973[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din974[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din975[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din976[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din977[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din978[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din979[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din980[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din981[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din982[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din983[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din984[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din985[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din986[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din987[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din988[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din989[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din990[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din991[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din992[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din993[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din994[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din995[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din996[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din997[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din998[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din999[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1004[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1005[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1006[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1007[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1002[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1003[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1000[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1001[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din896[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din897[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din898[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din899[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din900[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din901[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din902[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din903[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din904[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din905[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din906[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din907[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din908[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din909[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din910[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din911[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din912[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din913[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din914[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din915[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din916[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din917[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din918[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din919[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din920[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din921[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din922[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din923[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din924[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din925[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din926[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din927[24]        dout[24]      21200      21200 -2147483648 -2147483648
c   mux_3_117[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din928[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din929[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din930[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din931[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din932[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din933[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din934[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din935[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din768[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din769[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din770[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din771[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din772[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din773[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din774[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din775[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din776[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din777[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din778[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din779[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din780[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din781[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din782[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din783[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din784[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din785[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din786[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din787[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din788[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din789[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din790[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din791[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din792[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din793[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din794[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din795[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din796[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din797[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din798[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din799[24]        dout[24]      21200      21200 -2147483648 -2147483648
c   mux_3_101[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din800[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din801[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din802[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din803[24]        dout[24]      21200      21200 -2147483648 -2147483648
c   mux_1_402[24]        dout[24]      19550      19550 -2147483648 -2147483648
c   mux_1_403[24]        dout[24]      19550      19550 -2147483648 -2147483648
c      din512[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din513[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din514[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din515[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din516[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din517[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din518[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din519[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din520[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din521[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din522[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din523[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din524[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din525[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din526[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din527[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din528[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din529[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din530[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din531[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din532[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din533[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din534[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din535[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din536[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din537[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din538[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din539[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din540[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din541[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din542[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din543[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_35[24]        dout[24]      14600      14600 -2147483648 -2147483648
c    mux_3_69[24]        dout[24]      16250      16250 -2147483648 -2147483648
c   mux_2_137[24]        dout[24]      17900      17900 -2147483648 -2147483648
c   mux_1_273[24]        dout[24]      19550      19550 -2147483648 -2147483648
c      din544[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din545[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1072[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1073[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1074[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1075[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1076[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1077[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1078[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1079[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1080[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1081[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1082[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1083[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1084[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1085[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1086[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1087[24]        dout[24]      17900      17900 -2147483648 -2147483648
c      din128[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din129[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din130[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din131[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din132[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din133[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din134[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din135[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din136[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din137[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din138[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din139[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din140[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din141[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din142[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din143[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din144[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din145[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din146[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din147[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din148[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din149[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din150[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din151[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din152[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din153[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din154[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din155[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din156[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din157[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din158[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din159[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_11[24]        dout[24]      14600      14600 -2147483648 -2147483648
c    mux_3_21[24]        dout[24]      16250      16250 -2147483648 -2147483648
c      din160[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din161[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din162[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din163[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din164[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din165[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din166[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din167[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din192[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din193[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din194[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din195[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din196[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din197[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din198[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din199[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din200[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din201[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din202[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din203[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din204[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din205[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din206[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din207[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din208[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din209[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din210[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din211[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din212[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din213[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din214[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din215[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din216[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din217[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din218[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din219[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din220[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din221[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din222[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din223[24]        dout[24]      21200      21200 -2147483648 -2147483648
c    mux_4_15[24]        dout[24]      14600      14600 -2147483648 -2147483648
c      din224[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din225[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din226[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din227[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din228[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din229[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din230[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din231[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din236[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din237[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din238[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din239[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din234[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din235[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din232[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din233[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1136[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1137[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1138[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1139[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1140[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1141[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1142[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1143[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1144[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1145[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1146[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1147[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1148[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1149[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1150[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1151[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1088[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1089[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1090[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1091[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1092[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1093[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1094[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1095[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1096[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1097[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1098[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1099[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1100[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1101[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1102[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1103[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1104[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1105[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1106[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1107[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1108[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1109[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1110[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1111[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1112[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1113[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1114[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1115[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1116[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1117[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1118[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1119[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1120[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1121[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1122[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1123[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1124[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1125[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1126[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1127[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1132[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1133[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1134[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1135[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1130[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1131[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1128[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1129[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1200[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1201[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1202[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1203[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1204[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1205[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1206[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1207[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1208[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1209[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1210[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1211[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1212[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1213[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1214[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1215[24]        dout[24]      17900      17900 -2147483648 -2147483648
c       din64[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din65[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din66[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din67[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din68[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din69[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din70[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din71[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din72[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din73[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din74[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din75[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din76[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din77[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din78[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din79[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din80[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din81[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din82[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din83[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din84[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din85[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din86[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din87[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din88[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din89[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din90[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din91[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din92[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din93[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din94[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din95[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     mux_4_7[24]        dout[24]      14600      14600 -2147483648 -2147483648
c       din96[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din97[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din98[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din99[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din100[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din101[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din102[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din103[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din108[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din109[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din110[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din111[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din106[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din107[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din104[24]        dout[24]      21200      21200 -2147483648 -2147483648
c      din105[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     din1264[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1265[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1266[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1267[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1268[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1269[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1270[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1271[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1272[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1273[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1274[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1275[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1276[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1277[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1278[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1279[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1216[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1217[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1218[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1219[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1220[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1221[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1222[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1223[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1224[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1225[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1226[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1227[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1228[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1229[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1230[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1231[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1232[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1233[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1234[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1235[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1236[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1237[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1238[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1239[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1240[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1241[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1242[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1243[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1244[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1245[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1246[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1247[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1248[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1249[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1250[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1251[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1252[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1253[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1254[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1255[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1260[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1261[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1262[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1263[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1258[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1259[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1256[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1257[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1152[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1153[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1154[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1155[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1156[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1157[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1158[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1159[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1160[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1161[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1162[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1163[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1164[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1165[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1166[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1167[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1168[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1169[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1170[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1171[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1172[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1173[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1174[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1175[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1176[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1177[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1178[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1179[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1180[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1181[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1182[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1183[24]        dout[24]      17900      17900 -2147483648 -2147483648
c   mux_3_149[24]        dout[24]      12950      12950 -2147483648 -2147483648
c     din1184[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1185[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1186[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1187[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1188[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1189[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1190[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1191[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1024[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1025[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1026[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1027[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1028[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1029[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1030[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1031[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1032[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1033[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1034[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1035[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1036[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1037[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1038[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1039[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1040[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1041[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1042[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1043[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1044[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1045[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1046[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1047[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1048[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1049[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1050[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1051[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1052[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1053[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1054[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1055[24]        dout[24]      17900      17900 -2147483648 -2147483648
c   mux_3_133[24]        dout[24]      12950      12950 -2147483648 -2147483648
c     din1056[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1057[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1058[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     din1059[24]        dout[24]      17900      17900 -2147483648 -2147483648
c   mux_1_530[24]        dout[24]      16250      16250 -2147483648 -2147483648
c   mux_1_531[24]        dout[24]      16250      16250 -2147483648 -2147483648
c        din0[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din1[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din2[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din3[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din4[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din5[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din6[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din7[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din8[24]        dout[24]      21200      21200 -2147483648 -2147483648
c        din9[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din10[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din11[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din12[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din13[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din14[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din15[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din16[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din17[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din18[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din19[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din20[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din21[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din22[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din23[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din24[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din25[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din26[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din27[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din28[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din29[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din30[24]        dout[24]      21200      21200 -2147483648 -2147483648
c       din31[24]        dout[24]      21200      21200 -2147483648 -2147483648
c     mux_4_3[24]        dout[24]      14600      14600 -2147483648 -2147483648
c     mux_3_5[24]        dout[24]      16250      16250 -2147483648 -2147483648
c     mux_2_8[24]        dout[24]      17900      17900 -2147483648 -2147483648
c     mux_2_9[24]        dout[24]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[24]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[24]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[24]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[24]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[24]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[24]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[24]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[24]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[24]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[24]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[24]       4850       4850 -2147483648 -2147483648
c      din576[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din577[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din578[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din579[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din580[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din581[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din582[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din583[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din584[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din585[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din586[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din587[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din588[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din589[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din590[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din591[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din592[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din593[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din594[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din595[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din596[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din597[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din598[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din599[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din600[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din601[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din602[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din603[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din604[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din605[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din606[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din607[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_39[25]        dout[25]      14600      14600 -2147483648 -2147483648
c      din608[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din609[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din610[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din611[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din612[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din613[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din614[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din615[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din620[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din621[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din622[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din623[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din618[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din619[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din616[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din617[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din704[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din705[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din706[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din707[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din708[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din709[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din710[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din711[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din712[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din713[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din714[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din715[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din716[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din717[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din718[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din719[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din720[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din721[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din722[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din723[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din724[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din725[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din726[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din727[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din728[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din729[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din730[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din731[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din732[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din733[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din734[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din735[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_47[25]        dout[25]      14600      14600 -2147483648 -2147483648
c      din736[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din737[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din738[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din739[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din740[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din741[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din742[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din743[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din748[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din749[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din750[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din751[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din746[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din747[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din744[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din745[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din640[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din641[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din642[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din643[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din644[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din645[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din646[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din647[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din648[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din649[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din650[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din651[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din652[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din653[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din654[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din655[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din656[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din657[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din658[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din659[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din660[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din661[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din662[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din663[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din664[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din665[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din666[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din667[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din668[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din669[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din670[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din671[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_43[25]        dout[25]      14600      14600 -2147483648 -2147483648
c    mux_3_85[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din672[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din673[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din674[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din675[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din676[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din677[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din678[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din679[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din816[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din817[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din818[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din819[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din820[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din821[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din822[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din823[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din824[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din825[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din826[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din827[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din828[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din829[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din830[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din831[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din880[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din881[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din882[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din883[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din884[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din885[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din886[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din887[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din888[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din889[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din890[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din891[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din892[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din893[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din894[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din895[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din256[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din257[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din258[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din259[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din260[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din261[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din262[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din263[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din264[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din265[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din266[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din267[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din268[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din269[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din270[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din271[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din272[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din273[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din274[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din275[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din276[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din277[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din278[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din279[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din280[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din281[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din282[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din283[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din284[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din285[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din286[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din287[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_19[25]        dout[25]      14600      14600 -2147483648 -2147483648
c    mux_3_37[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din288[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din289[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din290[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din291[25]        dout[25]      21200      21200 -2147483648 -2147483648
c   mux_1_146[25]        dout[25]      19550      19550 -2147483648 -2147483648
c   mux_1_147[25]        dout[25]      19550      19550 -2147483648 -2147483648
c      din384[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din385[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din386[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din387[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din388[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din389[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din390[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din391[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din392[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din393[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din394[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din395[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din396[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din397[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din398[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din399[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din400[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din401[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din402[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din403[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din404[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din405[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din406[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din407[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din408[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din409[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din410[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din411[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din412[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din413[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din414[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din415[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_27[25]        dout[25]      14600      14600 -2147483648 -2147483648
c    mux_3_53[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din416[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din417[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din418[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din419[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din420[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din421[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din422[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din423[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din448[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din449[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din450[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din451[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din452[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din453[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din454[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din455[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din456[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din457[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din458[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din459[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din460[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din461[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din462[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din463[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din464[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din465[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din466[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din467[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din468[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din469[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din470[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din471[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din472[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din473[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din474[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din475[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din476[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din477[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din478[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din479[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_31[25]        dout[25]      14600      14600 -2147483648 -2147483648
c      din480[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din481[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din482[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din483[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din484[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din485[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din486[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din487[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din492[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din493[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din494[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din495[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din490[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din491[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din488[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din489[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din832[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din833[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din834[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din835[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din836[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din837[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din838[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din839[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din840[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din841[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din842[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din843[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din844[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din845[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din846[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din847[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din848[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din849[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din850[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din851[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din852[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din853[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din854[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din855[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din856[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din857[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din858[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din859[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din860[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din861[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din862[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din863[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din864[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din865[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din866[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din867[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din868[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din869[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din870[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din871[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din876[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din877[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din878[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din879[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din874[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din875[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din872[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din873[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din944[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din945[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din946[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din947[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din948[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din949[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din950[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din951[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din952[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din953[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din954[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din955[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din956[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din957[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din958[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din959[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1008[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1009[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1010[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1011[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1012[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1013[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1014[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1015[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1016[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1017[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1018[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1019[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1020[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1021[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1022[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1023[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din320[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din321[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din322[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din323[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din324[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din325[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din326[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din327[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din328[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din329[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din330[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din331[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din332[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din333[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din334[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din335[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din336[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din337[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din338[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din339[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din340[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din341[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din342[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din343[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din344[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din345[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din346[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din347[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din348[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din349[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din350[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din351[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_23[25]        dout[25]      14600      14600 -2147483648 -2147483648
c      din352[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din353[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din354[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din355[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din356[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din357[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din358[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din359[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din364[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din365[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din366[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din367[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din362[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din363[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din360[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din361[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din960[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din961[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din962[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din963[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din964[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din965[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din966[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din967[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din968[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din969[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din970[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din971[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din972[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din973[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din974[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din975[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din976[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din977[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din978[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din979[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din980[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din981[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din982[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din983[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din984[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din985[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din986[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din987[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din988[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din989[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din990[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din991[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din992[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din993[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din994[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din995[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din996[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din997[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din998[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din999[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1004[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1005[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1006[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1007[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1002[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1003[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1000[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1001[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din896[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din897[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din898[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din899[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din900[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din901[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din902[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din903[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din904[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din905[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din906[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din907[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din908[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din909[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din910[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din911[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din912[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din913[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din914[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din915[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din916[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din917[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din918[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din919[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din920[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din921[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din922[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din923[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din924[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din925[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din926[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din927[25]        dout[25]      21200      21200 -2147483648 -2147483648
c   mux_3_117[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din928[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din929[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din930[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din931[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din932[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din933[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din934[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din935[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din768[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din769[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din770[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din771[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din772[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din773[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din774[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din775[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din776[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din777[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din778[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din779[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din780[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din781[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din782[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din783[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din784[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din785[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din786[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din787[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din788[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din789[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din790[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din791[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din792[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din793[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din794[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din795[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din796[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din797[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din798[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din799[25]        dout[25]      21200      21200 -2147483648 -2147483648
c   mux_3_101[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din800[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din801[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din802[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din803[25]        dout[25]      21200      21200 -2147483648 -2147483648
c   mux_1_402[25]        dout[25]      19550      19550 -2147483648 -2147483648
c   mux_1_403[25]        dout[25]      19550      19550 -2147483648 -2147483648
c      din512[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din513[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din514[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din515[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din516[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din517[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din518[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din519[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din520[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din521[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din522[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din523[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din524[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din525[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din526[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din527[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din528[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din529[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din530[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din531[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din532[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din533[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din534[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din535[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din536[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din537[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din538[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din539[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din540[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din541[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din542[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din543[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_35[25]        dout[25]      14600      14600 -2147483648 -2147483648
c    mux_3_69[25]        dout[25]      16250      16250 -2147483648 -2147483648
c   mux_2_137[25]        dout[25]      17900      17900 -2147483648 -2147483648
c   mux_1_273[25]        dout[25]      19550      19550 -2147483648 -2147483648
c      din544[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din545[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1072[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1073[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1074[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1075[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1076[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1077[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1078[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1079[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1080[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1081[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1082[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1083[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1084[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1085[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1086[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1087[25]        dout[25]      17900      17900 -2147483648 -2147483648
c      din128[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din129[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din130[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din131[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din132[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din133[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din134[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din135[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din136[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din137[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din138[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din139[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din140[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din141[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din142[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din143[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din144[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din145[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din146[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din147[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din148[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din149[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din150[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din151[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din152[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din153[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din154[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din155[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din156[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din157[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din158[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din159[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_11[25]        dout[25]      14600      14600 -2147483648 -2147483648
c    mux_3_21[25]        dout[25]      16250      16250 -2147483648 -2147483648
c      din160[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din161[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din162[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din163[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din164[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din165[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din166[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din167[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din192[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din193[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din194[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din195[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din196[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din197[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din198[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din199[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din200[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din201[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din202[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din203[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din204[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din205[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din206[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din207[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din208[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din209[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din210[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din211[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din212[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din213[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din214[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din215[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din216[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din217[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din218[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din219[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din220[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din221[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din222[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din223[25]        dout[25]      21200      21200 -2147483648 -2147483648
c    mux_4_15[25]        dout[25]      14600      14600 -2147483648 -2147483648
c      din224[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din225[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din226[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din227[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din228[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din229[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din230[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din231[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din236[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din237[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din238[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din239[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din234[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din235[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din232[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din233[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1136[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1137[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1138[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1139[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1140[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1141[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1142[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1143[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1144[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1145[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1146[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1147[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1148[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1149[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1150[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1151[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1088[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1089[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1090[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1091[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1092[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1093[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1094[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1095[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1096[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1097[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1098[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1099[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1100[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1101[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1102[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1103[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1104[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1105[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1106[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1107[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1108[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1109[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1110[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1111[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1112[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1113[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1114[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1115[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1116[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1117[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1118[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1119[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1120[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1121[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1122[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1123[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1124[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1125[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1126[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1127[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1132[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1133[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1134[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1135[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1130[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1131[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1128[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1129[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1200[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1201[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1202[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1203[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1204[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1205[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1206[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1207[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1208[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1209[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1210[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1211[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1212[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1213[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1214[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1215[25]        dout[25]      17900      17900 -2147483648 -2147483648
c       din64[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din65[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din66[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din67[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din68[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din69[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din70[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din71[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din72[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din73[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din74[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din75[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din76[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din77[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din78[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din79[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din80[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din81[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din82[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din83[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din84[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din85[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din86[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din87[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din88[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din89[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din90[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din91[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din92[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din93[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din94[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din95[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     mux_4_7[25]        dout[25]      14600      14600 -2147483648 -2147483648
c       din96[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din97[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din98[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din99[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din100[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din101[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din102[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din103[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din108[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din109[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din110[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din111[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din106[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din107[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din104[25]        dout[25]      21200      21200 -2147483648 -2147483648
c      din105[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     din1264[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1265[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1266[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1267[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1268[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1269[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1270[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1271[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1272[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1273[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1274[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1275[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1276[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1277[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1278[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1279[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1216[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1217[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1218[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1219[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1220[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1221[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1222[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1223[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1224[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1225[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1226[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1227[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1228[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1229[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1230[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1231[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1232[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1233[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1234[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1235[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1236[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1237[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1238[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1239[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1240[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1241[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1242[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1243[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1244[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1245[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1246[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1247[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1248[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1249[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1250[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1251[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1252[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1253[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1254[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1255[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1260[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1261[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1262[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1263[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1258[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1259[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1256[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1257[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1152[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1153[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1154[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1155[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1156[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1157[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1158[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1159[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1160[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1161[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1162[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1163[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1164[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1165[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1166[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1167[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1168[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1169[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1170[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1171[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1172[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1173[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1174[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1175[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1176[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1177[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1178[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1179[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1180[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1181[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1182[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1183[25]        dout[25]      17900      17900 -2147483648 -2147483648
c   mux_3_149[25]        dout[25]      12950      12950 -2147483648 -2147483648
c     din1184[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1185[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1186[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1187[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1188[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1189[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1190[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1191[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1024[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1025[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1026[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1027[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1028[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1029[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1030[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1031[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1032[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1033[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1034[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1035[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1036[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1037[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1038[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1039[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1040[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1041[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1042[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1043[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1044[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1045[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1046[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1047[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1048[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1049[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1050[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1051[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1052[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1053[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1054[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1055[25]        dout[25]      17900      17900 -2147483648 -2147483648
c   mux_3_133[25]        dout[25]      12950      12950 -2147483648 -2147483648
c     din1056[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1057[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1058[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     din1059[25]        dout[25]      17900      17900 -2147483648 -2147483648
c   mux_1_530[25]        dout[25]      16250      16250 -2147483648 -2147483648
c   mux_1_531[25]        dout[25]      16250      16250 -2147483648 -2147483648
c        din0[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din1[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din2[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din3[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din4[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din5[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din6[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din7[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din8[25]        dout[25]      21200      21200 -2147483648 -2147483648
c        din9[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din10[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din11[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din12[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din13[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din14[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din15[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din16[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din17[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din18[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din19[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din20[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din21[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din22[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din23[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din24[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din25[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din26[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din27[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din28[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din29[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din30[25]        dout[25]      21200      21200 -2147483648 -2147483648
c       din31[25]        dout[25]      21200      21200 -2147483648 -2147483648
c     mux_4_3[25]        dout[25]      14600      14600 -2147483648 -2147483648
c     mux_3_5[25]        dout[25]      16250      16250 -2147483648 -2147483648
c     mux_2_8[25]        dout[25]      17900      17900 -2147483648 -2147483648
c     mux_2_9[25]        dout[25]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[25]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[25]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[25]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[25]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[25]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[25]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[25]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[25]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[25]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[25]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[25]       4850       4850 -2147483648 -2147483648
c      din576[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din577[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din578[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din579[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din580[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din581[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din582[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din583[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din584[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din585[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din586[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din587[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din588[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din589[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din590[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din591[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din592[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din593[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din594[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din595[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din596[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din597[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din598[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din599[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din600[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din601[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din602[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din603[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din604[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din605[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din606[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din607[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_39[26]        dout[26]      14600      14600 -2147483648 -2147483648
c      din608[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din609[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din610[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din611[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din612[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din613[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din614[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din615[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din620[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din621[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din622[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din623[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din618[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din619[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din616[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din617[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din704[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din705[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din706[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din707[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din708[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din709[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din710[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din711[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din712[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din713[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din714[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din715[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din716[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din717[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din718[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din719[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din720[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din721[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din722[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din723[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din724[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din725[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din726[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din727[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din728[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din729[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din730[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din731[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din732[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din733[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din734[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din735[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_47[26]        dout[26]      14600      14600 -2147483648 -2147483648
c      din736[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din737[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din738[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din739[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din740[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din741[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din742[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din743[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din748[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din749[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din750[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din751[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din746[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din747[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din744[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din745[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din640[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din641[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din642[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din643[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din644[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din645[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din646[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din647[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din648[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din649[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din650[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din651[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din652[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din653[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din654[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din655[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din656[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din657[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din658[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din659[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din660[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din661[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din662[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din663[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din664[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din665[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din666[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din667[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din668[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din669[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din670[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din671[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_43[26]        dout[26]      14600      14600 -2147483648 -2147483648
c    mux_3_85[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din672[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din673[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din674[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din675[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din676[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din677[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din678[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din679[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din816[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din817[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din818[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din819[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din820[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din821[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din822[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din823[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din824[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din825[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din826[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din827[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din828[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din829[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din830[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din831[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din880[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din881[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din882[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din883[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din884[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din885[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din886[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din887[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din888[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din889[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din890[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din891[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din892[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din893[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din894[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din895[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din256[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din257[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din258[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din259[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din260[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din261[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din262[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din263[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din264[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din265[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din266[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din267[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din268[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din269[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din270[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din271[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din272[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din273[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din274[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din275[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din276[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din277[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din278[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din279[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din280[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din281[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din282[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din283[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din284[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din285[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din286[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din287[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_19[26]        dout[26]      14600      14600 -2147483648 -2147483648
c    mux_3_37[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din288[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din289[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din290[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din291[26]        dout[26]      21200      21200 -2147483648 -2147483648
c   mux_1_146[26]        dout[26]      19550      19550 -2147483648 -2147483648
c   mux_1_147[26]        dout[26]      19550      19550 -2147483648 -2147483648
c      din384[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din385[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din386[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din387[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din388[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din389[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din390[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din391[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din392[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din393[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din394[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din395[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din396[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din397[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din398[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din399[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din400[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din401[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din402[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din403[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din404[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din405[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din406[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din407[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din408[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din409[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din410[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din411[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din412[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din413[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din414[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din415[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_27[26]        dout[26]      14600      14600 -2147483648 -2147483648
c    mux_3_53[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din416[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din417[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din418[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din419[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din420[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din421[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din422[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din423[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din448[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din449[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din450[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din451[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din452[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din453[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din454[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din455[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din456[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din457[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din458[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din459[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din460[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din461[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din462[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din463[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din464[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din465[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din466[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din467[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din468[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din469[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din470[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din471[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din472[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din473[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din474[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din475[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din476[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din477[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din478[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din479[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_31[26]        dout[26]      14600      14600 -2147483648 -2147483648
c      din480[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din481[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din482[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din483[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din484[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din485[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din486[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din487[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din492[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din493[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din494[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din495[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din490[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din491[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din488[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din489[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din832[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din833[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din834[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din835[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din836[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din837[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din838[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din839[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din840[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din841[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din842[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din843[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din844[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din845[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din846[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din847[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din848[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din849[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din850[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din851[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din852[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din853[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din854[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din855[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din856[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din857[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din858[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din859[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din860[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din861[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din862[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din863[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din864[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din865[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din866[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din867[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din868[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din869[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din870[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din871[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din876[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din877[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din878[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din879[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din874[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din875[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din872[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din873[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din944[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din945[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din946[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din947[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din948[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din949[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din950[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din951[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din952[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din953[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din954[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din955[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din956[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din957[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din958[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din959[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1008[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1009[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1010[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1011[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1012[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1013[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1014[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1015[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1016[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1017[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1018[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1019[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1020[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1021[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1022[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1023[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din320[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din321[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din322[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din323[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din324[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din325[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din326[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din327[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din328[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din329[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din330[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din331[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din332[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din333[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din334[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din335[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din336[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din337[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din338[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din339[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din340[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din341[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din342[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din343[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din344[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din345[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din346[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din347[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din348[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din349[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din350[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din351[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_23[26]        dout[26]      14600      14600 -2147483648 -2147483648
c      din352[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din353[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din354[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din355[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din356[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din357[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din358[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din359[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din364[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din365[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din366[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din367[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din362[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din363[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din360[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din361[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din960[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din961[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din962[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din963[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din964[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din965[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din966[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din967[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din968[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din969[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din970[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din971[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din972[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din973[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din974[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din975[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din976[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din977[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din978[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din979[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din980[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din981[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din982[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din983[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din984[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din985[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din986[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din987[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din988[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din989[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din990[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din991[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din992[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din993[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din994[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din995[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din996[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din997[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din998[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din999[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1004[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1005[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1006[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1007[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1002[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1003[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1000[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1001[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din896[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din897[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din898[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din899[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din900[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din901[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din902[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din903[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din904[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din905[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din906[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din907[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din908[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din909[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din910[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din911[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din912[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din913[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din914[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din915[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din916[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din917[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din918[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din919[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din920[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din921[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din922[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din923[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din924[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din925[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din926[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din927[26]        dout[26]      21200      21200 -2147483648 -2147483648
c   mux_3_117[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din928[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din929[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din930[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din931[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din932[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din933[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din934[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din935[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din768[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din769[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din770[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din771[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din772[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din773[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din774[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din775[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din776[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din777[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din778[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din779[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din780[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din781[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din782[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din783[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din784[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din785[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din786[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din787[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din788[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din789[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din790[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din791[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din792[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din793[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din794[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din795[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din796[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din797[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din798[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din799[26]        dout[26]      21200      21200 -2147483648 -2147483648
c   mux_3_101[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din800[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din801[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din802[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din803[26]        dout[26]      21200      21200 -2147483648 -2147483648
c   mux_1_402[26]        dout[26]      19550      19550 -2147483648 -2147483648
c   mux_1_403[26]        dout[26]      19550      19550 -2147483648 -2147483648
c      din512[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din513[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din514[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din515[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din516[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din517[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din518[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din519[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din520[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din521[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din522[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din523[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din524[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din525[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din526[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din527[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din528[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din529[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din530[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din531[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din532[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din533[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din534[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din535[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din536[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din537[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din538[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din539[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din540[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din541[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din542[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din543[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_35[26]        dout[26]      14600      14600 -2147483648 -2147483648
c    mux_3_69[26]        dout[26]      16250      16250 -2147483648 -2147483648
c   mux_2_137[26]        dout[26]      17900      17900 -2147483648 -2147483648
c   mux_1_273[26]        dout[26]      19550      19550 -2147483648 -2147483648
c      din544[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din545[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1072[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1073[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1074[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1075[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1076[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1077[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1078[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1079[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1080[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1081[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1082[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1083[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1084[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1085[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1086[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1087[26]        dout[26]      17900      17900 -2147483648 -2147483648
c      din128[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din129[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din130[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din131[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din132[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din133[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din134[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din135[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din136[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din137[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din138[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din139[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din140[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din141[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din142[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din143[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din144[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din145[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din146[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din147[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din148[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din149[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din150[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din151[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din152[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din153[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din154[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din155[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din156[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din157[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din158[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din159[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_11[26]        dout[26]      14600      14600 -2147483648 -2147483648
c    mux_3_21[26]        dout[26]      16250      16250 -2147483648 -2147483648
c      din160[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din161[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din162[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din163[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din164[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din165[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din166[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din167[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din192[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din193[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din194[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din195[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din196[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din197[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din198[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din199[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din200[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din201[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din202[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din203[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din204[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din205[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din206[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din207[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din208[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din209[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din210[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din211[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din212[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din213[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din214[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din215[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din216[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din217[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din218[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din219[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din220[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din221[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din222[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din223[26]        dout[26]      21200      21200 -2147483648 -2147483648
c    mux_4_15[26]        dout[26]      14600      14600 -2147483648 -2147483648
c      din224[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din225[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din226[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din227[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din228[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din229[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din230[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din231[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din236[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din237[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din238[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din239[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din234[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din235[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din232[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din233[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1136[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1137[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1138[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1139[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1140[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1141[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1142[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1143[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1144[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1145[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1146[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1147[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1148[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1149[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1150[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1151[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1088[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1089[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1090[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1091[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1092[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1093[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1094[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1095[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1096[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1097[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1098[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1099[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1100[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1101[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1102[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1103[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1104[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1105[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1106[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1107[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1108[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1109[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1110[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1111[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1112[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1113[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1114[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1115[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1116[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1117[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1118[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1119[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1120[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1121[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1122[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1123[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1124[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1125[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1126[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1127[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1132[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1133[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1134[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1135[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1130[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1131[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1128[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1129[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1200[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1201[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1202[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1203[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1204[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1205[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1206[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1207[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1208[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1209[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1210[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1211[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1212[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1213[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1214[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1215[26]        dout[26]      17900      17900 -2147483648 -2147483648
c       din64[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din65[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din66[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din67[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din68[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din69[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din70[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din71[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din72[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din73[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din74[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din75[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din76[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din77[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din78[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din79[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din80[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din81[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din82[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din83[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din84[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din85[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din86[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din87[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din88[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din89[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din90[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din91[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din92[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din93[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din94[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din95[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     mux_4_7[26]        dout[26]      14600      14600 -2147483648 -2147483648
c       din96[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din97[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din98[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din99[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din100[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din101[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din102[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din103[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din108[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din109[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din110[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din111[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din106[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din107[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din104[26]        dout[26]      21200      21200 -2147483648 -2147483648
c      din105[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     din1264[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1265[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1266[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1267[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1268[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1269[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1270[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1271[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1272[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1273[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1274[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1275[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1276[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1277[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1278[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1279[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1216[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1217[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1218[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1219[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1220[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1221[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1222[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1223[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1224[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1225[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1226[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1227[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1228[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1229[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1230[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1231[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1232[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1233[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1234[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1235[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1236[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1237[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1238[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1239[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1240[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1241[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1242[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1243[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1244[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1245[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1246[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1247[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1248[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1249[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1250[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1251[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1252[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1253[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1254[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1255[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1260[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1261[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1262[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1263[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1258[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1259[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1256[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1257[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1152[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1153[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1154[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1155[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1156[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1157[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1158[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1159[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1160[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1161[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1162[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1163[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1164[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1165[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1166[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1167[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1168[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1169[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1170[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1171[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1172[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1173[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1174[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1175[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1176[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1177[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1178[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1179[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1180[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1181[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1182[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1183[26]        dout[26]      17900      17900 -2147483648 -2147483648
c   mux_3_149[26]        dout[26]      12950      12950 -2147483648 -2147483648
c     din1184[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1185[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1186[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1187[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1188[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1189[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1190[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1191[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1024[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1025[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1026[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1027[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1028[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1029[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1030[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1031[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1032[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1033[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1034[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1035[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1036[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1037[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1038[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1039[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1040[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1041[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1042[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1043[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1044[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1045[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1046[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1047[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1048[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1049[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1050[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1051[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1052[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1053[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1054[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1055[26]        dout[26]      17900      17900 -2147483648 -2147483648
c   mux_3_133[26]        dout[26]      12950      12950 -2147483648 -2147483648
c     din1056[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1057[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1058[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     din1059[26]        dout[26]      17900      17900 -2147483648 -2147483648
c   mux_1_530[26]        dout[26]      16250      16250 -2147483648 -2147483648
c   mux_1_531[26]        dout[26]      16250      16250 -2147483648 -2147483648
c        din0[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din1[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din2[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din3[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din4[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din5[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din6[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din7[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din8[26]        dout[26]      21200      21200 -2147483648 -2147483648
c        din9[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din10[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din11[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din12[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din13[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din14[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din15[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din16[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din17[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din18[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din19[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din20[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din21[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din22[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din23[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din24[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din25[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din26[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din27[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din28[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din29[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din30[26]        dout[26]      21200      21200 -2147483648 -2147483648
c       din31[26]        dout[26]      21200      21200 -2147483648 -2147483648
c     mux_4_3[26]        dout[26]      14600      14600 -2147483648 -2147483648
c     mux_3_5[26]        dout[26]      16250      16250 -2147483648 -2147483648
c     mux_2_8[26]        dout[26]      17900      17900 -2147483648 -2147483648
c     mux_2_9[26]        dout[26]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[26]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[26]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[26]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[26]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[26]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[26]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[26]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[26]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[26]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[26]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[26]       4850       4850 -2147483648 -2147483648
c      din576[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din577[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din578[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din579[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din580[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din581[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din582[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din583[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din584[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din585[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din586[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din587[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din588[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din589[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din590[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din591[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din592[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din593[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din594[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din595[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din596[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din597[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din598[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din599[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din600[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din601[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din602[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din603[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din604[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din605[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din606[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din607[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_39[27]        dout[27]      14600      14600 -2147483648 -2147483648
c      din608[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din609[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din610[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din611[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din612[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din613[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din614[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din615[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din620[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din621[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din622[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din623[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din618[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din619[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din616[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din617[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din704[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din705[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din706[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din707[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din708[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din709[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din710[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din711[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din712[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din713[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din714[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din715[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din716[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din717[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din718[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din719[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din720[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din721[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din722[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din723[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din724[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din725[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din726[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din727[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din728[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din729[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din730[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din731[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din732[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din733[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din734[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din735[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_47[27]        dout[27]      14600      14600 -2147483648 -2147483648
c      din736[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din737[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din738[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din739[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din740[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din741[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din742[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din743[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din748[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din749[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din750[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din751[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din746[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din747[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din744[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din745[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din640[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din641[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din642[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din643[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din644[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din645[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din646[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din647[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din648[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din649[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din650[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din651[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din652[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din653[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din654[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din655[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din656[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din657[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din658[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din659[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din660[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din661[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din662[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din663[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din664[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din665[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din666[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din667[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din668[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din669[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din670[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din671[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_43[27]        dout[27]      14600      14600 -2147483648 -2147483648
c    mux_3_85[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din672[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din673[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din674[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din675[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din676[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din677[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din678[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din679[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din816[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din817[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din818[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din819[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din820[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din821[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din822[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din823[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din824[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din825[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din826[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din827[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din828[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din829[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din830[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din831[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din880[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din881[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din882[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din883[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din884[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din885[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din886[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din887[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din888[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din889[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din890[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din891[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din892[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din893[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din894[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din895[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din256[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din257[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din258[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din259[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din260[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din261[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din262[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din263[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din264[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din265[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din266[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din267[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din268[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din269[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din270[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din271[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din272[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din273[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din274[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din275[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din276[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din277[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din278[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din279[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din280[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din281[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din282[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din283[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din284[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din285[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din286[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din287[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_19[27]        dout[27]      14600      14600 -2147483648 -2147483648
c    mux_3_37[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din288[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din289[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din290[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din291[27]        dout[27]      21200      21200 -2147483648 -2147483648
c   mux_1_146[27]        dout[27]      19550      19550 -2147483648 -2147483648
c   mux_1_147[27]        dout[27]      19550      19550 -2147483648 -2147483648
c      din384[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din385[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din386[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din387[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din388[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din389[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din390[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din391[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din392[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din393[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din394[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din395[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din396[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din397[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din398[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din399[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din400[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din401[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din402[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din403[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din404[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din405[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din406[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din407[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din408[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din409[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din410[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din411[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din412[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din413[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din414[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din415[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_27[27]        dout[27]      14600      14600 -2147483648 -2147483648
c    mux_3_53[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din416[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din417[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din418[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din419[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din420[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din421[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din422[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din423[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din448[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din449[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din450[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din451[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din452[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din453[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din454[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din455[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din456[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din457[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din458[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din459[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din460[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din461[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din462[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din463[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din464[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din465[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din466[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din467[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din468[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din469[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din470[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din471[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din472[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din473[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din474[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din475[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din476[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din477[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din478[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din479[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_31[27]        dout[27]      14600      14600 -2147483648 -2147483648
c      din480[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din481[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din482[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din483[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din484[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din485[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din486[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din487[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din492[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din493[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din494[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din495[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din490[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din491[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din488[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din489[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din832[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din833[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din834[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din835[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din836[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din837[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din838[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din839[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din840[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din841[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din842[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din843[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din844[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din845[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din846[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din847[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din848[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din849[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din850[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din851[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din852[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din853[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din854[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din855[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din856[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din857[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din858[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din859[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din860[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din861[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din862[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din863[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din864[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din865[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din866[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din867[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din868[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din869[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din870[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din871[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din876[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din877[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din878[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din879[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din874[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din875[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din872[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din873[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din944[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din945[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din946[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din947[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din948[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din949[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din950[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din951[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din952[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din953[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din954[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din955[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din956[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din957[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din958[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din959[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1008[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1009[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1010[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1011[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1012[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1013[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1014[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1015[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1016[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1017[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1018[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1019[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1020[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1021[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1022[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1023[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din320[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din321[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din322[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din323[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din324[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din325[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din326[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din327[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din328[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din329[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din330[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din331[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din332[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din333[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din334[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din335[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din336[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din337[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din338[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din339[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din340[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din341[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din342[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din343[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din344[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din345[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din346[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din347[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din348[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din349[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din350[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din351[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_23[27]        dout[27]      14600      14600 -2147483648 -2147483648
c      din352[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din353[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din354[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din355[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din356[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din357[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din358[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din359[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din364[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din365[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din366[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din367[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din362[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din363[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din360[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din361[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din960[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din961[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din962[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din963[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din964[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din965[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din966[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din967[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din968[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din969[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din970[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din971[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din972[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din973[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din974[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din975[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din976[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din977[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din978[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din979[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din980[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din981[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din982[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din983[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din984[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din985[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din986[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din987[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din988[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din989[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din990[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din991[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din992[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din993[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din994[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din995[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din996[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din997[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din998[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din999[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1004[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1005[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1006[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1007[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1002[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1003[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1000[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1001[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din896[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din897[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din898[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din899[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din900[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din901[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din902[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din903[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din904[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din905[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din906[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din907[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din908[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din909[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din910[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din911[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din912[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din913[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din914[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din915[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din916[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din917[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din918[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din919[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din920[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din921[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din922[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din923[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din924[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din925[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din926[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din927[27]        dout[27]      21200      21200 -2147483648 -2147483648
c   mux_3_117[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din928[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din929[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din930[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din931[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din932[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din933[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din934[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din935[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din768[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din769[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din770[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din771[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din772[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din773[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din774[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din775[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din776[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din777[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din778[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din779[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din780[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din781[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din782[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din783[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din784[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din785[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din786[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din787[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din788[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din789[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din790[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din791[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din792[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din793[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din794[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din795[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din796[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din797[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din798[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din799[27]        dout[27]      21200      21200 -2147483648 -2147483648
c   mux_3_101[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din800[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din801[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din802[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din803[27]        dout[27]      21200      21200 -2147483648 -2147483648
c   mux_1_402[27]        dout[27]      19550      19550 -2147483648 -2147483648
c   mux_1_403[27]        dout[27]      19550      19550 -2147483648 -2147483648
c      din512[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din513[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din514[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din515[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din516[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din517[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din518[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din519[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din520[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din521[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din522[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din523[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din524[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din525[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din526[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din527[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din528[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din529[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din530[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din531[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din532[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din533[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din534[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din535[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din536[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din537[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din538[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din539[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din540[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din541[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din542[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din543[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_35[27]        dout[27]      14600      14600 -2147483648 -2147483648
c    mux_3_69[27]        dout[27]      16250      16250 -2147483648 -2147483648
c   mux_2_137[27]        dout[27]      17900      17900 -2147483648 -2147483648
c   mux_1_273[27]        dout[27]      19550      19550 -2147483648 -2147483648
c      din544[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din545[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1072[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1073[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1074[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1075[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1076[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1077[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1078[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1079[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1080[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1081[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1082[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1083[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1084[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1085[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1086[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1087[27]        dout[27]      17900      17900 -2147483648 -2147483648
c      din128[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din129[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din130[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din131[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din132[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din133[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din134[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din135[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din136[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din137[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din138[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din139[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din140[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din141[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din142[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din143[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din144[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din145[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din146[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din147[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din148[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din149[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din150[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din151[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din152[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din153[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din154[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din155[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din156[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din157[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din158[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din159[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_11[27]        dout[27]      14600      14600 -2147483648 -2147483648
c    mux_3_21[27]        dout[27]      16250      16250 -2147483648 -2147483648
c      din160[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din161[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din162[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din163[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din164[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din165[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din166[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din167[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din192[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din193[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din194[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din195[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din196[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din197[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din198[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din199[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din200[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din201[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din202[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din203[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din204[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din205[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din206[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din207[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din208[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din209[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din210[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din211[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din212[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din213[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din214[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din215[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din216[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din217[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din218[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din219[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din220[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din221[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din222[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din223[27]        dout[27]      21200      21200 -2147483648 -2147483648
c    mux_4_15[27]        dout[27]      14600      14600 -2147483648 -2147483648
c      din224[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din225[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din226[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din227[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din228[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din229[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din230[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din231[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din236[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din237[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din238[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din239[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din234[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din235[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din232[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din233[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1136[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1137[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1138[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1139[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1140[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1141[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1142[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1143[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1144[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1145[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1146[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1147[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1148[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1149[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1150[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1151[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1088[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1089[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1090[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1091[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1092[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1093[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1094[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1095[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1096[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1097[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1098[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1099[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1100[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1101[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1102[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1103[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1104[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1105[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1106[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1107[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1108[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1109[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1110[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1111[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1112[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1113[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1114[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1115[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1116[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1117[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1118[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1119[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1120[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1121[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1122[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1123[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1124[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1125[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1126[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1127[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1132[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1133[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1134[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1135[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1130[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1131[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1128[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1129[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1200[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1201[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1202[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1203[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1204[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1205[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1206[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1207[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1208[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1209[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1210[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1211[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1212[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1213[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1214[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1215[27]        dout[27]      17900      17900 -2147483648 -2147483648
c       din64[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din65[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din66[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din67[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din68[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din69[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din70[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din71[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din72[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din73[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din74[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din75[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din76[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din77[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din78[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din79[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din80[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din81[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din82[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din83[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din84[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din85[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din86[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din87[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din88[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din89[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din90[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din91[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din92[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din93[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din94[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din95[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     mux_4_7[27]        dout[27]      14600      14600 -2147483648 -2147483648
c       din96[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din97[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din98[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din99[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din100[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din101[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din102[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din103[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din108[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din109[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din110[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din111[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din106[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din107[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din104[27]        dout[27]      21200      21200 -2147483648 -2147483648
c      din105[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     din1264[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1265[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1266[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1267[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1268[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1269[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1270[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1271[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1272[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1273[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1274[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1275[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1276[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1277[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1278[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1279[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1216[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1217[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1218[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1219[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1220[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1221[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1222[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1223[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1224[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1225[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1226[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1227[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1228[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1229[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1230[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1231[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1232[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1233[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1234[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1235[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1236[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1237[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1238[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1239[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1240[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1241[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1242[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1243[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1244[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1245[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1246[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1247[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1248[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1249[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1250[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1251[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1252[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1253[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1254[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1255[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1260[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1261[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1262[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1263[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1258[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1259[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1256[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1257[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1152[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1153[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1154[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1155[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1156[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1157[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1158[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1159[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1160[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1161[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1162[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1163[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1164[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1165[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1166[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1167[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1168[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1169[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1170[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1171[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1172[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1173[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1174[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1175[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1176[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1177[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1178[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1179[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1180[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1181[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1182[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1183[27]        dout[27]      17900      17900 -2147483648 -2147483648
c   mux_3_149[27]        dout[27]      12950      12950 -2147483648 -2147483648
c     din1184[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1185[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1186[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1187[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1188[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1189[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1190[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1191[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1024[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1025[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1026[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1027[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1028[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1029[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1030[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1031[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1032[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1033[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1034[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1035[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1036[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1037[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1038[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1039[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1040[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1041[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1042[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1043[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1044[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1045[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1046[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1047[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1048[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1049[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1050[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1051[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1052[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1053[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1054[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1055[27]        dout[27]      17900      17900 -2147483648 -2147483648
c   mux_3_133[27]        dout[27]      12950      12950 -2147483648 -2147483648
c     din1056[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1057[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1058[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     din1059[27]        dout[27]      17900      17900 -2147483648 -2147483648
c   mux_1_530[27]        dout[27]      16250      16250 -2147483648 -2147483648
c   mux_1_531[27]        dout[27]      16250      16250 -2147483648 -2147483648
c        din0[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din1[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din2[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din3[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din4[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din5[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din6[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din7[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din8[27]        dout[27]      21200      21200 -2147483648 -2147483648
c        din9[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din10[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din11[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din12[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din13[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din14[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din15[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din16[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din17[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din18[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din19[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din20[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din21[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din22[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din23[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din24[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din25[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din26[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din27[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din28[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din29[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din30[27]        dout[27]      21200      21200 -2147483648 -2147483648
c       din31[27]        dout[27]      21200      21200 -2147483648 -2147483648
c     mux_4_3[27]        dout[27]      14600      14600 -2147483648 -2147483648
c     mux_3_5[27]        dout[27]      16250      16250 -2147483648 -2147483648
c     mux_2_8[27]        dout[27]      17900      17900 -2147483648 -2147483648
c     mux_2_9[27]        dout[27]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[27]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[27]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[27]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[27]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[27]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[27]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[27]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[27]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[27]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[27]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[27]       4850       4850 -2147483648 -2147483648
c      din576[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din577[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din578[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din579[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din580[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din581[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din582[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din583[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din584[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din585[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din586[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din587[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din588[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din589[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din590[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din591[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din592[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din593[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din594[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din595[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din596[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din597[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din598[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din599[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din600[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din601[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din602[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din603[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din604[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din605[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din606[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din607[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_39[28]        dout[28]      14600      14600 -2147483648 -2147483648
c      din608[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din609[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din610[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din611[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din612[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din613[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din614[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din615[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din620[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din621[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din622[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din623[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din618[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din619[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din616[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din617[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din704[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din705[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din706[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din707[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din708[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din709[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din710[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din711[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din712[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din713[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din714[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din715[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din716[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din717[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din718[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din719[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din720[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din721[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din722[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din723[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din724[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din725[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din726[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din727[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din728[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din729[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din730[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din731[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din732[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din733[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din734[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din735[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_47[28]        dout[28]      14600      14600 -2147483648 -2147483648
c      din736[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din737[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din738[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din739[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din740[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din741[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din742[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din743[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din748[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din749[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din750[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din751[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din746[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din747[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din744[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din745[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din640[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din641[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din642[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din643[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din644[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din645[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din646[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din647[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din648[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din649[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din650[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din651[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din652[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din653[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din654[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din655[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din656[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din657[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din658[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din659[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din660[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din661[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din662[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din663[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din664[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din665[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din666[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din667[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din668[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din669[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din670[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din671[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_43[28]        dout[28]      14600      14600 -2147483648 -2147483648
c    mux_3_85[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din672[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din673[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din674[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din675[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din676[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din677[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din678[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din679[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din816[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din817[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din818[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din819[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din820[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din821[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din822[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din823[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din824[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din825[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din826[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din827[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din828[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din829[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din830[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din831[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din880[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din881[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din882[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din883[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din884[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din885[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din886[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din887[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din888[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din889[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din890[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din891[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din892[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din893[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din894[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din895[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din256[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din257[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din258[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din259[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din260[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din261[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din262[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din263[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din264[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din265[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din266[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din267[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din268[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din269[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din270[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din271[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din272[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din273[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din274[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din275[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din276[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din277[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din278[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din279[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din280[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din281[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din282[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din283[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din284[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din285[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din286[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din287[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_19[28]        dout[28]      14600      14600 -2147483648 -2147483648
c    mux_3_37[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din288[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din289[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din290[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din291[28]        dout[28]      21200      21200 -2147483648 -2147483648
c   mux_1_146[28]        dout[28]      19550      19550 -2147483648 -2147483648
c   mux_1_147[28]        dout[28]      19550      19550 -2147483648 -2147483648
c      din384[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din385[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din386[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din387[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din388[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din389[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din390[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din391[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din392[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din393[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din394[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din395[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din396[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din397[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din398[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din399[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din400[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din401[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din402[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din403[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din404[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din405[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din406[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din407[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din408[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din409[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din410[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din411[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din412[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din413[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din414[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din415[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_27[28]        dout[28]      14600      14600 -2147483648 -2147483648
c    mux_3_53[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din416[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din417[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din418[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din419[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din420[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din421[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din422[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din423[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din448[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din449[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din450[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din451[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din452[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din453[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din454[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din455[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din456[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din457[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din458[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din459[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din460[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din461[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din462[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din463[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din464[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din465[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din466[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din467[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din468[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din469[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din470[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din471[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din472[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din473[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din474[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din475[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din476[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din477[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din478[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din479[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_31[28]        dout[28]      14600      14600 -2147483648 -2147483648
c      din480[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din481[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din482[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din483[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din484[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din485[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din486[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din487[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din492[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din493[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din494[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din495[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din490[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din491[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din488[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din489[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din832[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din833[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din834[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din835[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din836[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din837[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din838[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din839[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din840[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din841[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din842[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din843[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din844[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din845[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din846[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din847[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din848[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din849[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din850[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din851[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din852[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din853[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din854[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din855[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din856[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din857[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din858[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din859[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din860[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din861[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din862[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din863[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din864[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din865[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din866[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din867[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din868[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din869[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din870[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din871[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din876[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din877[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din878[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din879[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din874[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din875[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din872[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din873[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din944[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din945[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din946[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din947[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din948[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din949[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din950[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din951[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din952[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din953[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din954[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din955[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din956[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din957[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din958[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din959[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1008[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1009[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1010[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1011[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1012[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1013[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1014[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1015[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1016[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1017[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1018[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1019[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1020[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1021[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1022[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1023[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din320[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din321[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din322[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din323[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din324[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din325[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din326[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din327[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din328[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din329[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din330[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din331[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din332[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din333[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din334[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din335[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din336[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din337[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din338[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din339[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din340[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din341[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din342[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din343[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din344[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din345[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din346[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din347[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din348[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din349[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din350[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din351[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_23[28]        dout[28]      14600      14600 -2147483648 -2147483648
c      din352[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din353[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din354[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din355[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din356[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din357[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din358[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din359[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din364[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din365[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din366[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din367[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din362[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din363[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din360[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din361[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din960[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din961[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din962[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din963[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din964[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din965[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din966[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din967[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din968[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din969[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din970[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din971[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din972[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din973[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din974[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din975[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din976[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din977[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din978[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din979[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din980[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din981[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din982[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din983[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din984[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din985[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din986[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din987[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din988[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din989[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din990[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din991[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din992[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din993[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din994[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din995[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din996[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din997[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din998[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din999[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1004[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1005[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1006[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1007[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1002[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1003[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1000[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1001[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din896[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din897[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din898[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din899[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din900[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din901[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din902[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din903[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din904[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din905[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din906[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din907[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din908[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din909[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din910[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din911[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din912[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din913[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din914[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din915[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din916[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din917[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din918[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din919[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din920[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din921[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din922[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din923[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din924[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din925[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din926[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din927[28]        dout[28]      21200      21200 -2147483648 -2147483648
c   mux_3_117[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din928[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din929[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din930[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din931[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din932[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din933[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din934[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din935[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din768[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din769[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din770[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din771[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din772[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din773[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din774[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din775[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din776[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din777[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din778[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din779[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din780[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din781[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din782[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din783[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din784[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din785[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din786[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din787[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din788[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din789[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din790[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din791[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din792[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din793[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din794[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din795[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din796[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din797[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din798[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din799[28]        dout[28]      21200      21200 -2147483648 -2147483648
c   mux_3_101[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din800[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din801[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din802[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din803[28]        dout[28]      21200      21200 -2147483648 -2147483648
c   mux_1_402[28]        dout[28]      19550      19550 -2147483648 -2147483648
c   mux_1_403[28]        dout[28]      19550      19550 -2147483648 -2147483648
c      din512[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din513[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din514[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din515[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din516[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din517[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din518[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din519[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din520[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din521[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din522[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din523[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din524[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din525[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din526[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din527[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din528[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din529[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din530[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din531[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din532[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din533[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din534[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din535[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din536[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din537[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din538[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din539[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din540[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din541[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din542[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din543[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_35[28]        dout[28]      14600      14600 -2147483648 -2147483648
c    mux_3_69[28]        dout[28]      16250      16250 -2147483648 -2147483648
c   mux_2_137[28]        dout[28]      17900      17900 -2147483648 -2147483648
c   mux_1_273[28]        dout[28]      19550      19550 -2147483648 -2147483648
c      din544[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din545[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1072[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1073[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1074[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1075[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1076[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1077[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1078[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1079[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1080[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1081[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1082[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1083[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1084[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1085[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1086[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1087[28]        dout[28]      17900      17900 -2147483648 -2147483648
c      din128[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din129[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din130[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din131[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din132[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din133[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din134[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din135[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din136[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din137[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din138[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din139[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din140[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din141[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din142[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din143[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din144[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din145[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din146[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din147[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din148[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din149[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din150[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din151[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din152[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din153[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din154[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din155[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din156[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din157[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din158[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din159[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_11[28]        dout[28]      14600      14600 -2147483648 -2147483648
c    mux_3_21[28]        dout[28]      16250      16250 -2147483648 -2147483648
c      din160[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din161[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din162[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din163[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din164[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din165[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din166[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din167[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din192[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din193[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din194[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din195[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din196[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din197[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din198[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din199[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din200[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din201[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din202[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din203[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din204[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din205[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din206[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din207[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din208[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din209[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din210[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din211[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din212[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din213[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din214[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din215[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din216[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din217[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din218[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din219[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din220[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din221[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din222[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din223[28]        dout[28]      21200      21200 -2147483648 -2147483648
c    mux_4_15[28]        dout[28]      14600      14600 -2147483648 -2147483648
c      din224[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din225[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din226[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din227[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din228[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din229[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din230[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din231[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din236[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din237[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din238[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din239[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din234[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din235[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din232[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din233[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1136[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1137[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1138[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1139[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1140[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1141[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1142[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1143[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1144[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1145[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1146[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1147[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1148[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1149[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1150[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1151[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1088[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1089[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1090[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1091[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1092[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1093[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1094[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1095[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1096[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1097[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1098[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1099[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1100[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1101[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1102[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1103[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1104[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1105[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1106[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1107[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1108[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1109[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1110[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1111[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1112[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1113[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1114[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1115[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1116[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1117[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1118[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1119[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1120[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1121[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1122[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1123[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1124[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1125[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1126[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1127[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1132[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1133[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1134[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1135[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1130[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1131[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1128[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1129[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1200[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1201[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1202[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1203[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1204[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1205[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1206[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1207[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1208[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1209[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1210[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1211[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1212[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1213[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1214[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1215[28]        dout[28]      17900      17900 -2147483648 -2147483648
c       din64[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din65[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din66[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din67[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din68[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din69[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din70[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din71[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din72[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din73[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din74[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din75[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din76[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din77[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din78[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din79[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din80[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din81[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din82[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din83[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din84[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din85[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din86[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din87[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din88[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din89[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din90[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din91[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din92[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din93[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din94[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din95[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     mux_4_7[28]        dout[28]      14600      14600 -2147483648 -2147483648
c       din96[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din97[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din98[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din99[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din100[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din101[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din102[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din103[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din108[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din109[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din110[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din111[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din106[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din107[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din104[28]        dout[28]      21200      21200 -2147483648 -2147483648
c      din105[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     din1264[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1265[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1266[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1267[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1268[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1269[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1270[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1271[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1272[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1273[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1274[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1275[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1276[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1277[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1278[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1279[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1216[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1217[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1218[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1219[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1220[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1221[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1222[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1223[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1224[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1225[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1226[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1227[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1228[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1229[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1230[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1231[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1232[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1233[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1234[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1235[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1236[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1237[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1238[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1239[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1240[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1241[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1242[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1243[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1244[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1245[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1246[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1247[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1248[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1249[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1250[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1251[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1252[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1253[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1254[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1255[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1260[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1261[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1262[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1263[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1258[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1259[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1256[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1257[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1152[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1153[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1154[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1155[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1156[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1157[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1158[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1159[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1160[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1161[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1162[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1163[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1164[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1165[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1166[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1167[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1168[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1169[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1170[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1171[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1172[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1173[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1174[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1175[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1176[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1177[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1178[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1179[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1180[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1181[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1182[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1183[28]        dout[28]      17900      17900 -2147483648 -2147483648
c   mux_3_149[28]        dout[28]      12950      12950 -2147483648 -2147483648
c     din1184[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1185[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1186[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1187[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1188[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1189[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1190[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1191[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1024[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1025[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1026[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1027[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1028[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1029[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1030[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1031[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1032[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1033[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1034[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1035[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1036[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1037[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1038[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1039[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1040[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1041[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1042[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1043[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1044[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1045[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1046[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1047[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1048[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1049[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1050[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1051[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1052[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1053[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1054[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1055[28]        dout[28]      17900      17900 -2147483648 -2147483648
c   mux_3_133[28]        dout[28]      12950      12950 -2147483648 -2147483648
c     din1056[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1057[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1058[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     din1059[28]        dout[28]      17900      17900 -2147483648 -2147483648
c   mux_1_530[28]        dout[28]      16250      16250 -2147483648 -2147483648
c   mux_1_531[28]        dout[28]      16250      16250 -2147483648 -2147483648
c        din0[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din1[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din2[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din3[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din4[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din5[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din6[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din7[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din8[28]        dout[28]      21200      21200 -2147483648 -2147483648
c        din9[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din10[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din11[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din12[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din13[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din14[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din15[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din16[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din17[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din18[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din19[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din20[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din21[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din22[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din23[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din24[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din25[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din26[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din27[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din28[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din29[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din30[28]        dout[28]      21200      21200 -2147483648 -2147483648
c       din31[28]        dout[28]      21200      21200 -2147483648 -2147483648
c     mux_4_3[28]        dout[28]      14600      14600 -2147483648 -2147483648
c     mux_3_5[28]        dout[28]      16250      16250 -2147483648 -2147483648
c     mux_2_8[28]        dout[28]      17900      17900 -2147483648 -2147483648
c     mux_2_9[28]        dout[28]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[28]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[28]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[28]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[28]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[28]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[28]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[28]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[28]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[28]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[28]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[28]       4850       4850 -2147483648 -2147483648
c      din576[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din577[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din578[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din579[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din580[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din581[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din582[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din583[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din584[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din585[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din586[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din587[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din588[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din589[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din590[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din591[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din592[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din593[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din594[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din595[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din596[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din597[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din598[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din599[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din600[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din601[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din602[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din603[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din604[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din605[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din606[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din607[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_39[29]        dout[29]      14600      14600 -2147483648 -2147483648
c      din608[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din609[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din610[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din611[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din612[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din613[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din614[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din615[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din620[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din621[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din622[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din623[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din618[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din619[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din616[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din617[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din704[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din705[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din706[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din707[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din708[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din709[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din710[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din711[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din712[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din713[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din714[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din715[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din716[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din717[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din718[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din719[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din720[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din721[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din722[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din723[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din724[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din725[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din726[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din727[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din728[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din729[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din730[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din731[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din732[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din733[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din734[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din735[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_47[29]        dout[29]      14600      14600 -2147483648 -2147483648
c      din736[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din737[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din738[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din739[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din740[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din741[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din742[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din743[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din748[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din749[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din750[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din751[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din746[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din747[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din744[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din745[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din640[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din641[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din642[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din643[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din644[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din645[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din646[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din647[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din648[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din649[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din650[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din651[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din652[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din653[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din654[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din655[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din656[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din657[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din658[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din659[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din660[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din661[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din662[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din663[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din664[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din665[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din666[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din667[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din668[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din669[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din670[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din671[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_43[29]        dout[29]      14600      14600 -2147483648 -2147483648
c    mux_3_85[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din672[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din673[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din674[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din675[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din676[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din677[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din678[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din679[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din816[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din817[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din818[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din819[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din820[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din821[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din822[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din823[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din824[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din825[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din826[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din827[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din828[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din829[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din830[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din831[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din880[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din881[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din882[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din883[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din884[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din885[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din886[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din887[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din888[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din889[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din890[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din891[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din892[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din893[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din894[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din895[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din256[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din257[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din258[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din259[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din260[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din261[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din262[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din263[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din264[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din265[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din266[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din267[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din268[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din269[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din270[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din271[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din272[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din273[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din274[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din275[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din276[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din277[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din278[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din279[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din280[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din281[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din282[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din283[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din284[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din285[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din286[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din287[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_19[29]        dout[29]      14600      14600 -2147483648 -2147483648
c    mux_3_37[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din288[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din289[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din290[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din291[29]        dout[29]      21200      21200 -2147483648 -2147483648
c   mux_1_146[29]        dout[29]      19550      19550 -2147483648 -2147483648
c   mux_1_147[29]        dout[29]      19550      19550 -2147483648 -2147483648
c      din384[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din385[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din386[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din387[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din388[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din389[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din390[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din391[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din392[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din393[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din394[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din395[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din396[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din397[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din398[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din399[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din400[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din401[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din402[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din403[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din404[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din405[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din406[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din407[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din408[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din409[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din410[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din411[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din412[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din413[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din414[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din415[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_27[29]        dout[29]      14600      14600 -2147483648 -2147483648
c    mux_3_53[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din416[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din417[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din418[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din419[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din420[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din421[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din422[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din423[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din448[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din449[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din450[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din451[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din452[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din453[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din454[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din455[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din456[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din457[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din458[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din459[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din460[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din461[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din462[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din463[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din464[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din465[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din466[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din467[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din468[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din469[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din470[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din471[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din472[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din473[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din474[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din475[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din476[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din477[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din478[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din479[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_31[29]        dout[29]      14600      14600 -2147483648 -2147483648
c      din480[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din481[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din482[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din483[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din484[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din485[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din486[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din487[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din492[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din493[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din494[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din495[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din490[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din491[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din488[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din489[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din832[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din833[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din834[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din835[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din836[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din837[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din838[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din839[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din840[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din841[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din842[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din843[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din844[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din845[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din846[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din847[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din848[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din849[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din850[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din851[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din852[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din853[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din854[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din855[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din856[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din857[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din858[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din859[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din860[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din861[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din862[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din863[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din864[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din865[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din866[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din867[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din868[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din869[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din870[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din871[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din876[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din877[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din878[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din879[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din874[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din875[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din872[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din873[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din944[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din945[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din946[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din947[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din948[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din949[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din950[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din951[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din952[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din953[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din954[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din955[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din956[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din957[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din958[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din959[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1008[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1009[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1010[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1011[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1012[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1013[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1014[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1015[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1016[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1017[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1018[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1019[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1020[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1021[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1022[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1023[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din320[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din321[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din322[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din323[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din324[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din325[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din326[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din327[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din328[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din329[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din330[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din331[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din332[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din333[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din334[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din335[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din336[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din337[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din338[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din339[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din340[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din341[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din342[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din343[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din344[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din345[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din346[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din347[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din348[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din349[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din350[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din351[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_23[29]        dout[29]      14600      14600 -2147483648 -2147483648
c      din352[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din353[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din354[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din355[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din356[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din357[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din358[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din359[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din364[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din365[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din366[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din367[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din362[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din363[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din360[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din361[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din960[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din961[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din962[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din963[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din964[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din965[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din966[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din967[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din968[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din969[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din970[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din971[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din972[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din973[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din974[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din975[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din976[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din977[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din978[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din979[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din980[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din981[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din982[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din983[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din984[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din985[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din986[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din987[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din988[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din989[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din990[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din991[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din992[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din993[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din994[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din995[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din996[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din997[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din998[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din999[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1004[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1005[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1006[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1007[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1002[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1003[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1000[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1001[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din896[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din897[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din898[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din899[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din900[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din901[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din902[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din903[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din904[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din905[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din906[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din907[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din908[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din909[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din910[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din911[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din912[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din913[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din914[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din915[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din916[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din917[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din918[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din919[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din920[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din921[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din922[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din923[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din924[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din925[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din926[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din927[29]        dout[29]      21200      21200 -2147483648 -2147483648
c   mux_3_117[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din928[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din929[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din930[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din931[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din932[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din933[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din934[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din935[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din768[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din769[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din770[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din771[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din772[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din773[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din774[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din775[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din776[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din777[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din778[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din779[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din780[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din781[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din782[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din783[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din784[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din785[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din786[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din787[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din788[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din789[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din790[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din791[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din792[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din793[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din794[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din795[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din796[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din797[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din798[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din799[29]        dout[29]      21200      21200 -2147483648 -2147483648
c   mux_3_101[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din800[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din801[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din802[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din803[29]        dout[29]      21200      21200 -2147483648 -2147483648
c   mux_1_402[29]        dout[29]      19550      19550 -2147483648 -2147483648
c   mux_1_403[29]        dout[29]      19550      19550 -2147483648 -2147483648
c      din512[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din513[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din514[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din515[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din516[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din517[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din518[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din519[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din520[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din521[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din522[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din523[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din524[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din525[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din526[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din527[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din528[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din529[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din530[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din531[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din532[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din533[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din534[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din535[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din536[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din537[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din538[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din539[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din540[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din541[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din542[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din543[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_35[29]        dout[29]      14600      14600 -2147483648 -2147483648
c    mux_3_69[29]        dout[29]      16250      16250 -2147483648 -2147483648
c   mux_2_137[29]        dout[29]      17900      17900 -2147483648 -2147483648
c   mux_1_273[29]        dout[29]      19550      19550 -2147483648 -2147483648
c      din544[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din545[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1072[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1073[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1074[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1075[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1076[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1077[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1078[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1079[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1080[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1081[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1082[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1083[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1084[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1085[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1086[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1087[29]        dout[29]      17900      17900 -2147483648 -2147483648
c      din128[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din129[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din130[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din131[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din132[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din133[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din134[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din135[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din136[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din137[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din138[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din139[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din140[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din141[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din142[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din143[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din144[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din145[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din146[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din147[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din148[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din149[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din150[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din151[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din152[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din153[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din154[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din155[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din156[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din157[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din158[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din159[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_11[29]        dout[29]      14600      14600 -2147483648 -2147483648
c    mux_3_21[29]        dout[29]      16250      16250 -2147483648 -2147483648
c      din160[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din161[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din162[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din163[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din164[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din165[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din166[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din167[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din192[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din193[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din194[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din195[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din196[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din197[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din198[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din199[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din200[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din201[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din202[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din203[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din204[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din205[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din206[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din207[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din208[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din209[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din210[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din211[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din212[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din213[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din214[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din215[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din216[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din217[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din218[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din219[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din220[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din221[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din222[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din223[29]        dout[29]      21200      21200 -2147483648 -2147483648
c    mux_4_15[29]        dout[29]      14600      14600 -2147483648 -2147483648
c      din224[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din225[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din226[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din227[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din228[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din229[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din230[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din231[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din236[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din237[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din238[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din239[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din234[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din235[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din232[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din233[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1136[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1137[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1138[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1139[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1140[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1141[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1142[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1143[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1144[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1145[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1146[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1147[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1148[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1149[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1150[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1151[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1088[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1089[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1090[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1091[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1092[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1093[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1094[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1095[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1096[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1097[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1098[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1099[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1100[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1101[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1102[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1103[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1104[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1105[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1106[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1107[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1108[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1109[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1110[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1111[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1112[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1113[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1114[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1115[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1116[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1117[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1118[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1119[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1120[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1121[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1122[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1123[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1124[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1125[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1126[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1127[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1132[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1133[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1134[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1135[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1130[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1131[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1128[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1129[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1200[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1201[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1202[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1203[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1204[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1205[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1206[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1207[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1208[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1209[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1210[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1211[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1212[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1213[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1214[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1215[29]        dout[29]      17900      17900 -2147483648 -2147483648
c       din64[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din65[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din66[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din67[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din68[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din69[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din70[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din71[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din72[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din73[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din74[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din75[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din76[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din77[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din78[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din79[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din80[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din81[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din82[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din83[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din84[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din85[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din86[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din87[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din88[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din89[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din90[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din91[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din92[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din93[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din94[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din95[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     mux_4_7[29]        dout[29]      14600      14600 -2147483648 -2147483648
c       din96[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din97[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din98[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din99[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din100[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din101[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din102[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din103[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din108[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din109[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din110[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din111[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din106[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din107[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din104[29]        dout[29]      21200      21200 -2147483648 -2147483648
c      din105[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     din1264[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1265[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1266[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1267[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1268[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1269[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1270[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1271[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1272[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1273[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1274[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1275[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1276[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1277[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1278[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1279[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1216[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1217[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1218[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1219[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1220[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1221[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1222[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1223[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1224[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1225[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1226[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1227[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1228[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1229[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1230[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1231[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1232[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1233[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1234[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1235[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1236[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1237[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1238[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1239[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1240[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1241[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1242[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1243[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1244[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1245[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1246[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1247[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1248[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1249[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1250[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1251[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1252[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1253[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1254[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1255[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1260[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1261[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1262[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1263[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1258[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1259[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1256[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1257[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1152[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1153[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1154[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1155[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1156[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1157[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1158[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1159[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1160[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1161[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1162[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1163[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1164[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1165[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1166[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1167[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1168[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1169[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1170[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1171[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1172[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1173[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1174[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1175[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1176[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1177[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1178[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1179[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1180[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1181[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1182[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1183[29]        dout[29]      17900      17900 -2147483648 -2147483648
c   mux_3_149[29]        dout[29]      12950      12950 -2147483648 -2147483648
c     din1184[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1185[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1186[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1187[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1188[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1189[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1190[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1191[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1024[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1025[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1026[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1027[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1028[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1029[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1030[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1031[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1032[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1033[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1034[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1035[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1036[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1037[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1038[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1039[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1040[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1041[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1042[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1043[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1044[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1045[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1046[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1047[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1048[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1049[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1050[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1051[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1052[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1053[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1054[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1055[29]        dout[29]      17900      17900 -2147483648 -2147483648
c   mux_3_133[29]        dout[29]      12950      12950 -2147483648 -2147483648
c     din1056[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1057[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1058[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     din1059[29]        dout[29]      17900      17900 -2147483648 -2147483648
c   mux_1_530[29]        dout[29]      16250      16250 -2147483648 -2147483648
c   mux_1_531[29]        dout[29]      16250      16250 -2147483648 -2147483648
c        din0[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din1[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din2[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din3[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din4[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din5[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din6[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din7[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din8[29]        dout[29]      21200      21200 -2147483648 -2147483648
c        din9[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din10[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din11[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din12[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din13[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din14[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din15[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din16[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din17[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din18[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din19[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din20[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din21[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din22[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din23[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din24[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din25[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din26[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din27[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din28[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din29[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din30[29]        dout[29]      21200      21200 -2147483648 -2147483648
c       din31[29]        dout[29]      21200      21200 -2147483648 -2147483648
c     mux_4_3[29]        dout[29]      14600      14600 -2147483648 -2147483648
c     mux_3_5[29]        dout[29]      16250      16250 -2147483648 -2147483648
c     mux_2_8[29]        dout[29]      17900      17900 -2147483648 -2147483648
c     mux_2_9[29]        dout[29]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[29]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[29]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[29]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[29]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[29]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[29]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[29]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[29]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[29]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[29]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[29]       4850       4850 -2147483648 -2147483648
c      din576[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din577[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din578[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din579[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din580[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din581[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din582[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din583[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din584[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din585[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din586[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din587[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din588[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din589[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din590[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din591[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din592[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din593[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din594[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din595[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din596[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din597[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din598[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din599[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din600[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din601[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din602[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din603[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din604[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din605[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din606[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din607[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_39[30]        dout[30]      14600      14600 -2147483648 -2147483648
c      din608[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din609[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din610[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din611[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din612[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din613[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din614[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din615[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din620[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din621[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din622[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din623[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din618[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din619[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din616[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din617[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din704[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din705[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din706[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din707[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din708[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din709[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din710[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din711[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din712[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din713[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din714[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din715[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din716[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din717[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din718[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din719[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din720[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din721[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din722[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din723[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din724[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din725[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din726[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din727[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din728[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din729[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din730[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din731[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din732[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din733[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din734[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din735[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_47[30]        dout[30]      14600      14600 -2147483648 -2147483648
c      din736[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din737[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din738[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din739[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din740[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din741[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din742[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din743[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din748[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din749[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din750[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din751[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din746[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din747[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din744[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din745[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din640[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din641[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din642[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din643[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din644[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din645[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din646[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din647[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din648[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din649[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din650[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din651[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din652[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din653[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din654[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din655[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din656[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din657[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din658[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din659[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din660[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din661[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din662[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din663[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din664[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din665[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din666[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din667[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din668[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din669[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din670[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din671[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_43[30]        dout[30]      14600      14600 -2147483648 -2147483648
c    mux_3_85[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din672[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din673[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din674[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din675[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din676[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din677[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din678[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din679[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din816[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din817[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din818[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din819[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din820[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din821[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din822[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din823[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din824[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din825[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din826[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din827[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din828[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din829[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din830[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din831[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din880[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din881[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din882[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din883[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din884[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din885[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din886[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din887[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din888[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din889[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din890[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din891[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din892[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din893[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din894[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din895[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din256[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din257[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din258[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din259[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din260[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din261[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din262[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din263[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din264[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din265[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din266[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din267[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din268[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din269[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din270[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din271[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din272[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din273[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din274[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din275[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din276[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din277[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din278[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din279[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din280[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din281[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din282[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din283[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din284[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din285[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din286[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din287[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_19[30]        dout[30]      14600      14600 -2147483648 -2147483648
c    mux_3_37[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din288[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din289[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din290[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din291[30]        dout[30]      21200      21200 -2147483648 -2147483648
c   mux_1_146[30]        dout[30]      19550      19550 -2147483648 -2147483648
c   mux_1_147[30]        dout[30]      19550      19550 -2147483648 -2147483648
c      din384[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din385[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din386[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din387[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din388[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din389[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din390[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din391[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din392[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din393[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din394[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din395[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din396[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din397[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din398[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din399[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din400[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din401[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din402[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din403[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din404[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din405[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din406[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din407[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din408[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din409[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din410[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din411[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din412[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din413[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din414[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din415[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_27[30]        dout[30]      14600      14600 -2147483648 -2147483648
c    mux_3_53[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din416[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din417[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din418[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din419[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din420[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din421[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din422[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din423[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din448[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din449[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din450[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din451[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din452[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din453[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din454[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din455[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din456[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din457[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din458[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din459[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din460[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din461[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din462[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din463[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din464[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din465[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din466[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din467[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din468[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din469[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din470[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din471[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din472[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din473[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din474[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din475[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din476[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din477[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din478[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din479[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_31[30]        dout[30]      14600      14600 -2147483648 -2147483648
c      din480[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din481[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din482[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din483[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din484[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din485[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din486[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din487[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din492[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din493[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din494[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din495[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din490[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din491[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din488[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din489[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din832[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din833[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din834[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din835[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din836[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din837[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din838[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din839[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din840[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din841[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din842[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din843[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din844[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din845[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din846[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din847[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din848[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din849[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din850[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din851[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din852[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din853[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din854[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din855[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din856[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din857[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din858[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din859[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din860[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din861[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din862[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din863[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din864[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din865[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din866[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din867[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din868[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din869[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din870[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din871[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din876[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din877[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din878[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din879[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din874[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din875[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din872[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din873[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din944[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din945[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din946[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din947[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din948[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din949[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din950[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din951[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din952[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din953[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din954[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din955[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din956[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din957[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din958[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din959[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1008[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1009[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1010[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1011[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1012[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1013[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1014[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1015[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1016[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1017[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1018[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1019[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1020[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1021[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1022[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1023[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din320[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din321[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din322[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din323[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din324[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din325[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din326[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din327[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din328[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din329[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din330[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din331[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din332[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din333[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din334[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din335[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din336[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din337[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din338[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din339[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din340[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din341[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din342[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din343[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din344[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din345[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din346[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din347[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din348[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din349[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din350[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din351[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_23[30]        dout[30]      14600      14600 -2147483648 -2147483648
c      din352[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din353[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din354[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din355[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din356[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din357[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din358[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din359[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din364[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din365[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din366[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din367[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din362[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din363[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din360[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din361[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din960[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din961[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din962[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din963[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din964[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din965[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din966[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din967[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din968[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din969[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din970[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din971[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din972[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din973[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din974[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din975[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din976[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din977[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din978[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din979[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din980[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din981[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din982[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din983[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din984[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din985[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din986[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din987[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din988[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din989[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din990[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din991[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din992[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din993[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din994[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din995[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din996[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din997[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din998[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din999[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1004[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1005[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1006[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1007[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1002[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1003[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1000[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1001[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din896[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din897[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din898[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din899[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din900[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din901[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din902[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din903[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din904[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din905[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din906[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din907[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din908[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din909[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din910[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din911[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din912[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din913[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din914[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din915[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din916[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din917[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din918[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din919[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din920[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din921[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din922[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din923[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din924[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din925[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din926[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din927[30]        dout[30]      21200      21200 -2147483648 -2147483648
c   mux_3_117[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din928[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din929[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din930[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din931[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din932[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din933[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din934[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din935[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din768[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din769[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din770[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din771[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din772[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din773[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din774[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din775[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din776[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din777[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din778[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din779[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din780[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din781[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din782[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din783[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din784[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din785[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din786[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din787[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din788[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din789[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din790[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din791[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din792[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din793[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din794[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din795[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din796[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din797[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din798[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din799[30]        dout[30]      21200      21200 -2147483648 -2147483648
c   mux_3_101[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din800[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din801[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din802[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din803[30]        dout[30]      21200      21200 -2147483648 -2147483648
c   mux_1_402[30]        dout[30]      19550      19550 -2147483648 -2147483648
c   mux_1_403[30]        dout[30]      19550      19550 -2147483648 -2147483648
c      din512[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din513[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din514[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din515[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din516[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din517[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din518[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din519[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din520[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din521[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din522[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din523[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din524[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din525[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din526[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din527[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din528[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din529[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din530[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din531[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din532[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din533[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din534[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din535[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din536[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din537[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din538[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din539[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din540[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din541[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din542[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din543[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_35[30]        dout[30]      14600      14600 -2147483648 -2147483648
c    mux_3_69[30]        dout[30]      16250      16250 -2147483648 -2147483648
c   mux_2_137[30]        dout[30]      17900      17900 -2147483648 -2147483648
c   mux_1_273[30]        dout[30]      19550      19550 -2147483648 -2147483648
c      din544[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din545[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1072[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1073[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1074[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1075[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1076[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1077[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1078[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1079[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1080[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1081[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1082[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1083[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1084[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1085[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1086[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1087[30]        dout[30]      17900      17900 -2147483648 -2147483648
c      din128[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din129[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din130[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din131[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din132[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din133[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din134[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din135[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din136[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din137[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din138[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din139[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din140[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din141[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din142[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din143[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din144[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din145[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din146[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din147[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din148[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din149[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din150[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din151[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din152[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din153[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din154[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din155[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din156[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din157[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din158[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din159[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_11[30]        dout[30]      14600      14600 -2147483648 -2147483648
c    mux_3_21[30]        dout[30]      16250      16250 -2147483648 -2147483648
c      din160[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din161[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din162[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din163[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din164[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din165[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din166[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din167[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din192[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din193[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din194[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din195[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din196[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din197[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din198[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din199[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din200[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din201[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din202[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din203[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din204[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din205[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din206[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din207[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din208[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din209[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din210[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din211[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din212[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din213[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din214[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din215[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din216[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din217[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din218[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din219[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din220[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din221[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din222[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din223[30]        dout[30]      21200      21200 -2147483648 -2147483648
c    mux_4_15[30]        dout[30]      14600      14600 -2147483648 -2147483648
c      din224[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din225[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din226[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din227[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din228[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din229[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din230[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din231[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din236[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din237[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din238[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din239[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din234[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din235[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din232[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din233[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1136[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1137[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1138[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1139[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1140[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1141[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1142[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1143[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1144[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1145[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1146[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1147[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1148[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1149[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1150[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1151[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1088[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1089[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1090[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1091[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1092[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1093[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1094[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1095[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1096[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1097[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1098[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1099[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1100[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1101[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1102[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1103[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1104[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1105[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1106[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1107[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1108[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1109[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1110[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1111[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1112[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1113[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1114[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1115[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1116[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1117[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1118[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1119[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1120[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1121[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1122[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1123[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1124[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1125[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1126[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1127[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1132[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1133[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1134[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1135[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1130[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1131[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1128[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1129[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1200[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1201[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1202[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1203[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1204[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1205[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1206[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1207[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1208[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1209[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1210[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1211[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1212[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1213[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1214[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1215[30]        dout[30]      17900      17900 -2147483648 -2147483648
c       din64[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din65[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din66[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din67[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din68[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din69[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din70[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din71[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din72[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din73[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din74[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din75[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din76[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din77[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din78[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din79[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din80[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din81[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din82[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din83[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din84[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din85[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din86[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din87[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din88[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din89[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din90[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din91[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din92[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din93[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din94[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din95[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     mux_4_7[30]        dout[30]      14600      14600 -2147483648 -2147483648
c       din96[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din97[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din98[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din99[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din100[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din101[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din102[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din103[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din108[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din109[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din110[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din111[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din106[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din107[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din104[30]        dout[30]      21200      21200 -2147483648 -2147483648
c      din105[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     din1264[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1265[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1266[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1267[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1268[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1269[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1270[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1271[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1272[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1273[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1274[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1275[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1276[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1277[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1278[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1279[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1216[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1217[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1218[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1219[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1220[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1221[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1222[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1223[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1224[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1225[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1226[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1227[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1228[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1229[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1230[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1231[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1232[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1233[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1234[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1235[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1236[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1237[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1238[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1239[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1240[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1241[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1242[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1243[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1244[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1245[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1246[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1247[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1248[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1249[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1250[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1251[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1252[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1253[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1254[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1255[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1260[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1261[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1262[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1263[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1258[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1259[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1256[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1257[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1152[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1153[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1154[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1155[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1156[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1157[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1158[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1159[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1160[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1161[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1162[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1163[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1164[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1165[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1166[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1167[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1168[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1169[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1170[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1171[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1172[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1173[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1174[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1175[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1176[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1177[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1178[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1179[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1180[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1181[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1182[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1183[30]        dout[30]      17900      17900 -2147483648 -2147483648
c   mux_3_149[30]        dout[30]      12950      12950 -2147483648 -2147483648
c     din1184[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1185[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1186[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1187[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1188[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1189[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1190[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1191[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1024[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1025[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1026[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1027[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1028[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1029[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1030[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1031[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1032[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1033[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1034[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1035[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1036[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1037[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1038[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1039[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1040[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1041[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1042[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1043[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1044[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1045[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1046[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1047[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1048[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1049[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1050[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1051[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1052[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1053[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1054[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1055[30]        dout[30]      17900      17900 -2147483648 -2147483648
c   mux_3_133[30]        dout[30]      12950      12950 -2147483648 -2147483648
c     din1056[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1057[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1058[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     din1059[30]        dout[30]      17900      17900 -2147483648 -2147483648
c   mux_1_530[30]        dout[30]      16250      16250 -2147483648 -2147483648
c   mux_1_531[30]        dout[30]      16250      16250 -2147483648 -2147483648
c        din0[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din1[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din2[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din3[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din4[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din5[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din6[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din7[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din8[30]        dout[30]      21200      21200 -2147483648 -2147483648
c        din9[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din10[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din11[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din12[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din13[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din14[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din15[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din16[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din17[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din18[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din19[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din20[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din21[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din22[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din23[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din24[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din25[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din26[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din27[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din28[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din29[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din30[30]        dout[30]      21200      21200 -2147483648 -2147483648
c       din31[30]        dout[30]      21200      21200 -2147483648 -2147483648
c     mux_4_3[30]        dout[30]      14600      14600 -2147483648 -2147483648
c     mux_3_5[30]        dout[30]      16250      16250 -2147483648 -2147483648
c     mux_2_8[30]        dout[30]      17900      17900 -2147483648 -2147483648
c     mux_2_9[30]        dout[30]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[30]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[30]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[30]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[30]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[30]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[30]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[30]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[30]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[30]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[30]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[30]       4850       4850 -2147483648 -2147483648
c      din576[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din577[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din578[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din579[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din580[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din581[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din582[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din583[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din584[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din585[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din586[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din587[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din588[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din589[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din590[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din591[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din592[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din593[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din594[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din595[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din596[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din597[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din598[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din599[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din600[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din601[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din602[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din603[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din604[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din605[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din606[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din607[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_39[31]        dout[31]      14600      14600 -2147483648 -2147483648
c      din608[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din609[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din610[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din611[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din612[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din613[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din614[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din615[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din620[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din621[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din622[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din623[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din618[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din619[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din616[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din617[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din704[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din705[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din706[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din707[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din708[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din709[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din710[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din711[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din712[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din713[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din714[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din715[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din716[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din717[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din718[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din719[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din720[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din721[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din722[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din723[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din724[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din725[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din726[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din727[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din728[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din729[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din730[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din731[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din732[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din733[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din734[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din735[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_47[31]        dout[31]      14600      14600 -2147483648 -2147483648
c      din736[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din737[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din738[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din739[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din740[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din741[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din742[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din743[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din748[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din749[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din750[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din751[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din746[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din747[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din744[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din745[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din640[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din641[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din642[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din643[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din644[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din645[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din646[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din647[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din648[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din649[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din650[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din651[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din652[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din653[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din654[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din655[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din656[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din657[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din658[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din659[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din660[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din661[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din662[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din663[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din664[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din665[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din666[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din667[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din668[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din669[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din670[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din671[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_43[31]        dout[31]      14600      14600 -2147483648 -2147483648
c    mux_3_85[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din672[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din673[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din674[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din675[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din676[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din677[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din678[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din679[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din816[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din817[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din818[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din819[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din820[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din821[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din822[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din823[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din824[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din825[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din826[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din827[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din828[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din829[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din830[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din831[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din880[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din881[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din882[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din883[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din884[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din885[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din886[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din887[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din888[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din889[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din890[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din891[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din892[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din893[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din894[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din895[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din256[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din257[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din258[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din259[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din260[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din261[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din262[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din263[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din264[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din265[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din266[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din267[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din268[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din269[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din270[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din271[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din272[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din273[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din274[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din275[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din276[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din277[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din278[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din279[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din280[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din281[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din282[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din283[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din284[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din285[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din286[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din287[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_19[31]        dout[31]      14600      14600 -2147483648 -2147483648
c    mux_3_37[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din288[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din289[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din290[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din291[31]        dout[31]      21200      21200 -2147483648 -2147483648
c   mux_1_146[31]        dout[31]      19550      19550 -2147483648 -2147483648
c   mux_1_147[31]        dout[31]      19550      19550 -2147483648 -2147483648
c      din384[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din385[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din386[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din387[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din388[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din389[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din390[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din391[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din392[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din393[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din394[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din395[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din396[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din397[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din398[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din399[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din400[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din401[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din402[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din403[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din404[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din405[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din406[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din407[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din408[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din409[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din410[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din411[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din412[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din413[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din414[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din415[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_27[31]        dout[31]      14600      14600 -2147483648 -2147483648
c    mux_3_53[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din416[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din417[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din418[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din419[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din420[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din421[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din422[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din423[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din448[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din449[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din450[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din451[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din452[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din453[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din454[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din455[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din456[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din457[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din458[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din459[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din460[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din461[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din462[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din463[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din464[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din465[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din466[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din467[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din468[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din469[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din470[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din471[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din472[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din473[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din474[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din475[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din476[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din477[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din478[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din479[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_31[31]        dout[31]      14600      14600 -2147483648 -2147483648
c      din480[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din481[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din482[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din483[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din484[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din485[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din486[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din487[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din492[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din493[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din494[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din495[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din490[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din491[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din488[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din489[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din832[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din833[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din834[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din835[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din836[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din837[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din838[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din839[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din840[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din841[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din842[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din843[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din844[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din845[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din846[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din847[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din848[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din849[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din850[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din851[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din852[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din853[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din854[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din855[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din856[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din857[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din858[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din859[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din860[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din861[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din862[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din863[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din864[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din865[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din866[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din867[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din868[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din869[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din870[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din871[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din876[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din877[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din878[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din879[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din874[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din875[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din872[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din873[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din944[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din945[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din946[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din947[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din948[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din949[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din950[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din951[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din952[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din953[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din954[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din955[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din956[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din957[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din958[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din959[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1008[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1009[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1010[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1011[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1012[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1013[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1014[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1015[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1016[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1017[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1018[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1019[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1020[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1021[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1022[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1023[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din320[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din321[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din322[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din323[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din324[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din325[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din326[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din327[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din328[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din329[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din330[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din331[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din332[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din333[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din334[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din335[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din336[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din337[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din338[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din339[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din340[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din341[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din342[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din343[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din344[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din345[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din346[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din347[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din348[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din349[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din350[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din351[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_23[31]        dout[31]      14600      14600 -2147483648 -2147483648
c      din352[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din353[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din354[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din355[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din356[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din357[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din358[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din359[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din364[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din365[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din366[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din367[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din362[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din363[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din360[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din361[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din960[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din961[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din962[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din963[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din964[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din965[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din966[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din967[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din968[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din969[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din970[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din971[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din972[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din973[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din974[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din975[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din976[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din977[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din978[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din979[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din980[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din981[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din982[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din983[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din984[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din985[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din986[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din987[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din988[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din989[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din990[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din991[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din992[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din993[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din994[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din995[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din996[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din997[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din998[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din999[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1004[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1005[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1006[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1007[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1002[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1003[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1000[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1001[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din896[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din897[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din898[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din899[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din900[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din901[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din902[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din903[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din904[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din905[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din906[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din907[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din908[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din909[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din910[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din911[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din912[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din913[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din914[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din915[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din916[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din917[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din918[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din919[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din920[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din921[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din922[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din923[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din924[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din925[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din926[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din927[31]        dout[31]      21200      21200 -2147483648 -2147483648
c   mux_3_117[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din928[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din929[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din930[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din931[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din932[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din933[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din934[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din935[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din768[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din769[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din770[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din771[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din772[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din773[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din774[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din775[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din776[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din777[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din778[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din779[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din780[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din781[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din782[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din783[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din784[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din785[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din786[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din787[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din788[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din789[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din790[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din791[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din792[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din793[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din794[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din795[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din796[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din797[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din798[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din799[31]        dout[31]      21200      21200 -2147483648 -2147483648
c   mux_3_101[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din800[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din801[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din802[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din803[31]        dout[31]      21200      21200 -2147483648 -2147483648
c   mux_1_402[31]        dout[31]      19550      19550 -2147483648 -2147483648
c   mux_1_403[31]        dout[31]      19550      19550 -2147483648 -2147483648
c      din512[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din513[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din514[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din515[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din516[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din517[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din518[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din519[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din520[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din521[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din522[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din523[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din524[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din525[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din526[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din527[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din528[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din529[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din530[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din531[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din532[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din533[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din534[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din535[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din536[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din537[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din538[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din539[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din540[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din541[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din542[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din543[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_35[31]        dout[31]      14600      14600 -2147483648 -2147483648
c    mux_3_69[31]        dout[31]      16250      16250 -2147483648 -2147483648
c   mux_2_137[31]        dout[31]      17900      17900 -2147483648 -2147483648
c   mux_1_273[31]        dout[31]      19550      19550 -2147483648 -2147483648
c      din544[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din545[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1072[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1073[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1074[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1075[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1076[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1077[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1078[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1079[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1080[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1081[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1082[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1083[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1084[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1085[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1086[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1087[31]        dout[31]      17900      17900 -2147483648 -2147483648
c      din128[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din129[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din130[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din131[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din132[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din133[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din134[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din135[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din136[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din137[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din138[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din139[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din140[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din141[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din142[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din143[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din144[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din145[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din146[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din147[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din148[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din149[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din150[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din151[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din152[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din153[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din154[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din155[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din156[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din157[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din158[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din159[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_11[31]        dout[31]      14600      14600 -2147483648 -2147483648
c    mux_3_21[31]        dout[31]      16250      16250 -2147483648 -2147483648
c      din160[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din161[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din162[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din163[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din164[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din165[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din166[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din167[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din192[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din193[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din194[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din195[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din196[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din197[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din198[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din199[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din200[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din201[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din202[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din203[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din204[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din205[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din206[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din207[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din208[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din209[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din210[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din211[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din212[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din213[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din214[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din215[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din216[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din217[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din218[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din219[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din220[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din221[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din222[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din223[31]        dout[31]      21200      21200 -2147483648 -2147483648
c    mux_4_15[31]        dout[31]      14600      14600 -2147483648 -2147483648
c      din224[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din225[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din226[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din227[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din228[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din229[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din230[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din231[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din236[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din237[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din238[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din239[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din234[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din235[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din232[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din233[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1136[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1137[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1138[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1139[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1140[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1141[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1142[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1143[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1144[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1145[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1146[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1147[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1148[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1149[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1150[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1151[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1088[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1089[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1090[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1091[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1092[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1093[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1094[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1095[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1096[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1097[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1098[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1099[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1100[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1101[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1102[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1103[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1104[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1105[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1106[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1107[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1108[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1109[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1110[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1111[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1112[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1113[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1114[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1115[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1116[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1117[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1118[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1119[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1120[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1121[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1122[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1123[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1124[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1125[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1126[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1127[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1132[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1133[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1134[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1135[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1130[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1131[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1128[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1129[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1200[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1201[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1202[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1203[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1204[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1205[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1206[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1207[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1208[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1209[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1210[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1211[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1212[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1213[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1214[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1215[31]        dout[31]      17900      17900 -2147483648 -2147483648
c       din64[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din65[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din66[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din67[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din68[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din69[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din70[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din71[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din72[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din73[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din74[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din75[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din76[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din77[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din78[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din79[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din80[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din81[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din82[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din83[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din84[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din85[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din86[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din87[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din88[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din89[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din90[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din91[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din92[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din93[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din94[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din95[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     mux_4_7[31]        dout[31]      14600      14600 -2147483648 -2147483648
c       din96[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din97[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din98[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din99[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din100[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din101[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din102[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din103[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din108[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din109[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din110[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din111[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din106[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din107[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din104[31]        dout[31]      21200      21200 -2147483648 -2147483648
c      din105[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     din1264[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1265[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1266[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1267[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1268[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1269[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1270[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1271[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1272[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1273[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1274[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1275[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1276[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1277[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1278[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1279[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1216[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1217[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1218[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1219[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1220[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1221[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1222[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1223[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1224[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1225[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1226[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1227[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1228[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1229[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1230[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1231[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1232[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1233[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1234[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1235[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1236[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1237[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1238[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1239[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1240[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1241[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1242[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1243[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1244[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1245[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1246[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1247[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1248[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1249[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1250[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1251[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1252[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1253[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1254[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1255[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1260[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1261[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1262[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1263[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1258[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1259[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1256[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1257[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1152[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1153[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1154[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1155[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1156[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1157[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1158[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1159[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1160[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1161[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1162[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1163[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1164[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1165[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1166[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1167[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1168[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1169[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1170[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1171[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1172[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1173[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1174[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1175[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1176[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1177[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1178[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1179[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1180[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1181[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1182[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1183[31]        dout[31]      17900      17900 -2147483648 -2147483648
c   mux_3_149[31]        dout[31]      12950      12950 -2147483648 -2147483648
c     din1184[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1185[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1186[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1187[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1188[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1189[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1190[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1191[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1024[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1025[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1026[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1027[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1028[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1029[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1030[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1031[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1032[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1033[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1034[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1035[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1036[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1037[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1038[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1039[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1040[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1041[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1042[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1043[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1044[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1045[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1046[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1047[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1048[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1049[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1050[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1051[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1052[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1053[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1054[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1055[31]        dout[31]      17900      17900 -2147483648 -2147483648
c   mux_3_133[31]        dout[31]      12950      12950 -2147483648 -2147483648
c     din1056[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1057[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1058[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     din1059[31]        dout[31]      17900      17900 -2147483648 -2147483648
c   mux_1_530[31]        dout[31]      16250      16250 -2147483648 -2147483648
c   mux_1_531[31]        dout[31]      16250      16250 -2147483648 -2147483648
c        din0[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din1[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din2[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din3[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din4[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din5[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din6[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din7[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din8[31]        dout[31]      21200      21200 -2147483648 -2147483648
c        din9[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din10[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din11[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din12[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din13[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din14[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din15[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din16[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din17[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din18[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din19[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din20[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din21[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din22[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din23[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din24[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din25[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din26[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din27[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din28[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din29[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din30[31]        dout[31]      21200      21200 -2147483648 -2147483648
c       din31[31]        dout[31]      21200      21200 -2147483648 -2147483648
c     mux_4_3[31]        dout[31]      14600      14600 -2147483648 -2147483648
c     mux_3_5[31]        dout[31]      16250      16250 -2147483648 -2147483648
c     mux_2_8[31]        dout[31]      17900      17900 -2147483648 -2147483648
c     mux_2_9[31]        dout[31]      17900      17900 -2147483648 -2147483648
c      din1280[0]        dout[31]      32300      32300 -2147483648 -2147483648
c      din1280[1]        dout[31]      30650      30650 -2147483648 -2147483648
c      din1280[2]        dout[31]      17900      17900 -2147483648 -2147483648
c      din1280[3]        dout[31]      16250      16250 -2147483648 -2147483648
c      din1280[4]        dout[31]      14600      14600 -2147483648 -2147483648
c      din1280[5]        dout[31]      12950      12950 -2147483648 -2147483648
c      din1280[6]        dout[31]      11300      11300 -2147483648 -2147483648
c      din1280[7]        dout[31]       9650       9650 -2147483648 -2147483648
c      din1280[8]        dout[31]       8000       8000 -2147483648 -2147483648
c      din1280[9]        dout[31]       6350       6350 -2147483648 -2147483648
c     din1280[10]        dout[31]       4850       4850 -2147483648 -2147483648
