
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035604                       # Number of seconds simulated
sim_ticks                                 35603742309                       # Number of ticks simulated
final_tick                               562570105494                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157770                       # Simulator instruction rate (inst/s)
host_op_rate                                   199035                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2553907                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913260                       # Number of bytes of host memory used
host_seconds                                 13940.89                       # Real time elapsed on the host
sim_insts                                  2199454586                       # Number of instructions simulated
sim_ops                                    2774721877                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1090816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       410112                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1504384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1097600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1097600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3204                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11753                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8575                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8575                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30637678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11518789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42253536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              97068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30828220                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30828220                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30828220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30637678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11518789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               73081756                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85380678                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31083863                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263095                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122765                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13159663                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12135746                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283149                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90014                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31214493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172383213                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31083863                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418895                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920725                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11386722                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6077509                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15288871                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       914157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84429554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46508829     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336108      3.95%     59.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688490      3.18%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548295      7.76%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1766193      2.09%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2286578      2.71%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655571      1.96%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924859      1.10%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18714631     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84429554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364062                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018996                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32655620                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5886742                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36468049                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9174909                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309872                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206111783                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80826                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9174909                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35042996                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1271264                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1104362                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268476                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3567545                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198822067                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27536                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1480709                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1109310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          685                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278401913                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928183481                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928183481                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107706332                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40669                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22848                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9783367                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18534612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9435319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148312                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3112723                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188028225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149372247                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289225                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64932753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198408269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84429554                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29089399     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18228285     21.59%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966925     14.17%     70.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851385     10.48%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7615999      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945935      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378871      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632980      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       719775      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84429554                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875159     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178395     14.49%     85.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177204     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124457846     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125669      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832732      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7939466      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149372247                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749485                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230764                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384694035                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253000723                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145565734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150603011                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558525                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7300641                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3046                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2409543                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9174909                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         534571                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80534                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188067337                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       416468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18534612                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9435319                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22578                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1272868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2463642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146996471                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913671                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375774                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645817                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20736889                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732146                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721660                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145662632                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145565734                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94849721                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267827907                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704903                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354144                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65258592                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127574                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75254645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631918                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29009467     38.55%     38.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20966929     27.86%     66.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8539534     11.35%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4788625      6.36%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921260      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1592772      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895070      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949659      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3591329      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75254645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3591329                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259731345                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385316955                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 951124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853807                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853807                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171225                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171225                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661276362                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201210322                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190170239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85380678                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31462613                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25591564                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102959                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13417884                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12402145                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3230752                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92712                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34807096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171872569                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31462613                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15632897                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36100454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10792208                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5040474                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17007062                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       832628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84601803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.502880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48501349     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1934691      2.29%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2519756      2.98%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3830201      4.53%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3717285      4.39%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2829538      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1677096      1.98%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2531127      2.99%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17060760     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84601803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368498                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35963682                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4923884                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34788647                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8653503                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5338607                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205603145                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8653503                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37855814                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1021602                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1128550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33124285                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2818042                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199640015                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          701                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1219054                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       884249                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    278139489                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929757767                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929757767                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172982294                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105157195                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42204                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23696                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7976097                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18500608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9812313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       191546                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3026925                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185568443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149498458                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278694                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60342760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183447833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84601803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767084                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29132164     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18674613     22.07%     56.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12015833     14.20%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8245557      9.75%     80.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7726384      9.13%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4114492      4.86%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3028905      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       906758      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       757097      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84601803                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         735510     69.05%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151616     14.23%     83.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178045     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124393695     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2112198      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16887      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14750009      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8225669      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149498458                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750964                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1065181                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007125                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384942594                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245952086                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145290060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150563639                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505779                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7085251                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          904                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2495374                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8653503                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         592260                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99458                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185608469                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1204734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18500608                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9812313                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23134                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          904                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1287512                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1184659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2472171                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146617271                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13884026                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2881187                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21917676                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20536044                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8033650                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717218                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145328461                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145290060                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93341704                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262122821                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101307923                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124512026                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61096730                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2137499                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75948300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29005752     38.19%     38.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21944782     28.89%     67.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8097090     10.66%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4629712      6.10%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3860101      5.08%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1873861      2.47%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1905877      2.51%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       810043      1.07%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3821082      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75948300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101307923                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124512026                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18732296                       # Number of memory references committed
system.switch_cpus1.commit.loads             11415357                       # Number of loads committed
system.switch_cpus1.commit.membars              16888                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17857870                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112230846                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2540612                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3821082                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257735974                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379875606                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 778875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101307923                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124512026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101307923                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842784                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842784                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186544                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186544                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659782585                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200660608                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189922138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33776                       # number of misc regfile writes
system.l2.replacements                          11753                       # number of replacements
system.l2.tagsinuse                      131071.976785                       # Cycle average of tags in use
system.l2.total_refs                          1790640                       # Total number of references to valid blocks.
system.l2.sampled_refs                         142825                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.537301                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         75810.433554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.995828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4511.339663                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1667.995464                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   109                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          30421.209470                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18421.006054                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.578388                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.012726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.232095                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.140541                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        64091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49703                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  113794                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57602                       # number of Writeback hits
system.l2.Writeback_hits::total                 57602                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        64091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49703                       # number of demand (read+write) hits
system.l2.demand_hits::total                   113794                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        64091                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49703                       # number of overall hits
system.l2.overall_hits::total                  113794                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8522                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3199                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11748                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3204                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11753                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8522                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3204                       # number of overall misses
system.l2.overall_misses::total                 11753                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       571010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    433507324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       647563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    164934104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       599660001                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       266429                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        266429                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       571010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    433507324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       647563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    165200533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        599926430                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       571010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    433507324                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       647563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    165200533                       # number of overall miss cycles
system.l2.overall_miss_latency::total       599926430                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125542                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57602                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57602                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72613                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125547                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72613                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125547                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.117362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.060470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.093578                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.117362                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.060559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093614                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.117362                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.060559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093614                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50869.200188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51558.019381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51043.581971                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 53285.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53285.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50869.200188                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51560.715668                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51044.535863                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50869.200188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51560.715668                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51044.535863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8575                       # number of writebacks
system.l2.writebacks::total                      8575                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11748                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11753                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       489534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    384063502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       572215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    146343939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    531469190                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       237448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       237448                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       489534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    384063502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       572215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    146581387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    531706638                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       489534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    384063502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       572215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    146581387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    531706638                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.117362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.060470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.093578                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.117362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.060559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.117362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.060559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093614                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45067.296644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45746.776805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45239.120701                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 47489.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 47489.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45067.296644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45749.496567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45240.078108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45067.296644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45749.496567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45240.078108                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995826                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015296472                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042850.044266                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995826                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15288855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15288855                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15288855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15288855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15288855                       # number of overall hits
system.cpu0.icache.overall_hits::total       15288855                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       739294                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       739294                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       739294                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       739294                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15288871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15288871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15288871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15288871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15288871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15288871                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72613                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562802                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72869                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2477.909701                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510842                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489158                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570893                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570893                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22186                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563598                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563598                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563598                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563598                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154956                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154956                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154956                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154956                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154956                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4099217852                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4099217852                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4099217852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4099217852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4099217852                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4099217852                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014447                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008745                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008745                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008745                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008745                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26454.076331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26454.076331                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26454.076331                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26454.076331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26454.076331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26454.076331                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28970                       # number of writebacks
system.cpu0.dcache.writebacks::total            28970                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82343                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82343                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82343                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72613                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72613                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72613                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72613                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    978833072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    978833072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    978833072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    978833072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    978833072                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    978833072                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13480.135403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13480.135403                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13480.135403                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13480.135403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13480.135403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13480.135403                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996748                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015161324                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046696.217742                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996748                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17007048                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17007048                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17007048                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17007048                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17007048                       # number of overall hits
system.cpu1.icache.overall_hits::total       17007048                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       751379                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       751379                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       751379                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       751379                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       751379                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       751379                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17007062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17007062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17007062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17007062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17007062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17007062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53669.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53669.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53669.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       670970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       670970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       670970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       670970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       670970                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       670970                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51613.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52907                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173563847                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53163                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3264.748923                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.187100                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.812900                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910887                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089113                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10563446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10563446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7279108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7279108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17803                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17803                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16888                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16888                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17842554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17842554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17842554                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17842554                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133721                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133721                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3032                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3032                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136753                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136753                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136753                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136753                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3407373032                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3407373032                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    159540835                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    159540835                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3566913867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3566913867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3566913867                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3566913867                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10697167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10697167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7282140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7282140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16888                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16888                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17979307                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17979307                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17979307                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17979307                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25481.211119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25481.211119                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52619.008905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52619.008905                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26082.893004                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26082.893004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26082.893004                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26082.893004                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       326274                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 29661.272727                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28632                       # number of writebacks
system.cpu1.dcache.writebacks::total            28632                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80819                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3027                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83846                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83846                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52902                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52902                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52907                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    604688085                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    604688085                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       271429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       271429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    604959514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    604959514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    604959514                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    604959514                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11430.344505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11430.344505                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 54285.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54285.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11434.394579                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11434.394579                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11434.394579                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11434.394579                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
