b'commit 73a0459339b78d408e3c4987813df6fb10f6fe29
Author: Yunpeng DONG (JV) <yunpeng.dong.jv@valeo.com>
Date:   Fri Oct 1 14:27:33 2021 +0800

    $100kW-41878$ - TC375 Migration - Update safety registion initialization.
    
    Change-Id: I93d8e41b83ec9135252e44f160b42e2a89f550d3

diff --git a/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h b/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
index 4cb2429f1..731ed5bf1 100644
--- a/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
+++ b/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
@@ -1484,6 +1484,14 @@
    #include "BasicNextGen_MemMap.h"
 
 /* SftyTlf35584 ****************************************************************** */
+#elif (defined SFTYTLF35584_START_SEC_CALIB_8)
+   #undef SFTYTLF35584_START_SEC_CALIB_8
+   #define SAFETY_START_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYTLF35584_STOP_SEC_CALIB_8)
+   #undef SFTYTLF35584_STOP_SEC_CALIB_8
+   #define SAFETY_STOP_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
 #elif (defined SFTYTLF35584_START_SEC_CALIB_32)
    #undef SFTYTLF35584_START_SEC_CALIB_32
    #define SAFETY_START_SEC_CALIB
@@ -1503,6 +1511,14 @@
    #undef SFTYTLF35584_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_32
    #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_NOINIT
    #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_16)
+   #undef SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_16
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYTLF35584_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_16)
+   #undef SFTYTLF35584_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_16
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
 
 #elif (defined SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_8)
    #undef SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_8
@@ -1544,15 +1560,7 @@
    #define SFTY_ASIL_B_STOP_SEC_CONST
    #include "BasicNextGen_MemMap.h"
 
-#elif (defined SFTYTLF35584_START_SEC_CALIB_32)
-   #undef SFTYTLF35584_START_SEC_CALIB_32
-   #define SAFETY_START_SEC_CALIB
-   #include "BasicNextGen_MemMap.h"
 
-#elif (defined SFTYTLF35584_STOP_SEC_CALIB_32)
-   #undef SFTYTLF35584_STOP_SEC_CALIB_32
-   #define SAFETY_STOP_SEC_CALIB
-   #include "BasicNextGen_MemMap.h"
    
 
 /* SftySysInit ********************************************************************* */
@@ -1576,6 +1584,14 @@
    #define SFTY_ASIL_C_STOP_SEC_VAR_FAST_NOINIT
    #include "BasicNextGen_MemMap.h"
 
+#elif (defined SFTYSYSINIT_START_SEC_VAR_AREA_0_FAST_NO_INIT_32)
+   #undef SFTYSYSINIT_START_SEC_VAR_AREA_0_FAST_NO_INIT_32
+   #define SFTY_QM_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32)
+   #undef SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32
+   #define SFTY_QM_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
 #elif (defined SFTYSYSINIT_AREA_0_START_SEC_CODE_SLOW)
    #undef SFTYSYSINIT_AREA_0_START_SEC_CODE_SLOW
    #define SFTY_QM_START_SEC_CODE_SLOW
@@ -1585,6 +1601,14 @@
    #undef SFTYSYSINIT_AREA_0_STOP_SEC_CODE_SLOW
    #define SFTY_QM_STOP_SEC_CODE_SLOW
    #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSYSINIT_AREA_CMN_START_SEC_CODE_SLOW)
+   #undef SFTYSYSINIT_AREA_CMN_START_SEC_CODE_SLOW
+   #define SFTY_ASIL_C_START_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSYSINIT_AREA_CMN_STOP_SEC_CODE_SLOW)
+   #undef SFTYSYSINIT_AREA_CMN_STOP_SEC_CODE_SLOW
+   #define SFTY_ASIL_C_STOP_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
 
 #elif (defined SFTYSYSINIT_ASIL_C_START_SEC_CONST_8)
    #undef SFTYSYSINIT_ASIL_C_START_SEC_CONST_8
@@ -1605,6 +1629,14 @@
    #undef SFTYSYSINIT_ASIL_C_STOP_SEC_CONST_32
    #define SFTY_ASIL_C_STOP_SEC_CONST
    #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8)
+   #undef SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+   #define SFTY_ASIL_C_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSYSINIT_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8)
+   #undef SFTYSYSINIT_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+   #define SFTY_ASIL_C_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
 
 #elif (defined SFTYSYSINIT_ASIL_C_START_SEC_VAR_FAST_CLEARED)
    #undef SFTYSYSINIT_ASIL_C_START_SEC_VAR_FAST_CLEARED
@@ -3636,6 +3668,120 @@
    #define SFTY_ASIL_C_STOP_SEC_CODE_SLOW
    #include "BasicNextGen_MemMap.h"
 
+#elif (defined SFTYSBCCTRLIF_START_SEC_CALIB_8)
+   #undef SFTYSBCCTRLIF_START_SEC_CALIB_8
+   #define SAFETY_START_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_CALIB_8)
+   #undef SFTYSBCCTRLIF_STOP_SEC_CALIB_8
+   #define SAFETY_STOP_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_CALIB_32)
+   #undef SFTYSBCCTRLIF_START_SEC_CALIB_32
+   #define SAFETY_START_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_CALIB_32)
+   #undef SFTYSBCCTRLIF_STOP_SEC_CALIB_32
+   #define SAFETY_STOP_SEC_CALIB
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_SLOW_INIT_8)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_SLOW_INIT_8
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_SLOW_INIT_8)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_SLOW_INIT_8
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_SLOW_INIT_32)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_SLOW_INIT_32
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_SLOW_INIT_32)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_SLOW_INIT_32
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_2_START_SEC_VAR_FAST_INIT_8)
+   #undef SFTYSBCCTRLIF_AREA_2_START_SEC_VAR_FAST_INIT_8
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_2_STOP_SEC_VAR_FAST_INIT_8)
+   #undef SFTYSBCCTRLIF_AREA_2_STOP_SEC_VAR_FAST_INIT_8
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_8)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_8
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_8)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_8
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_16)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_16
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_16)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_16
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_32)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_NO_INIT_32
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_32)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_32
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_INIT_32)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_2_FAST_INIT_32
+   #define SFTY_ASIL_B_START_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_INIT_32)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_2_FAST_INIT_32
+   #define SFTY_ASIL_B_STOP_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_0_START_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_0_START_SEC_CODE_SLOW
+   #define SFTY_QM_START_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_0_STOP_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_0_STOP_SEC_CODE_SLOW
+   #define SFTY_QM_STOP_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_2_START_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_2_START_SEC_CODE_SLOW
+   #define SFTY_ASIL_B_START_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+   #pragma section farrom "safety_ASIL_B_const"
+#elif (defined SFTYSBCCTRLIF_AREA_2_STOP_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_2_STOP_SEC_CODE_SLOW
+   #define SFTY_ASIL_B_STOP_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+   #pragma section farrom default
+#elif (defined SFTYSBCCTRLIF_AREA_CMN_START_SEC_VAR_SLOW_INIT_8)
+   #undef SFTYSBCCTRLIF_AREA_CMN_START_SEC_VAR_SLOW_INIT_8
+   #define SFTY_ASIL_C_START_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_CMN_STOP_SEC_VAR_SLOW_INIT_8)
+   #undef SFTYSBCCTRLIF_AREA_CMN_STOP_SEC_VAR_SLOW_INIT_8
+   #define SFTY_ASIL_C_STOP_SEC_VAR_FAST_INIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8)
+   #undef SFTYSBCCTRLIF_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+   #define SFTY_ASIL_C_START_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8)
+   #undef SFTYSBCCTRLIF_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+   #define SFTY_ASIL_C_STOP_SEC_VAR_FAST_NOINIT
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_CMN_START_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_CMN_START_SEC_CODE_SLOW
+   #define SFTY_ASIL_C_START_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
+#elif (defined SFTYSBCCTRLIF_AREA_CMN_STOP_SEC_CODE_SLOW)
+   #undef SFTYSBCCTRLIF_AREA_CMN_STOP_SEC_CODE_SLOW
+   #define SFTY_ASIL_C_STOP_SEC_CODE_SLOW
+   #include "BasicNextGen_MemMap.h"
 /* SftyE2eFpga ************************************************ */
 
 #elif (defined SFTYE2EFPGA_ASIL_C_START_SEC_VAR_FAST_CLEARED)
diff --git a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySdl/src/SftySdl_cfg.c b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySdl/src/SftySdl_cfg.c
index 2347ec7eb..40ca32b85 100644
--- a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySdl/src/SftySdl_cfg.c
+++ b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySdl/src/SftySdl_cfg.c
@@ -575,6 +575,8 @@ CONST(SftySdl_InitTblType, SFTYSDL) SftySdlInitNormRunTbl[] =
      /* Order of calls is relevant, think before changing!!! */
      { SFTYSDL_AREA_0,   &SftySdl_FinishInit }
     ,{ SFTYSDL_AREA_CMN, &SftyErrDeb_PreInit }
+   // ,{ SFTYSDL_AREA_0,   &SftySysInit_PreInitArea0 } // Reads out RSSTAT register to determine PORST
+   // ,{ SFTYSDL_AREA_CMN, &SftySysInit_PreInit } //Generates PORST-HW flag
     ,{ SFTYSDL_AREA_CMN, &SftyModMgr_Init }
 //    ,{ SFTYSDL_AREA_0,   &SftyLibApp_PreInit }
 //    ,{ SFTYSDL_AREA_0,   &SftyLibApp_PreRun} /* CSP_CORE0_INTERRUPTS_DISABLED, CSP_CORE0_INTERRUPTS_ENABLED */
@@ -585,7 +587,7 @@ CONST(SftySdl_InitTblType, SFTYSDL) SftySdlInitNormRunTbl[] =
     ,{ SFTYSDL_AREA_0,   (SftySdlCbkFuncType)(&LlswQSpi_InitArea0)}
     ,{ SFTYSDL_AREA_CMN, (SftySdlCbkFuncType)(&LlswQSpi_Init)}
 //    ,{ SFTYSDL_AREA_0,   &SftyAscLinSpi_InitArea0}
-//    ,{ SFTYSDL_AREA_2,   &SftyAscLinSpi_Init}
+  //  ,{ SFTYSDL_AREA_CMN, &SftySysInit_PostInit } //Generates virtual PORST flag after TLF Digital sefltests are done
     ,{ SFTYSDL_AREA_2,   &SftySbcCtrl_Init}
 //    ,{ SFTYSDL_AREA_0,   &SftySbcCtrl_InitArea0}
     ,{ SFTYSDL_AREA_0,   &SftyCrc_InitArea0 }
diff --git a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit.h b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit.h
index 75ef69aef..efcbde998 100644
--- a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit.h
+++ b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit.h
@@ -463,10 +463,17 @@
 #include "MemMap.h"
 
 EXTERNAL_ FUNC(void, SFTYSYSINIT) SftySysInit_InitArea0(void);
+EXTERNAL_ FUNC(void, SFTYSYSINIT) SftySysInit_PreInitArea0(void);
 
 #define SFTYSYSINIT_AREA_0_STOP_SEC_CODE_SLOW
 #include "MemMap.h"
 
+#define SFTYSYSINIT_AREA_CMN_START_SEC_CODE_SLOW
+#include "MemMap.h"
+EXTERNAL_ FUNC(void, SFTY_MOD_MGR_CODE) SftySysInit_PreInit(void);
+EXTERNAL_ FUNC(void, SFTY_MOD_MGR_CODE) SftySysInit_PostInit(void);
+#define SFTYSYSINIT_AREA_CMN_STOP_SEC_CODE_SLOW
+#include "MemMap.h"
 /*================== [closure] ==============================================*/
 /*! \\misra Warning No C2004:19.6 "Undefine EXTERNAL_ according to Coding Guideline." */
 #undef EXTERNAL_ /* PRQA S 0841 */
diff --git a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit_data.h b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit_data.h
index 1305b96d3..639e710ee 100644
--- a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit_data.h
+++ b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/include/SftySysInit_data.h
@@ -54,6 +54,50 @@ extern CONST(uint32, SFTYSYSINIT) SftySysInitCcuLockTiOut;
 #define SAFETY_STOP_SEC_CALIB
 #include "MemMap.h"
 
+/* Begin: SFTYSYSINIT_START_SEC_VAR_AREA_0_FAST_NO_INIT_32 (online) */
+#define SFTYSYSINIT_START_SEC_VAR_AREA_0_FAST_NO_INIT_32
+#include "MemMap.h"
+
+extern VAR(uint32, SFTYMODMGR_VAR) SftySysInitResetStatusVal;
+#define SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32
+#include "MemMap.h"
+/* End: SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32 (online) */
+
+
+
+
+/* Begin: SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8 (online) */
+#define SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+#include "MemMap.h"
+
+/*! Indicates power on reset */
+extern VAR(boolean, SFTYSYSINITVAR) SftySysInitPwrOnRstHwFlg;
+
+/*! Indicates power on reset */
+extern VAR(boolean, SFTYSYSINITVAR) SftySysInitPwrOnRstFlg;
+
+/*! Reset counter */
+extern VAR(boolean, SFTYSYSINITVAR) SftySysInitRstAftPwrOnCntr;
+
+#define SFTYSYSINIT_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+#include "MemMap.h"
+
+
+
+
+/* Begin: Code Variant */
+#if FTR_SBC_TLF35584 == 1
+
+/* Begin: SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_8 (online) */
+#define SFTYTLF35584_START_SEC_VAR_AREA_2_FAST_NO_INIT_8
+#include "MemMap.h"
+
+extern  boolean SftyTlf35584FirstRunAftDigSelfTest;
+#define SFTYTLF35584_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_8
+#include "MemMap.h"
+/* End: SFTYTLF35584_STOP_SEC_VAR_AREA_2_FAST_NO_INIT_8 (online) */
+
+#endif  /* End: Code Variant */
 /*================== [closure] ==============================================*/
 /*! \\misra Warning No C2004:19.6 "Undefine EXTERNAL_ according to Coding Guideline." */
 #undef EXTERNAL_ /* PRQA S 0841 */
diff --git a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit.c b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit.c
index 511d11452..e40763103 100644
--- a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit.c
+++ b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit.c
@@ -44,6 +44,7 @@
 #include "IfxCpu_reg.h"
 #include "IfxPort_reg.h"
 #include "IfxScu_reg.h"
+#include "IfxScu_bf.h"
 #include "IfxMtu_reg.h"
 #ifdef TC2X_USED
 #include "IfxXbar_reg.h"
@@ -72,6 +73,7 @@
 #define SFTYSYSINIT_SCU_ClOCK_MON_STMSEL           (0U)         /* Set target monitoring frequency as 5MHz*/
 #define SFTYSYSINIT_SCU_ClOCK_MON_GTMSEL           (0U)         /* Set target monitoring frequency as 5MHz*/
 #define SFTYSYSINIT_SCU_ClOCK_MON_SPBSEL           (0U)         /* Set target monitoring frequency as 5MHz*/
+#if 0
 #define SFTY_SYS_INIT_XBAR_DBSAT_CFG      (0x81D7UL)
 #define SFTY_SYS_INIT_XBAR_INTSAT_CFG     (0x81D781D7UL)
 #define SFTY_SYS_INIT_XBAR_IDINTSAT_CFG   (0x3F7181D7UL)
@@ -109,9 +111,28 @@
 #define SFTY_SYS_INIT_XBAR_PRIOH8_CFG     (0x00555555UL)
 #define SFTY_SYS_INIT_XBAR_PRIOL8_CFG     (0x02220002UL)
 #define SFTY_SYS_INIT_XBAR_DBCON8_CFG     (0x00000001UL)
-
+#endif
 /*================== [global variables] ===========================*/
 
+/** \\brief Reset Status Mask used for cold power-on reset detection (Under voltage detection on 3V3 or 1V3 */
+/*
+#define SFTYSYSINIT_COLD_PORST_MSK         (((uint32)1U << IFX_SCU_RSTSTAT_EVR13_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_EVR33_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_STBYR_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_SWD_OFF))
+*/
+
+
+/*#define SFTYSYSINIT_COLD_PORST_MSK         (((uint32)1U << IFX_SCU_RSTSTAT_EVR33_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_STBYR_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_SWD_OFF))
+*/
+
+
+#define SFTYSYSINIT_COLD_PORST_MSK         (((uint32)1U << IFX_SCU_RSTSTAT_EVR33_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_STBYR_OFF)  |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_SWD_OFF)    |\\
+                                            ((uint32)1U << IFX_SCU_RSTSTAT_EVRC_OFF))
 /* Addresses from linker file */
 /* !Msg(4:3447) \'_lc_gb_sftyQm_share_gr\' is being declared with external linkage but this declaration is not in a header file.
 * It is a linker Address. Behavior is Correct                                  */
@@ -145,10 +166,10 @@ LOCAL_INLINE void SftySysInit_SetScuAccen(uint32 AllwdTagId)
    /* ************* Source code **************** */
 
    /* Set SCU Access protection */
-   SCU_ACCEN00.U = AllwdTagId;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_ACCEN00.U,AllwdTagId); /*SCU_ACCEN00.U = AllwdTagId*/
 
    /* Disable overlay mechanism */
-   SCU_OVCENABLE.U = 0x0u;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_OVCENABLE.U,0); /*SCU_OVCENABLE.U = 0x0u;*/
 
    /* Invalidate cache */
    OvcCon.U = 0U;
@@ -160,7 +181,7 @@ LOCAL_INLINE void SftySysInit_SetScuAccen(uint32 AllwdTagId)
    OvcCon.B.CSEL2   = 0U;
    OvcCon.B.OVCONF  = 0U;
    OvcCon.B.POVCONF = 0U;
-   SCU_OVCCON.U = OvcCon.U;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_OVCCON.U,(uint32)OvcCon.U);  /*SCU_OVCCON.U = OvcCon.U*/
 
    /* From here on value of SftySysInitAurixSftySysEnad is identical inside of PFLASH and CACHE
     * Other cores cannot overwrite OVC anymore and SSW defines whether online calibration shall be enabled or not */
@@ -186,7 +207,7 @@ LOCAL_INLINE void SftySysInit_Stop(void)
 
 }
 
-#ifdef TC27X_USED
+
 /******************************************************************/
 /*!
  * \\fn        SftySysInit_ClkMonEna(void)
@@ -196,9 +217,6 @@ LOCAL_INLINE void SftySysInit_Stop(void)
 
 LOCAL_INLINE void SftySysInit_ClkMonEna(void)
 {
-#ifdef SWIT_FC_Active
-   SWIT_SftySysInit_ClkMonEna_BgnHook ();
-#endif
    /* ******** Variables declaration *********** */
    /*! \\misra PRQA S 0759 "Union is used for bitwise access to registers." */
    Ifx_SCU_CCUCON3 scuCcucon3;  /* PRQA S 0759 */
@@ -211,40 +229,35 @@ LOCAL_INLINE void SftySysInit_ClkMonEna(void)
    scuCcucon3.U = 0U;
    scuCcucon4.U = 0U;
 
-   /* A new complete parameter set is transfered to CCU*/
-   scuCcucon3.B.UP = 1U;
+   /* Assign default values of CCUCON register */
+   scuCcucon3.U = SCU_CCUCON3.U;
+   scuCcucon4.U = SCU_CCUCON4.U;
+   scuCcucon4.B.MONEN  =   0U;         /* MONEN is disable          */
+   scuCcucon4.B.LOTHR  =   154U ;      /* 512/fPLL0 * 0.9 * 100 MHz */
+   scuCcucon4.B.UPTHR  =   188U ;      /* 512/fPLL0 * 1.1 * 100 MHz */
+   scuCcucon4.B.MONEN  =   1U;         /* MONEN is enable           */
 
    /* Set PLL Clock Monitoring at 200MHz */
-   scuCcucon3.B.PLLSEL = SFTYSYSINIT_SCU_ClOCK_MON_PLLSEL;            /* Set target monitoring frequency as 5MHz*/
-   scuCcucon3.B.PLLDIV = SFTYSYSINIT_SCU_ClOCK_MON_PLLDIV;            /* Set Divider value PLLDIV = fSRI / fSRIMON = 40 */
+   scuCcucon3.B.PLL0MONEN  = 1U;
 
    /* Set PLLERAY Clock Monitoring at 80MHz */
-   scuCcucon3.B.PLLERAYSEL = SFTYSYSINIT_SCU_ClOCK_MON_PLLERAYSEL;    /* Set target monitoring frequency as 5MHz*/
-   scuCcucon3.B.PLLERAYDIV = SFTYSYSINIT_SCU_ClOCK_MON_PLLERAYDIV;    /* Set Divider value PLLERAYDIV = fSRI / fSRIMON = 16 */
+   scuCcucon3.B.PLL1MONEN = 1U;
 
    /* Set SRI Clock Monitoring at 200MHz*/
-   scuCcucon3.B.SRISEL = SFTYSYSINIT_SCU_ClOCK_MON_SRISEL;            /* Set target monitoring frequency as 5MHz*/
-   scuCcucon3.B.SRIDIV = SFTYSYSINIT_SCU_ClOCK_MON_SRIDIV;            /* Set Divider value SRIDIV = fSRI / fSRIMON = 40 */
+   scuCcucon3.B.PLL2MONEN = 1U;
 
    /* Set STM Clock Monitoring at 100MHz*/
-   scuCcucon4.B.STMSEL = SFTYSYSINIT_SCU_ClOCK_MON_STMSEL;             /* Set target monitoring frequency as 5MHz*/
-   scuCcucon4.B.STMDIV = SFTYSYSINIT_SCU_ClOCK_MON_STMDIV;            /* Set Divider value STMDIV = fSRI / fSRIMON = 20 */
-
-   /* Set GTM Clock Monitoring at 100MHz*/
-   scuCcucon4.B.GTMSEL = SFTYSYSINIT_SCU_ClOCK_MON_GTMSEL;            /* Set target monitoring frequency as 5MHz*/
-   scuCcucon4.B.GTMDIV = SFTYSYSINIT_SCU_ClOCK_MON_GTMDIV;            /* Set Divider value GTMDIV = fSRI / fSRIMON = 20 */
+   scuCcucon3.B.SPBMONEN = 1U;
 
-   /* Set SPB Clock Monitoring at 100MHz*/
-   scuCcucon4.B.SPBSEL = SFTYSYSINIT_SCU_ClOCK_MON_SPBSEL;            /* Set target monitoring frequency as 5MHz*/
-   scuCcucon4.B.SPBDIV = SFTYSYSINIT_SCU_ClOCK_MON_SPBDIV;            /* Set Divider value SPBDIV = fSRI / fSRIMON = 20 */
+   /* Set BACK Clock Monitoring */
+   scuCcucon3.B.BACKMONEN = 1U;
 
    /* start countdown as long as lock bit is set */
    SftyUtils_StrtTmrUs(&tmr, SftySysInitCcuLockTiOut);
 
    /* As lock bit is set register cannot be updated */
-   while(SCU_CCUCON3.B.LCK != 0U)
+   while(scuCcucon3.B.LCK != 0U)
    {
-
       /* check if countdown is elapsed */
       isElpd = SftyUtils_IsTrmElpd(&tmr);
 
@@ -257,13 +270,13 @@ LOCAL_INLINE void SftySysInit_ClkMonEna(void)
    }
 
    /* Write value into register */
-   SCU_CCUCON3.U = scuCcucon3.U;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_CCUCON3.U,(uint32)scuCcucon3.U);
 
    /* start countdown as long as lock bit is set */
    SftyUtils_StrtTmrUs(&tmr, SftySysInitCcuLockTiOut);
 
    /* As lock bit is set register cannot be updated */
-   while(SCU_CCUCON4.B.LCK != 0U)
+   while(scuCcucon4.B.LCK != 0U)
    {
 
       /* check if countdown is elapsed */
@@ -279,11 +292,11 @@ LOCAL_INLINE void SftySysInit_ClkMonEna(void)
    }
 
    /* Write value into register */
-   SCU_CCUCON4.U = scuCcucon4.U;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_CCUCON4.U,(uint32)scuCcucon4.U);
 
    return;
 }
-
+#if 0
 /******************************************************************/
 /*!
  * \\fn      void SftySysInit_SetXbarAccen(uint32 AllwdTagId)
@@ -370,58 +383,55 @@ LOCAL_INLINE void SftySysInit_SetXbarAccen(uint32 AllwdTagId)
 LOCAL_INLINE void SftySysInit_SetAcsEna(uint32 AllwdTagId)
 {
 
-#ifdef SWIT_FC_Active
-\tSWIT_SftySysInit_SetAcsEna_BgnHook ();
-#endif
 
    /* SMU Access Protection */
-   SMU_ACCEN0.U = AllwdTagId;
+   Mcal_WriteSafetyEndInitProtReg(&SMU_ACCEN0.U, AllwdTagId); //SMU_ACCEN0.U = AllwdTagId;
 
    /* SCU Access protection */
    SftySysInit_SetScuAccen(AllwdTagId);
 
 #ifdef TC27X_USED /* Update the implementation w.r.t TC3X */
    /* XBAR Access protection */
-   SftySysInit_SetXbarAccen(AllwdTagId);
+   //SftySysInit_SetXbarAccen(AllwdTagId);
 #endif
 
    /* MTU Access Protection */
    MTU_ACCEN0.U = AllwdTagId;
 
    /* Port00 is open for all cores */
-   SFTY_PORT00_ACCEN = AllwdTagId;
-   /* Port01 is open for all cores */
-   SFTY_PORT01_ACCEN = AllwdTagId;
-   /* Port02 is safety protected */
-   SFTY_PORT02_ACCEN = AllwdTagId;
-   /* Port10 is safety protected */
-   SFTY_PORT10_ACCEN = AllwdTagId;
-   /* Port11 is open for all cores */
-   SFTY_PORT11_ACCEN = AllwdTagId;
-   /* Port12 is open for all cores */
-   SFTY_PORT12_ACCEN = SFTY_UTILS_ALL;
-   /* Port13 is open for all cores */
-   SFTY_PORT13_ACCEN = SFTY_UTILS_ALL;
-   /* Port14 is open for all cores */
-   SFTY_PORT14_ACCEN = SFTY_UTILS_ALL;
-   /* Port15 is safety protected */
-   SFTY_PORT15_ACCEN = AllwdTagId;
-   /* Port20 is safety protected */
-   SFTY_PORT20_ACCEN = AllwdTagId;
-   /* Port21 is open for all cores */
-   SFTY_PORT21_ACCEN = SFTY_UTILS_ALL;
-   /* Port22 is safety protected */
-   SFTY_PORT22_ACCEN = AllwdTagId;
-   /* Port23 is safety protected */
-   SFTY_PORT23_ACCEN = AllwdTagId;
-   /* Port32 is safety protected */
-   SFTY_PORT32_ACCEN = AllwdTagId;
-   /* Port33 is safety protected */
-   SFTY_PORT33_ACCEN = AllwdTagId;
-   /* Port34 is open for all cores */
-   SFTY_PORT34_ACCEN = AllwdTagId;
-   /* Port40 is open for all cores */
-   SFTY_PORT40_ACCEN = AllwdTagId;
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P00.ACCEN0.U, AllwdTagId);\t\t//SFTY_PORT00_ACCEN = AllwdTagId;
+\t/* Port01 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P01.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT01_ACCEN = AllwdTagId;
+\t/* Port02 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P02.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT02_ACCEN = AllwdTagId;
+\t/* Port10 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P10.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT10_ACCEN = AllwdTagId;
+\t/* Port11 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P11.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT11_ACCEN = AllwdTagId;
+\t/* Port12 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P12.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT12_ACCEN = SFTY_UTILS_ALL;
+\t/* Port13 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P13.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT13_ACCEN = SFTY_UTILS_ALL;
+\t/* Port14 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P14.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT14_ACCEN = SFTY_UTILS_ALL;
+\t/* Port15 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P15.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT15_ACCEN = AllwdTagId;
+\t/* Port20 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P20.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT20_ACCEN = AllwdTagId;
+\t/* Port21 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P21.ACCEN0.U,AllwdTagId);\t\t//SFTY_PORT21_ACCEN = SFTY_UTILS_ALL;
+\t/* Port22 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P22.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT22_ACCEN = AllwdTagId;
+\t/* Port23 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P23.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT23_ACCEN = AllwdTagId;
+\t/* Port32 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P32.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT32_ACCEN = AllwdTagId;
+\t/* Port33 is safety protected */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P33.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT33_ACCEN = AllwdTagId;
+\t/* Port34 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P34.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT34_ACCEN = AllwdTagId;
+\t/* Port40 is open for all cores */
+\tMcal_WriteSafetyEndInitProtReg(&MODULE_P40.ACCEN0.U,AllwdTagId);\t\t //SFTY_PORT40_ACCEN = AllwdTagId;
 
    return;
 }
@@ -434,177 +444,417 @@ LOCAL_INLINE void SftySysInit_SetAcsEna(uint32 AllwdTagId)
 /******************************************************************/
 LOCAL_INLINE void SftySysInit_PortInit(void)
 {
-#ifdef SWIT_FC_Active
-   SWIT_SftySysInit_PortInit_BgnHook ();
-#endif
-   /* GD_RESET_U_TOP pin initialization */
-   SFTY_GD_RESET_U_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_U_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_U_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* GD_RESET_U_BOT pin initialization */
-   SFTY_GD_RESET_U_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_U_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_U_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* GD_RESET_V_TOP pin initialization */
-   SFTY_GD_RESET_V_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_V_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_V_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* GD_RESET_V_BOT pin initialization */
-   SFTY_GD_RESET_V_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_V_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_V_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* GD_RESET_W_TOP pin initialization */
-   SFTY_GD_RESET_W_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_W_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_W_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* GD_RESET_W_BOT pin initialization */
-   SFTY_GD_RESET_W_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_GD_RESET_W_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_GD_RESET_W_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_EN_U pin initialization */
-   SFTY_PS_OC_EN_U_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_EN_U_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_EN_U_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_EN_V pin initialization */
-   SFTY_PS_OC_EN_V_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_EN_V_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_EN_V_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_EN_W pin initialization */
-   SFTY_PS_OC_EN_W_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_EN_W_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_EN_W_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_EN_RES pin initialization */
-   SFTY_PS_OC_EN_RES_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_EN_RES_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_EN_RES_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_DIAG_U pin initialization */
-   SFTY_PS_OC_DIAG_U_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_DIAG_U_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_DIAG_U_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_DIAG_V pin initialization */
-   SFTY_PS_OC_DIAG_V_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_DIAG_V_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_DIAG_V_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_DIAG_W pin initialization */
-   SFTY_PS_OC_DIAG_W_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_DIAG_W_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_DIAG_W_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* PS_OC_DIAG_RES pin initialization */
-   SFTY_PS_OC_DIAG_RES_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_PS_OC_DIAG_RES_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_PS_OC_DIAG_RES_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* KL30_INV_SW pin initialization */
-   SFTY_KL30_INV_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_KL30_INV_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_KL30_INV_SW_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* N_ASC_CTRL_UC pin initialization */
-   SFTY_N_ASC_CTRL_UC_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_N_ASC_CTRL_UC_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_N_ASC_CTRL_UC_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+
+   Ifx_P_PDR0    SFTYSYSINIT_MODULE_PX_PDR0;
+   Ifx_P_PDR1    SFTYSYSINIT_MODULE_PX_PDR1;
+   Ifx_P_IOCR0   SFTYSYSINIT_MODULE_PX_IOCR0;
+   Ifx_P_IOCR4   SFTYSYSINIT_MODULE_PX_IOCR4;
+   Ifx_P_IOCR8   SFTYSYSINIT_MODULE_PX_IOCR8;
+   Ifx_P_IOCR12  SFTYSYSINIT_MODULE_PX_IOCR12;
+
+   /*---------------------------------SBC Init----------------------------------------*/
+   
+\t SFTYSYSINIT_MODULE_PX_PDR0.U =    MODULE_P00.PDR0.U;
+\t /* M_PW_DOWN_SBC_SW pin initialization */ /* Port 00, pin 1 */
+\t SFTYSYSINIT_MODULE_PX_PDR0.B.PD1 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;\t\t  //SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+\t SFTYSYSINIT_MODULE_PX_PDR0.B.PL1 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;\t  //SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t   
+\t Mcal_WriteCpuEndInitProtReg(&MODULE_P00.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+\t 
+\t SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P32.PDR0.U;
+\t 
+\t /*KL15 SBC SW pin */\t   /*Port32, pin2*/
+\t SFTYSYSINIT_MODULE_PX_PDR0.B.PD2 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;\t\t   //SFTY_KL15_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+\t SFTYSYSINIT_MODULE_PX_PDR0.B.PL2 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;\t   //SFTY_KL15_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+\t\t\t\t
+\t Mcal_WriteCpuEndInitProtReg(&MODULE_P32.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+\t\t  
+\t SFTYSYSINIT_MODULE_PX_IOCR0.U =   MODULE_P00.IOCR0.U;
+\t SFTYSYSINIT_MODULE_PX_IOCR0.B.PC1 = SFTY_GPO_IOCR_VAL;  //SFTY_M_PW_DOWN_SBC_SW_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+\t 
+\t  Mcal_WriteCpuEndInitProtReg(&MODULE_P00.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   /*---------------------------------P00_PDR0 ----------------------------------------*/
+#if 0
+   SFTYSYSINIT_MODULE_PX_PDR0.U =    MODULE_P00.PDR0.U;
+
+   /* M_PW_DOWN_SBC_SW pin initialization */ /* Port 00, pin 1 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD1 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL1 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+                                                                     
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P00.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*---------------------------------P01_PDR0 ----------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =    MODULE_P01.PDR0.U;
+
+   /* GD_RESET_U_TOP pin initialization */ /* Port 01, pin 6 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD6 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_GD_RESET_U_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL6 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_GD_RESET_U_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* N_ASC_TOP_CTRL_RST pin initialization */ /* Port 01, pin 4 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_N_ASC_TOP_CTRL_RST_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL4 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_N_ASC_TOP_CTRL_RST_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P01.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P02_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P02.PDR0.U;
+
+   /* PS_OC_DIAG_U pin initialization */ /* Port 02, pin 0 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD0 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //  SFTY_PS_OC_DIAG_U_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL0 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_PS_OC_DIAG_U_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL
+
+   /* PS_OC_DIAG_V pin initialization */ /* Port 02, pin 2 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD2 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           // SFTY_PS_OC_DIAG_V_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL2 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      // SFTY_PS_OC_DIAG_V_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* PS_OC_DIAG_W pin initialization */ /* Port 02, pin 5 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD5 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //  SFTY_PS_OC_DIAG_W_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL5 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //  SFTY_PS_OC_DIAG_W_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P02.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P10_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P10.PDR0.U;
+
+   /* PS_OC_DIAG_RES pin initialization */ /* Port 10, pin 4 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           // SFTY_PS_OC_DIAG_RES_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL4 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      // SFTY_PS_OC_DIAG_RES_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P10.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+  /*-------------------------------P15_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P15.PDR0.U;
+
+   /* PS_OC_EN_RES pin initialization */ /* Port 15, pin 2 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD2 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_PS_OC_EN_RES_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL2 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_PS_OC_EN_RES_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /*GD_RESET_U_BOT pin initialization */ /* Port 15, pin 7 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD7 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_GD_RESET_U_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD7 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_GD_RESET_U_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P15.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P20_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P20.PDR0.U;
+
+   /* GD_RESET_V_TOP pin initialization */ /* Port 20, pin 6 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD6 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_GD_RESET_V_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL6 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_GD_RESET_V_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* N_HV_FB pin initialization */  /* N_HV_FB, Port 20, pin 3 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD3 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_N_HV_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL3 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_N_HV_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* VOL_COMP_ASC_PIN initialization */ /* VOL_COMP_ASC, Port 20, pin 11 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD3 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_VOL_COMP_ASC_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL3 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_VOL_COMP_ASC_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P22_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P22.PDR0.U;
+
+   /* GD_RESET_V_BOT pin initialization */ /* Port 22, pin 4 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_GD_RESET_V_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_GD_RESET_V_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* PS_OC_EN_V pin initialization */ /* Port 22, pin 5 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD5 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_PS_OC_EN_V_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL5 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_PS_OC_EN_V_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* CTRL_IGBT_TOP_U_FB pin initialization */ /* TOP U Port 22, pin 0 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD0 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_TOP_U_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL0 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_CTRL_IGBT_TOP_U_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+
+   /* CTRL_IGBT_BOT_U_FB pin initialization */ /* BOT U Port 22, pin 1 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD1 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_BOT_U_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL1 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_CTRL_IGBT_BOT_U_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* CTRL_IGBT_TOP_V_FB pin initialization */ /* TOP V Port 22, pin 2 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD2 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_TOP_V_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL2 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_CTRL_IGBT_TOP_V_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* CTRL_IGBT_BOT_V_FB pin initialization */ /* BOT V Port 22, pin 3 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD3 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_BOT_V_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL3 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_CTRL_IGBT_BOT_V_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P22.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P23_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P23.PDR0.U;
+
+   /* N_ASC_CTRL_UC pin initialization */ /* Port 23, pin 4 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_N_ASC_CTRL_UC_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL4 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_N_ASC_CTRL_UC_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* CTRL_IGBT_TOP_W_FB pin initialization */ /* BOT W Port 23, pin 1 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD0 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_TOP_W_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL0 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_CTRL_IGBT_TOP_W_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* CTRL_IGBT_BOT_W_FB pin initialization */ /* BOT W Port 23, pin 1 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD1 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           // SFTY_CTRL_IGBT_BOT_W_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL1 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_CTRL_IGBT_BOT_W_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P23.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P32_PDR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR0.U =   MODULE_P32.PDR0.U;
+
+   /* GD_RESET_W_TOP pin initialization */ /* Port 32, pin 5 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD5 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_GD_RESET_W_TOP_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL5 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_GD_RESET_W_TOP_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* KL30_INV_SW pin initialization */ /* Port 34, pin 4 */
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PD4 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_KL30_INV_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR0.B.PL4 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_KL30_INV_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /*KL15 SBC SW pin */   /*Port32, pin2*/
+    SFTYSYSINIT_MODULE_PX_PDR0.B.PD2 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;\t\t\t  //SFTY_KL15_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+    SFTYSYSINIT_MODULE_PX_PDR0.B.PL2 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_KL15_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+\t\t   
+   
+\t Mcal_WriteCpuEndInitProtReg(&MODULE_P32.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+   
+\t /*-------------------------------P02_PDR1-------------------------------------------*/
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P32.PDR0.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR0.U);
+
+   /*-------------------------------P02_PDR1-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR1.U =   MODULE_P02.PDR1.U;
+
+   /* PS_OC_EN_W pin initialization */ /* Port 02, pin 11 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD11 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_PS_OC_EN_W_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PL11 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_PS_OC_EN_W_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P02.PDR1.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR1.U);
+
+      /*-------------------------------P14_PDR1-------------------------------------------*/
 
 #if SYSCON_FTR_PSM == 1 /* USE_IPMCTRL_CONTROL */
-   /* N_ASC_TOP_CTRL pin initialization */
-   SFTY_N_ASC_TOP_CTRL_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_N_ASC_TOP_CTRL_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_N_ASC_TOP_CTRL_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* N_ASC_TOP_CTRL_RST pin initialization */
-   SFTY_N_ASC_TOP_CTRL_RST_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_N_ASC_TOP_CTRL_RST_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_N_ASC_TOP_CTRL_RST_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_PDR1.U =   MODULE_P14.PDR1.U;
+
+   /* N_ASC_TOP_CTRL pin initialization */ /* Port 14, pin 10 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD10 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_N_ASC_TOP_CTRL_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PL10 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_N_ASC_TOP_CTRL_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P14.PDR1.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR1.U);
 #endif
 
-   /* N_ASC_CTRL_SMU pin initialization */
-   SFTY_N_ASC_CTRL_SMU_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_N_ASC_CTRL_SMU_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_N_ASC_CTRL_SMU_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* CTRL_IGBT_TOP_U_FB pin initialization */
-   SFTY_CTRL_IGBT_TOP_U_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_TOP_U_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_TOP_U_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* CTRL_IGBT_BOT_U_FB pin initialization */
-   SFTY_CTRL_IGBT_BOT_U_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_BOT_U_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_BOT_U_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* CTRL_IGBT_TOP_V_FB pin initialization */
-   SFTY_CTRL_IGBT_TOP_V_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_TOP_V_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_TOP_V_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* CTRL_IGBT_BOT_V_FB pin initialization */
-   SFTY_CTRL_IGBT_BOT_V_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_BOT_V_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_BOT_V_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* CTRL_IGBT_TOP_W_FB pin initialization */
-   SFTY_CTRL_IGBT_TOP_W_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_TOP_W_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_TOP_W_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* CTRL_IGBT_BOT_W_FB pin initialization */
-   SFTY_CTRL_IGBT_BOT_W_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_CTRL_IGBT_BOT_W_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_CTRL_IGBT_BOT_W_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* N_HV_FB pin initialization */
-   SFTY_N_HV_FB_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_N_HV_FB_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_N_HV_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* VOL_COMP_ASC_PIN initialization */
-   SFTY_VOL_COMP_ASC_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_VOL_COMP_ASC_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_VOL_COMP_ASC_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
-
-   /* EN_EXC_P pin initialization */
-   SFTY_EN_EXC_P_PORT_PDR_PD_PIN = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_EN_EXC_P_PORT_PDR_PL_PIN = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_EN_EXC_P_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
-
-   /* EN_EXC_N pin initialization */
-   SFTY_EN_EXC_N_PORT_PDR_PD_PIN = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_EN_EXC_N_PORT_PDR_PL_PIN = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_EN_EXC_N_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   /*-------------------------------P20_PDR1-------------------------------------------*/
 
-   /* QSPI pin init */
-   SFTY_QSPI_MTSR_PORT_IOCR_PIN = SFTY_QSPI_MTSR_VAL;
-   SFTY_QSPI_MRST_PORT_IOCR_PIN = SFTY_QSPI_MRST_VAL;
-   SFTY_QSPI_CLK_PORT_IOCR_PIN  = SFTY_QSPI_CLK_VAL;
-   SFTY_QSPI_CS_PORT_IOCR_PIN   = SFTY_QSPI_CS_VAL;
+   SFTYSYSINIT_MODULE_PX_PDR1.U =   MODULE_P20.PDR1.U;
+
+   /* EN_EXC_P pin initialization */ /* Port 20, pin 9 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD9 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_EN_EXC_P_PORT_PDR_PD_PIN = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PL9 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      // SFTY_EN_EXC_P_PORT_PDR_PL_PIN = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* EN_EXC_N pin initialization */ /* Port 20, pin 8 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD8 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;           //SFTY_EN_EXC_N_PORT_PDR_PD_PIN = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PL8 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;      //SFTY_EN_EXC_N_PORT_PDR_PL_PIN = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   /* PS_OC_EN_U pin initialization */ /* Port 20, pin 10 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD10 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          // SFTY_PS_OC_EN_U_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PL10 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_PS_OC_EN_U_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.PDR1.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR1.U);
+
+
+   /*-------------------------------P33_PDR1-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_PDR1.U =   MODULE_P33.PDR1.U;
+
+   /* GD_RESET_W_BOT pin initialization */ /* Port 33, pin 10 */
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD10 = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;          //SFTY_GD_RESET_W_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
+   SFTYSYSINIT_MODULE_PX_PDR1.B.PD10 = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;     //SFTY_GD_RESET_W_BOT_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P33.PDR1.U,(uint32)SFTYSYSINIT_MODULE_PX_PDR1.U);
+
+
+/*-------------------------------IOCR0-------------------------------------------*/
+/*-------------------------------P00_IOCR0-------------------------------------------*/
+
+  SFTYSYSINIT_MODULE_PX_IOCR0.U =   MODULE_P00.IOCR0.U;
+  SFTYSYSINIT_MODULE_PX_IOCR0.B.PC1 = SFTY_GPO_IOCR_VAL;  //SFTY_M_PW_DOWN_SBC_SW_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+
+  Mcal_WriteCpuEndInitProtReg(&MODULE_P00.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+/*-------------------------------P02_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U =   MODULE_P02.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC0 = SFTY_GPO_IOCR_VAL;            //SFTY_PS_OC_DIAG_U_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC2 = SFTY_GPO_IOCR_VAL;            //SFTY_PS_OC_DIAG_V_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P02.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   /*-------------------------------P15_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U     = MODULE_P15.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC2 = SFTY_GPO_IOCR_VAL;            //SFTY_PS_OC_EN_RES_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC0 = SFTY_QSPI_CS_VAL;             //SFTY_QSPI_CS_PORT_IOCR_PIN   = SFTY_QSPI_CS_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P15.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   /*-------------------------------P20_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U     = MODULE_P20.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC3 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_N_HV_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC3 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_VOL_COMP_ASC_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   /*-------------------------------P22_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U     = MODULE_P22.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC0 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_TOP_U_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC1 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_BOT_U_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC2 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_TOP_V_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC3 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_BOT_V_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P22.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   /*-------------------------------P23_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U     = MODULE_P23.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC0 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_TOP_W_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC1 = SFTY_GPI_PLLDWN_IOCR_VAL;      //SFTY_CTRL_IGBT_BOT_W_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P23.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+
+   /*-------------------------------P32_IOCR0-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR0.U\t = MODULE_P32.IOCR0.U;
+   SFTYSYSINIT_MODULE_PX_IOCR0.B.PC2 = SFTY_GPI_PLLDWN_IOCR_VAL; \t //SFTY_CTRL_IGBT_TOP_W_FB_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+\t 
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P32.IOCR0.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR0.U);
+
+   
+
+   /*-------------------------------IOCR4-------------------------------------------*/
+
+   /*-------------------------------P01_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U     = MODULE_P01.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC6 = SFTY_GPO_IOCR_VAL;              //SFTY_GD_RESET_U_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC4 = SFTY_GPO_IOCR_VAL;              //SFTY_N_ASC_TOP_CTRL_RST_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P01.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P02_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U     = MODULE_P02.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC5 = SFTY_GPO_IOCR_VAL;              //SFTY_PS_OC_DIAG_W_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P02.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U );
+
+   /*-------------------------------P10_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U     = MODULE_P10.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC4 = SFTY_GPO_IOCR_VAL;            //SFTY_PS_OC_DIAG_RES_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC6 = SFTY_ASCLINSPI_CLK_VAL;       //SFTY_ASC2SPI_CLK_PORT_IOCR_PIN  = SFTY_ASCLINSPI_CLK_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P10.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P15_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U     = MODULE_P15.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC7 = SFTY_GPO_IOCR_VAL;             //SFTY_GD_RESET_U_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P15.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P20_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U     = MODULE_P20.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC6 = SFTY_GPO_IOCR_VAL;              //SFTY_GD_RESET_V_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P22_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U =   MODULE_P22.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC4 = SFTY_GPO_IOCR_VAL;               //SFTY_GD_RESET_V_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC5 = SFTY_GPO_IOCR_VAL;               //SFTY_PS_OC_EN_V_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC6 = SFTY_QSPI_MRST_VAL;              //SFTY_QSPI_MRST_PORT_IOCR_PIN = SFTY_QSPI_MRST_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC7 = SFTY_QSPI_CLK_VAL;               //SFTY_QSPI_CLK_PORT_IOCR_PIN  = SFTY_QSPI_CLK_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P22.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P23_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U =   MODULE_P23.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC4 = SFTY_GPO_IOCR_VAL;                          // SFTY_N_ASC_CTRL_UC_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P23.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P32_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U =   MODULE_P32.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC5 = SFTY_GPO_IOCR_VAL;              //SFTY_GD_RESET_W_TOP_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P32.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P33_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U =   MODULE_P33.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC6 = SFTY_ASCLINSPI_CS_VAL;          //SFTY_ASC2SPI_CS_PORT_IOCR_PIN   = SFTY_ASCLINSPI_CS_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P33.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+   /*-------------------------------P34_IOCR4-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR4.U =   MODULE_P34.IOCR4.U;
+   SFTYSYSINIT_MODULE_PX_IOCR4.B.PC4 = SFTY_GPO_IOCR_VAL;              //SFTY_KL30_INV_SW_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P34.IOCR4.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR4.U);
+
+
+  /*-------------------------------IOCR8-------------------------------------------*/
+  /*-------------------------------P02_IOCR8-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR8.U      = MODULE_P02.IOCR8.U;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC11 = SFTY_GPO_IOCR_VAL;         //SFTY_PS_OC_EN_W_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
 
    /* ASCLIN pin Init */
-   SFTY_ASC2SPI_MTSR_PORT_IOCR_PIN = SFTY_ASCLINSPI_MTSR_VAL;
-   SFTY_ASC2SPI_MRST_PORT_IOCR_PIN = SFTY_ASCLINSPI_MRST_VAL;
-   SFTY_ASC2SPI_CLK_PORT_IOCR_PIN  = SFTY_ASCLINSPI_CLK_VAL;
-   SFTY_ASC2SPI_CS_PORT_IOCR_PIN   = SFTY_ASCLINSPI_CS_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC9 = SFTY_ASCLINSPI_MTSR_VAL;    //SFTY_ASC2SPI_MTSR_PORT_IOCR_PIN = SFTY_ASCLINSPI_MTSR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC10 = SFTY_ASCLINSPI_MRST_VAL;   //SFTY_ASC2SPI_MRST_PORT_IOCR_PIN = SFTY_ASCLINSPI_MRST_VAL;
+
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P02.IOCR8.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR8.U);
+
+   /*-------------------------------P14_IOCR8-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR8.U      = MODULE_P14.IOCR8.U;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC10 = SFTY_GPO_IOCR_VAL;          // SFTY_N_ASC_TOP_CTRL_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P14.IOCR8.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR8.U);
+
+   /*-------------------------------P20_IOCR8-------------------------------------------*/
 
-   /* KL15_SBC_SW pin initialization */
-   SFTY_KL15_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_KL15_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_KL15_SBC_SW_PORT_IOCR_PC_PIN = SFTY_GPI_PLLDWN_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR8.U      = MODULE_P20.IOCR8.U;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC10 = SFTY_GPO_IOCR_VAL;       //SFTY_PS_OC_EN_U_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC9 = SFTY_GPO_IOCR_VAL;        //SFTY_EN_EXC_P_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC8 = SFTY_GPO_IOCR_VAL;        //SFTY_EN_EXC_N_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.IOCR8.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR8.U);
 
-   /* M_PW_DOWN_SBC_SW pin initialization */
-   SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PD_PIN  = SFTY_IO_PORT_PDR_CMOS_SPD_GRD_1;
-   SFTY_M_PW_DOWN_SBC_SW_PORT_PDR_PL_PIN  = SFTY_IO_PORT_PDR_CMOS_AUTOMOTIVE_LVL;
-   SFTY_M_PW_DOWN_SBC_SW_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   /*-------------------------------P33_IOCR8-------------------------------------------*/
+
+   SFTYSYSINIT_MODULE_PX_IOCR8.U      = MODULE_P33.IOCR8.U;
+   SFTYSYSINIT_MODULE_PX_IOCR8.B.PC10 = SFTY_GPO_IOCR_VAL;       //SFTY_GD_RESET_W_BOT_PORT_IOCR_PC_PIN = SFTY_GPO_IOCR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P33.IOCR8.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR8.U);
+
+   /*-------------------------------IOCR12-------------------------------------------*/
+   /*-------------------------------P20_IOCR12-------------------------------------------*/
+
+   /* QSPI pin init */
+   SFTYSYSINIT_MODULE_PX_IOCR12.U      = MODULE_P20.IOCR12.U;
+   SFTYSYSINIT_MODULE_PX_IOCR12.B.PC12 = SFTY_QSPI_MTSR_VAL; //SFTY_QSPI_MTSR_PORT_IOCR_PIN = SFTY_QSPI_MTSR_VAL;
+   Mcal_WriteCpuEndInitProtReg(&MODULE_P20.IOCR12.U,(uint32)SFTYSYSINIT_MODULE_PX_IOCR12.U);
+
+
+#endif
 
    return;
 }
@@ -619,9 +869,6 @@ LOCAL_INLINE void SftySysInit_PortInit(void)
 /******************************************************************/
 LOCAL_INLINE void SftySysInit_MemProtn(uint32 AllwdTagId)
 {
-#ifdef SWIT_FC_Active
-   SWIT_SftySysInit_MemoryProtn_BgnHook ();
-#endif
    /* ******** Variables declaration *********** */
    uint32 dmaBufBgn;
    uint32 dmaBufEnd;
@@ -637,37 +884,36 @@ LOCAL_INLINE void SftySysInit_MemProtn(uint32 AllwdTagId)
    dmaBufEnd = SftyUtils_AlgnAddr((uint32)&_lc_ge_sftyQm_share_gr, 0x20U); /* PRQA S 0306 */
 
    /*! Setup DSPR Ranges for Protection 0x60000000--0x6001E000 */
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA0.U,0x60000000U);
 
-   CPU0_SPR_SPROT_RGNLA0.U = 0x60000000U;
-   CPU0_SPR_SPROT_RGNUA0.U = dmaBufBgn;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA0.U,dmaBufBgn);
 
-   CPU1_RGN0_ACCENA.U = AllwdTagId;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNACCENA0_W.U,AllwdTagId);
 
    /*! The DSPR range used by DMA is unprotected */
-   CPU0_SPR_SPROT_RGNLA1.U = dmaBufBgn;
-   CPU0_SPR_SPROT_RGNUA1.U = dmaBufEnd;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA1.U,dmaBufBgn);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA1.U,dmaBufEnd);
 
-   CPU1_RGN1_ACCENA.U = SFTY_UTILS_ALL;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNACCENA1_W.U,SFTY_UTILS_ALL);
 
-   CPU0_SPR_SPROT_RGNLA2.U = dmaBufEnd;
-   CPU0_SPR_SPROT_RGNUA2.U = 0x6001E000U;
-   CPU1_RGN2_ACCENA.U = AllwdTagId;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA2.U,dmaBufEnd);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA2.U,0x6003C000U);/*Tc375 change*/
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNACCENA2_W.U,AllwdTagId);
 
-   /*! Setup PSPR Ranges for Protection 0x60100000--0x60108000 */
-   CPU0_SPR_SPROT_RGNLA3.U = 0x60100000U;
-//   CPU0_SPR_SPROT_RGNUA3.U = 0x60108000U;
-   CPU0_SPR_SPROT_RGNUA3.U = 0x7FFFFFFFU;  //TODO: figure out the correct configuration!!!!
-   CPU1_RGN3_ACCENA.U = AllwdTagId;
+   /*! Setup PSPR Ranges for Protection 0x60100000--0x6010800 Tc375 change 0x60100000--0x6011000*/ 
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA3.U,0x60100000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA3.U,0x60110000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNACCENA3_W.U,AllwdTagId);
 
    /*! Setup other Ranges to 0x00000000 */
-   CPU0_SPR_SPROT_RGNLA4.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNUA4.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNLA5.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNUA5.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNLA6.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNUA6.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNLA7.U = 0x00000000U;
-   CPU0_SPR_SPROT_RGNUA7.U = 0x00000000U;
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA4.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA4.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA5.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA5.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA6.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA6.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNLA7.U , 0x00000000U);
+   Mcal_WriteSafetyEndInitProtReg(&CPU1_SPR_SPROT_RGNUA7.U , 0x00000000U);
 
    return;
 }
@@ -685,13 +931,9 @@ LOCAL_INLINE void SftySysInit_MemProtn(uint32 AllwdTagId)
 /******************************************************************/
 FUNC(void, SFTYSYSINIT) SftySysInit_InitArea0(void)
 {
-#ifdef SWIT_FC_Active
-   SWIT_SftySysInit_InitArea0_BgnHook();
-#endif
-   /* ************* Source code **************** */
+   Ifx_SCU_LCLCON1   SFTYSYSINIT_SCU_LCLCON1;
 
-   /* disable safety endinit protection for SCU registers */
-   //Mcal_ResetSafetyENDINIT_Timed(SFTYSYSINIT_MCALENDINIT_TIOUT);
+   /* ************* Source code **************** */
 
    /* Enable supervisor mode */
    SftyUtils_SetPswIoMode(SFTY_UTILS_PSW_IO_SUPERVISOR_MODE);
@@ -699,32 +941,51 @@ FUNC(void, SFTYSYSINIT) SftySysInit_InitArea0(void)
    /* Set Protection to Complete PSPR/DSPR region of Core1 */
    SftySysInit_MemProtn(SFTY_UTILS_CPU1_NON_SAFE | SFTY_UTILS_CPU1_SAFE);
 
-#if 0
    /* Enable Access Protection */
    SftySysInit_SetAcsEna(SFTY_UTILS_CPU1_NON_SAFE | SFTY_UTILS_CPU1_SAFE);
-#endif
 
-#ifdef TC27X_USED /* Implementation to be updated w.r.t TC3*/
    /* Clock Monitoring for STM, GTM, SPSB, and SRI clocks*/
    SftySysInit_ClkMonEna();
-#endif
-   /* enable safety endinit protection */
-   //Mcal_SetSafetyENDINIT_Timed();
 
-   /* disable endinit protection mode */
-   //Mcal_ResetENDINIT();
+   /*Enable lockstep*/
+   SFTYSYSINIT_SCU_LCLCON1.U = SCU_LCLCON1.U;
+   SFTYSYSINIT_SCU_LCLCON1.B.LSEN1 = 1u;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_LCLCON1.U,(uint32)SFTYSYSINIT_SCU_LCLCON1.U);
 
-   /* SftySysInit_PortInit(); */
+   /* disable endinit protection mode */
+   SftySysInit_PortInit();
 
    /* Initialize SMU_CTRL (33.8) signal with HIGH */
    /* LOW indicates FAULT */
    SFTY_N_ASC_CTRL_SMU_PORT_OMR_PS_PIN = 1U;
 
+   /* Set PSW IO setting back to USER1 */
+   SftyUtils_SetPswIoMode(SFTY_UTILS_PSW_IO_USER_MODE_1);
+   return;
+}
+
+FUNC(void, SFTYSYSINIT) SftySysInit_PreInitArea0(void)
+{
+   /* ******** Variables declaration *********** */
+   Ifx_SCU_RSTCON2   SCU_RSTCON2_LOCAL;
+
+   /* ************* Source code **************** */
+
+   /* Set supervisor mode in PSW */
+   SftyUtils_SetPswIoMode(SFTY_UTILS_PSW_IO_SUPERVISOR_MODE);
+
+
+   /* Get value of Reset Status Register */
+   SftySysInitResetStatusVal = SCU_RSTSTAT.U;
+
+   /* Clear cold reset status bits */
+   SCU_RSTCON2_LOCAL.U = SCU_RSTCON2.U;
+   SCU_RSTCON2_LOCAL.B.CLRC = 1;
+   Mcal_WriteSafetyEndInitProtReg(&SCU_RSTCON2.U,SCU_RSTCON2_LOCAL.U);
+
    /* Set PSW IO setting back to USER1 */
    SftyUtils_SetPswIoMode(SFTY_UTILS_PSW_IO_USER_MODE_1);
 
-   /* enable endinit protection mode*/
-   //Mcal_SetENDINIT();
 
    return;
 }
@@ -732,6 +993,70 @@ FUNC(void, SFTYSYSINIT) SftySysInit_InitArea0(void)
 #define SFTYSYSINIT_AREA_0_STOP_SEC_CODE_SLOW
 #include "MemMap.h"
 
+#define SFTYSYSINIT_AREA_CMN_START_SEC_CODE_SLOW
+#include "MemMap.h"
+
+/******************************************************************/
+/*!
+ * \\fn      void SftySysInit_PreInit(void)
+ * \\brief
+ */
+/******************************************************************/
+FUNC(void, SFTYSYSINIT) SftySysInit_PreInit(void)
+{
+   /* ******** Variables declaration *********** */
+
+   /* ************* Source code **************** */
+
+   /* Check if it was a cold power-on reset */
+   SftySysInitPwrOnRstHwFlg = ((SftySysInitResetStatusVal & ((uint32)SFTYSYSINIT_COLD_PORST_MSK)) != 0U) ? TRUE : FALSE;
+
+
+   /* If there is a PORST, reset the counter. In other cases, increment the counter */
+   SftySysInitRstAftPwrOnCntr = ((SftySysInitPwrOnRstHwFlg == TRUE)? 0U : (SftySysInitRstAftPwrOnCntr + 1U));
+
+   return;
+}
+
+
+/******************************************************************/
+/*!
+ * \\fn      void SftySysInit_PostInit(void)
+ * \\brief
+ */
+/******************************************************************/
+FUNC(void, SFTYSYSINIT) SftySysInit_PostInit(void)
+{
+   /* ******** Variables declaration *********** */
+
+   /* ************* Source code **************** */
+
+#if (FTR_SBC_TLF35584 == 1U)
+   /* TLF Digital logic resets handling */
+   if(SftyTlf35584FirstRunAftDigSelfTest == TRUE)
+   {
+      /* Last reset during digital self test for TLF35584 happened */
+      /* This is a "virtual" Porst-Flag, for other SWCs it signalizes "virtual" first run */
+      SftySysInitPwrOnRstFlg = TRUE;
+   }
+   else
+   {
+      SftySysInitPwrOnRstFlg = FALSE;
+   }
+#else
+
+   /* In case there are no resets done during startup (as it happens for FS6500, both flags shall have the same value */
+   SftySysInitPwrOnRstFlg = SftySysInitPwrOnRstHwFlg;
+
+#endif
+
+
+   return;
+}
+
+#define SFTYSYSINIT_AREA_CMN_STOP_SEC_CODE_SLOW
+#include "MemMap.h"
+
 /*================== [closure] ==============================================*/
 /*! \\misra Warning No C2004:19.6 "Using \'#undef\' for master c-file"          */
 #undef MASTER_SFTYSYSINIT_    /* PRQA S 0841 */
diff --git a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit_data.c b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit_data.c
index 8e31002ae..d53bdd679 100644
--- a/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit_data.c
+++ b/src/fw_cu/Components/Safety/Sfty_Cmn/SftySysInit/src/SftySysInit_data.c
@@ -61,6 +61,70 @@ CONST(uint32, SFTYSYSINIT) SftySysInitCcuLockTiOut = 100UL;
 #define SAFETY_STOP_SEC_CALIB
 #include "MemMap.h"
 
+#define SFTYSYSINIT_START_SEC_VAR_AREA_0_FAST_NO_INIT_32
+#include "MemMap.h"
+
+/*
+@@ SYMBOL = SftySysInitResetStatusVal
+@@ A2L_TYPE = MEASURE
+@@ DATA_TYPE = ULONG
+@@ DESCRIPTION = "RSSTAT value during startup"
+@@ GROUP = SftySysInit
+@@ END
+*/
+VAR(uint32, SFTYMODMGR_VAR) SftySysInitResetStatusVal;
+#define SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32
+#include "MemMap.h"
+/* End: SFTYSYSINIT_STOP_SEC_VAR_AREA_0_FAST_NO_INIT_32 (online) */
+
+
+
+
+//TODO move to ADD later
+
+
+/* Begin: SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8 (online) */
+#define SFTYSYSINIT_START_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+#include "MemMap.h"
+
+/*
+@@ SYMBOL = SftySysInitPwrOnRstHwFlg
+@@ A2L_TYPE = MEASURE
+@@ DATA_TYPE = UBYTE
+@@ DESCRIPTION = "Indicates power on reset that was detected by HW (RSTSTAT Register)"
+@@ GROUP = SftySysInit |SftySysInit_Local
+@@ END
+*/
+/*! Indicates power on reset */
+VAR(boolean, SFTYSYSINITVAR) SftySysInitPwrOnRstHwFlg;
+
+
+/*
+@@ SYMBOL = SftySysInitPwrOnRstFlg
+@@ A2L_TYPE = MEASURE
+@@ DATA_TYPE = UBYTE
+@@ DESCRIPTION = "Virutal PORST flag to be used by other SWCs"
+@@ GROUP = SftySysInit |SftySysInit_Local
+@@ END
+*/
+/*! Indicates power on reset */
+VAR(boolean, SFTYSYSINITVAR) SftySysInitPwrOnRstFlg;
+
+
+/*
+@@ SYMBOL = SftySysInitRstAftPwrOnCntr
+@@ A2L_TYPE = MEASURE
+@@ DATA_TYPE = UBYTE
+@@ DESCRIPTION = "Reset counter after PORST"
+@@ GROUP = SftySysInit |SftySysInit_Local
+@@ END
+*/
+/*! Reset counter */
+VAR(boolean, SFTYSYSINITVAR) SftySysInitRstAftPwrOnCntr;
+
+
+#define SFTYSYSINIT_STOP_SEC_VAR_AREA_CMN_FAST_NO_INIT_8
+#include "MemMap.h"
 /*================================================ [closure] =========================================================*/
 /*! \\misra Warning No C2004:19.6 "Using \'#undef\' for master c-file" */
 #undef MASTER_SFTY_SYS_INIT_DATA_ /* PRQA S 0841 */
diff --git a/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv b/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
index f7fbb4f1b..e77826aa5 100644
--- a/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
+++ b/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
@@ -6046,6 +6046,10 @@ SftyShutoffPahTstIgbtSts.topV,Core_1,Core_1_200us,0.2,,,SSW
 SftyShutoffPahTstIgbtSts.topW,Core_1,Core_1_200us,0.2,,,SSW
 SftyShutoffPahTstIvtrFltSt.st,Core_1,Core_1_200us,0.2,,,SSW
 SftyShutoffPahTstIvtrFltSt.step,Core_1,Core_1_200us,0.2,,,SSW
+SftySysInitPwrOnRstFlg,Core_1,Core_1_200us,0.2,,,SSW
+SftySysInitPwrOnRstHwFlg,Core_1,Core_1_200us,0.2,,,SSW
+SftySysInitResetStatusVal,Core_1,Core_1_200us,0.2,,,SSW
+SftySysInitRstAftPwrOnCntr,Core_1,Core_1_200us,0.2,,,SSW
 SftyTempEvlnIGBTPhyVal,Core_1,Core_1_200us,0.2,,,SSW
 SftyTempEvlnIgbtTempHWPErrMonrSt,Core_1,Core_1_200us,0.2,,,SSW
 SftyTempEvlnIgbtTempUPlausErrMonrSt,Core_1,Core_1_200us,0.2,,,SSW
'
