

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_outer'
================================================================
* Date:           Sun Nov 10 15:49:08 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      100|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      527|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      527|      136|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_299_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln158_1_fu_546_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln158_2_fu_587_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln158_fu_469_p2    |         +|   0|  0|  15|           8|           8|
    |icmp_ln154_fu_293_p2   |      icmp|   0|  0|  10|           6|           7|
    |or_ln159_1_fu_335_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln159_2_fu_349_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln159_fu_321_p2     |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_390_p2    |       xor|   0|  0|   7|           6|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 100|          66|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c       |   9|          2|    6|         12|
    |o_index_fu_70            |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |c_reg_702                |    6|   0|    6|          0|
    |o_index_fu_70            |    6|   0|    6|          0|
    |reshaped_fu_74           |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  527|   0|  527|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  bnn_xcel_Pipeline_outer|  return value|
|conv2_pooled_address0    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce0         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q0          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address1    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce1         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q1          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address2    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce2         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q2          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_address3    |  out|    7|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_ce3         |  out|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_q3          |   in|    1|   ap_memory|             conv2_pooled|         array|
|conv2_pooled_1_address0  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce0       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q0        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address1  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce1       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q1        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address2  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce2       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q2        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_address3  |  out|    7|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_ce3       |  out|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_1_q3        |   in|    1|   ap_memory|           conv2_pooled_1|         array|
|conv2_pooled_2_address0  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce0       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q0        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address1  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce1       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q1        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address2  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce2       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q2        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_address3  |  out|    7|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_ce3       |  out|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_2_q3        |   in|    1|   ap_memory|           conv2_pooled_2|         array|
|conv2_pooled_3_address0  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce0       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q0        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address1  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce1       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q1        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address2  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce2       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q2        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_address3  |  out|    7|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_ce3       |  out|    1|   ap_memory|           conv2_pooled_3|         array|
|conv2_pooled_3_q3        |   in|    1|   ap_memory|           conv2_pooled_3|         array|
|reshaped_out             |  out|  512|      ap_vld|             reshaped_out|       pointer|
|reshaped_out_ap_vld      |  out|    1|      ap_vld|             reshaped_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%o_index = alloca i32 1"   --->   Operation 5 'alloca' 'o_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reshaped = alloca i32 1"   --->   Operation 6 'alloca' 'reshaped' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %o_index"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = load i6 %o_index" [./layer.h:154]   --->   Operation 9 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i6 %c" [./layer.h:154]   --->   Operation 10 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln154 = icmp_eq  i6 %c, i6 32" [./layer.h:154]   --->   Operation 11 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln154 = add i6 %c, i6 1" [./layer.h:154]   --->   Operation 13 'add' 'add_ln154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc.3.i.split, void %_Z7flattenPA4_A4_bPb.exit.exitStub" [./layer.h:154]   --->   Operation 14 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln154, i2 0" [./layer.h:159]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i7 %tmp_s" [./layer.h:159]   --->   Operation 16 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv2_pooled_addr = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 17 'getelementptr' 'conv2_pooled_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln159 = or i7 %tmp_s, i7 1" [./layer.h:159]   --->   Operation 18 'or' 'or_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln159_2 = zext i7 %or_ln159" [./layer.h:159]   --->   Operation 19 'zext' 'zext_ln159_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_1 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 20 'getelementptr' 'conv2_pooled_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln159_1 = or i7 %tmp_s, i7 2" [./layer.h:159]   --->   Operation 21 'or' 'or_ln159_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln159_3 = zext i7 %or_ln159_1" [./layer.h:159]   --->   Operation 22 'zext' 'zext_ln159_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_2 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 23 'getelementptr' 'conv2_pooled_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln159_2 = or i7 %tmp_s, i7 3" [./layer.h:159]   --->   Operation 24 'or' 'or_ln159_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln159_5 = zext i7 %or_ln159_2" [./layer.h:159]   --->   Operation 25 'zext' 'zext_ln159_5' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_3 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 26 'getelementptr' 'conv2_pooled_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 27 'getelementptr' 'conv2_pooled_1_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_1 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 28 'getelementptr' 'conv2_pooled_1_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_2 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 29 'getelementptr' 'conv2_pooled_1_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_3 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 30 'getelementptr' 'conv2_pooled_1_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 31 'getelementptr' 'conv2_pooled_2_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_1 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 32 'getelementptr' 'conv2_pooled_2_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_2 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 33 'getelementptr' 'conv2_pooled_2_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_3 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 34 'getelementptr' 'conv2_pooled_2_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 35 'getelementptr' 'conv2_pooled_3_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_1 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 36 'getelementptr' 'conv2_pooled_3_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_2 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 37 'getelementptr' 'conv2_pooled_3_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_3 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 38 'getelementptr' 'conv2_pooled_3_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.53ns)   --->   "%conv2_pooled_load = load i7 %conv2_pooled_addr" [./layer.h:159]   --->   Operation 39 'load' 'conv2_pooled_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 40 [2/2] (0.53ns)   --->   "%conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1" [./layer.h:159]   --->   Operation 40 'load' 'conv2_pooled_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 41 [2/2] (0.53ns)   --->   "%conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2" [./layer.h:159]   --->   Operation 41 'load' 'conv2_pooled_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 42 [2/2] (0.53ns)   --->   "%conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3" [./layer.h:159]   --->   Operation 42 'load' 'conv2_pooled_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 43 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load = load i7 %conv2_pooled_1_addr" [./layer.h:159]   --->   Operation 43 'load' 'conv2_pooled_1_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 44 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1" [./layer.h:159]   --->   Operation 44 'load' 'conv2_pooled_1_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 45 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2" [./layer.h:159]   --->   Operation 45 'load' 'conv2_pooled_1_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 46 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3" [./layer.h:159]   --->   Operation 46 'load' 'conv2_pooled_1_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 47 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load = load i7 %conv2_pooled_2_addr" [./layer.h:159]   --->   Operation 47 'load' 'conv2_pooled_2_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 48 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1" [./layer.h:159]   --->   Operation 48 'load' 'conv2_pooled_2_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 49 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2" [./layer.h:159]   --->   Operation 49 'load' 'conv2_pooled_2_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 50 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3" [./layer.h:159]   --->   Operation 50 'load' 'conv2_pooled_2_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 51 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load = load i7 %conv2_pooled_3_addr" [./layer.h:159]   --->   Operation 51 'load' 'conv2_pooled_3_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 52 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1" [./layer.h:159]   --->   Operation 52 'load' 'conv2_pooled_3_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 53 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2" [./layer.h:159]   --->   Operation 53 'load' 'conv2_pooled_3_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 54 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3" [./layer.h:159]   --->   Operation 54 'load' 'conv2_pooled_3_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln154 = store i6 %add_ln154, i6 %o_index" [./layer.h:154]   --->   Operation 55 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.38>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%reshaped_load_1 = load i512 %reshaped"   --->   Operation 126 'load' 'reshaped_load_1' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %reshaped_out, i512 %reshaped_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reshaped_load = load i512 %reshaped" [./layer.h:159]   --->   Operation 56 'load' 'reshaped_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i6 %c" [./layer.h:154]   --->   Operation 57 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i6 %c" [./layer.h:154]   --->   Operation 58 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i6 %c" [./layer.h:154]   --->   Operation 59 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:155]   --->   Operation 60 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [./layer.h:154]   --->   Operation 61 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.53ns)   --->   "%conv2_pooled_load = load i7 %conv2_pooled_addr" [./layer.h:159]   --->   Operation 62 'load' 'conv2_pooled_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %reshaped_load, i64 %zext_ln154, i1 %conv2_pooled_load" [./layer.h:159]   --->   Operation 63 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.12ns)   --->   "%xor_ln158 = xor i6 %c, i6 32" [./layer.h:158]   --->   Operation 64 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i6 %xor_ln158" [./layer.h:159]   --->   Operation 65 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.53ns)   --->   "%conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1" [./layer.h:159]   --->   Operation 66 'load' 'conv2_pooled_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2018 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp, i64 %zext_ln159, i1 %conv2_pooled_load_1" [./layer.h:159]   --->   Operation 67 'bitset' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln159_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %c" [./layer.h:159]   --->   Operation 68 'bitconcatenate' 'zext_ln159_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln159_6 = zext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 69 'zext' 'zext_ln159_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.53ns)   --->   "%conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2" [./layer.h:159]   --->   Operation 70 'load' 'conv2_pooled_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2019 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2018, i64 %zext_ln159_6, i1 %conv2_pooled_load_2" [./layer.h:159]   --->   Operation 71 'bitset' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 72 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln159_7 = zext i7 %sext_ln159" [./layer.h:159]   --->   Operation 73 'zext' 'zext_ln159_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.53ns)   --->   "%conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3" [./layer.h:159]   --->   Operation 74 'load' 'conv2_pooled_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2020 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2019, i64 %zext_ln159_7, i1 %conv2_pooled_load_3" [./layer.h:159]   --->   Operation 75 'bitset' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln159_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %c" [./layer.h:159]   --->   Operation 76 'bitconcatenate' 'zext_ln159_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln159_9 = zext i8 %zext_ln159_3_cast" [./layer.h:159]   --->   Operation 77 'zext' 'zext_ln159_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load = load i7 %conv2_pooled_1_addr" [./layer.h:159]   --->   Operation 78 'load' 'conv2_pooled_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2021 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2020, i64 %zext_ln159_9, i1 %conv2_pooled_1_load" [./layer.h:159]   --->   Operation 79 'bitset' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln158 = add i8 %zext_ln154_2, i8 160" [./layer.h:158]   --->   Operation 80 'add' 'add_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln159_4 = zext i8 %add_ln158" [./layer.h:159]   --->   Operation 81 'zext' 'zext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1" [./layer.h:159]   --->   Operation 82 'load' 'conv2_pooled_1_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2022 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2021, i64 %zext_ln159_4, i1 %conv2_pooled_1_load_1" [./layer.h:159]   --->   Operation 83 'bitset' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln159_1 = sext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 84 'sext' 'sext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln159_11 = zext i8 %sext_ln159_1" [./layer.h:159]   --->   Operation 85 'zext' 'zext_ln159_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2" [./layer.h:159]   --->   Operation 86 'load' 'conv2_pooled_1_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2023 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2022, i64 %zext_ln159_11, i1 %conv2_pooled_1_load_2" [./layer.h:159]   --->   Operation 87 'bitset' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln159_2 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 88 'sext' 'sext_ln159_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln159_12 = zext i8 %sext_ln159_2" [./layer.h:159]   --->   Operation 89 'zext' 'zext_ln159_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3" [./layer.h:159]   --->   Operation 90 'load' 'conv2_pooled_1_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2024 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2023, i64 %zext_ln159_12, i1 %conv2_pooled_1_load_3" [./layer.h:159]   --->   Operation 91 'bitset' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln159_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %c" [./layer.h:159]   --->   Operation 92 'bitconcatenate' 'zext_ln159_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln159_13 = zext i9 %zext_ln159_7_cast" [./layer.h:159]   --->   Operation 93 'zext' 'zext_ln159_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load = load i7 %conv2_pooled_2_addr" [./layer.h:159]   --->   Operation 94 'load' 'conv2_pooled_2_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2025 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2024, i64 %zext_ln159_13, i1 %conv2_pooled_2_load" [./layer.h:159]   --->   Operation 95 'bitset' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.71ns)   --->   "%add_ln158_1 = add i9 %zext_ln154_1, i9 288" [./layer.h:158]   --->   Operation 96 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln159_8 = zext i9 %add_ln158_1" [./layer.h:159]   --->   Operation 97 'zext' 'zext_ln159_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1" [./layer.h:159]   --->   Operation 98 'load' 'conv2_pooled_2_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2026 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2025, i64 %zext_ln159_8, i1 %conv2_pooled_2_load_1" [./layer.h:159]   --->   Operation 99 'bitset' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln159_9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %c" [./layer.h:159]   --->   Operation 100 'bitconcatenate' 'zext_ln159_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln159_14 = zext i9 %zext_ln159_9_cast" [./layer.h:159]   --->   Operation 101 'zext' 'zext_ln159_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2" [./layer.h:159]   --->   Operation 102 'load' 'conv2_pooled_2_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2027 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2026, i64 %zext_ln159_14, i1 %conv2_pooled_2_load_2" [./layer.h:159]   --->   Operation 103 'bitset' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.71ns)   --->   "%add_ln158_2 = add i9 %zext_ln154_1, i9 352" [./layer.h:158]   --->   Operation 104 'add' 'add_ln158_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln159_10 = zext i9 %add_ln158_2" [./layer.h:159]   --->   Operation 105 'zext' 'zext_ln159_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3" [./layer.h:159]   --->   Operation 106 'load' 'conv2_pooled_2_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2028 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2027, i64 %zext_ln159_10, i1 %conv2_pooled_2_load_3" [./layer.h:159]   --->   Operation 107 'bitset' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln159_3 = sext i8 %zext_ln159_3_cast" [./layer.h:159]   --->   Operation 108 'sext' 'sext_ln159_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln159_15 = zext i9 %sext_ln159_3" [./layer.h:159]   --->   Operation 109 'zext' 'zext_ln159_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load = load i7 %conv2_pooled_3_addr" [./layer.h:159]   --->   Operation 110 'load' 'conv2_pooled_3_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2029 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2028, i64 %zext_ln159_15, i1 %conv2_pooled_3_load" [./layer.h:159]   --->   Operation 111 'bitset' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln159_4 = sext i8 %add_ln158" [./layer.h:159]   --->   Operation 112 'sext' 'sext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln159_16 = zext i9 %sext_ln159_4" [./layer.h:159]   --->   Operation 113 'zext' 'zext_ln159_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1" [./layer.h:159]   --->   Operation 114 'load' 'conv2_pooled_3_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2030 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2029, i64 %zext_ln159_16, i1 %conv2_pooled_3_load_1" [./layer.h:159]   --->   Operation 115 'bitset' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln159_5 = sext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 116 'sext' 'sext_ln159_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln159_17 = zext i9 %sext_ln159_5" [./layer.h:159]   --->   Operation 117 'zext' 'zext_ln159_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2" [./layer.h:159]   --->   Operation 118 'load' 'conv2_pooled_3_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2031 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2030, i64 %zext_ln159_17, i1 %conv2_pooled_3_load_2" [./layer.h:159]   --->   Operation 119 'bitset' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln159_6 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 120 'sext' 'sext_ln159_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln159_18 = zext i9 %sext_ln159_6" [./layer.h:159]   --->   Operation 121 'zext' 'zext_ln159_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3" [./layer.h:159]   --->   Operation 122 'load' 'conv2_pooled_3_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2032 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2031, i64 %zext_ln159_18, i1 %conv2_pooled_3_load_3" [./layer.h:159]   --->   Operation 123 'bitset' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln154 = store i512 %tmp_2032, i512 %reshaped" [./layer.h:154]   --->   Operation 124 'store' 'store_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc.3.i" [./layer.h:154]   --->   Operation 125 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_pooled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ conv2_pooled_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ conv2_pooled_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ conv2_pooled_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ reshaped_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
o_index               (alloca           ) [ 010]
reshaped              (alloca           ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
c                     (load             ) [ 011]
trunc_ln154           (trunc            ) [ 000]
icmp_ln154            (icmp             ) [ 010]
empty                 (speclooptripcount) [ 000]
add_ln154             (add              ) [ 000]
br_ln154              (br               ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln159_1          (zext             ) [ 000]
conv2_pooled_addr     (getelementptr    ) [ 011]
or_ln159              (or               ) [ 000]
zext_ln159_2          (zext             ) [ 000]
conv2_pooled_addr_1   (getelementptr    ) [ 011]
or_ln159_1            (or               ) [ 000]
zext_ln159_3          (zext             ) [ 000]
conv2_pooled_addr_2   (getelementptr    ) [ 011]
or_ln159_2            (or               ) [ 000]
zext_ln159_5          (zext             ) [ 000]
conv2_pooled_addr_3   (getelementptr    ) [ 011]
conv2_pooled_1_addr   (getelementptr    ) [ 011]
conv2_pooled_1_addr_1 (getelementptr    ) [ 011]
conv2_pooled_1_addr_2 (getelementptr    ) [ 011]
conv2_pooled_1_addr_3 (getelementptr    ) [ 011]
conv2_pooled_2_addr   (getelementptr    ) [ 011]
conv2_pooled_2_addr_1 (getelementptr    ) [ 011]
conv2_pooled_2_addr_2 (getelementptr    ) [ 011]
conv2_pooled_2_addr_3 (getelementptr    ) [ 011]
conv2_pooled_3_addr   (getelementptr    ) [ 011]
conv2_pooled_3_addr_1 (getelementptr    ) [ 011]
conv2_pooled_3_addr_2 (getelementptr    ) [ 011]
conv2_pooled_3_addr_3 (getelementptr    ) [ 011]
store_ln154           (store            ) [ 000]
reshaped_load         (load             ) [ 000]
zext_ln154            (zext             ) [ 000]
zext_ln154_1          (zext             ) [ 000]
zext_ln154_2          (zext             ) [ 000]
specpipeline_ln155    (specpipeline     ) [ 000]
specloopname_ln154    (specloopname     ) [ 000]
conv2_pooled_load     (load             ) [ 000]
tmp                   (bitset           ) [ 000]
xor_ln158             (xor              ) [ 000]
zext_ln159            (zext             ) [ 000]
conv2_pooled_load_1   (load             ) [ 000]
tmp_2018              (bitset           ) [ 000]
zext_ln159_1_cast     (bitconcatenate   ) [ 000]
zext_ln159_6          (zext             ) [ 000]
conv2_pooled_load_2   (load             ) [ 000]
tmp_2019              (bitset           ) [ 000]
sext_ln159            (sext             ) [ 000]
zext_ln159_7          (zext             ) [ 000]
conv2_pooled_load_3   (load             ) [ 000]
tmp_2020              (bitset           ) [ 000]
zext_ln159_3_cast     (bitconcatenate   ) [ 000]
zext_ln159_9          (zext             ) [ 000]
conv2_pooled_1_load   (load             ) [ 000]
tmp_2021              (bitset           ) [ 000]
add_ln158             (add              ) [ 000]
zext_ln159_4          (zext             ) [ 000]
conv2_pooled_1_load_1 (load             ) [ 000]
tmp_2022              (bitset           ) [ 000]
sext_ln159_1          (sext             ) [ 000]
zext_ln159_11         (zext             ) [ 000]
conv2_pooled_1_load_2 (load             ) [ 000]
tmp_2023              (bitset           ) [ 000]
sext_ln159_2          (sext             ) [ 000]
zext_ln159_12         (zext             ) [ 000]
conv2_pooled_1_load_3 (load             ) [ 000]
tmp_2024              (bitset           ) [ 000]
zext_ln159_7_cast     (bitconcatenate   ) [ 000]
zext_ln159_13         (zext             ) [ 000]
conv2_pooled_2_load   (load             ) [ 000]
tmp_2025              (bitset           ) [ 000]
add_ln158_1           (add              ) [ 000]
zext_ln159_8          (zext             ) [ 000]
conv2_pooled_2_load_1 (load             ) [ 000]
tmp_2026              (bitset           ) [ 000]
zext_ln159_9_cast     (bitconcatenate   ) [ 000]
zext_ln159_14         (zext             ) [ 000]
conv2_pooled_2_load_2 (load             ) [ 000]
tmp_2027              (bitset           ) [ 000]
add_ln158_2           (add              ) [ 000]
zext_ln159_10         (zext             ) [ 000]
conv2_pooled_2_load_3 (load             ) [ 000]
tmp_2028              (bitset           ) [ 000]
sext_ln159_3          (sext             ) [ 000]
zext_ln159_15         (zext             ) [ 000]
conv2_pooled_3_load   (load             ) [ 000]
tmp_2029              (bitset           ) [ 000]
sext_ln159_4          (sext             ) [ 000]
zext_ln159_16         (zext             ) [ 000]
conv2_pooled_3_load_1 (load             ) [ 000]
tmp_2030              (bitset           ) [ 000]
sext_ln159_5          (sext             ) [ 000]
zext_ln159_17         (zext             ) [ 000]
conv2_pooled_3_load_2 (load             ) [ 000]
tmp_2031              (bitset           ) [ 000]
sext_ln159_6          (sext             ) [ 000]
zext_ln159_18         (zext             ) [ 000]
conv2_pooled_3_load_3 (load             ) [ 000]
tmp_2032              (bitset           ) [ 000]
store_ln154           (store            ) [ 000]
br_ln154              (br               ) [ 000]
reshaped_load_1       (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_pooled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_pooled"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_pooled_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_pooled_1"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_pooled_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_pooled_2"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_pooled_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_pooled_3"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reshaped_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshaped_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i512.i512.i64.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="o_index_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_index/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reshaped_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reshaped/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="0" index="2" bw="512" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv2_pooled_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv2_pooled_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_addr_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv2_pooled_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_addr_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv2_pooled_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_addr_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv2_pooled_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_1_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv2_pooled_1_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_1_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv2_pooled_1_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_1_addr_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv2_pooled_1_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_1_addr_3/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv2_pooled_2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_2_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="conv2_pooled_2_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_2_addr_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="conv2_pooled_2_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_2_addr_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv2_pooled_2_addr_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_2_addr_3/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv2_pooled_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_3_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv2_pooled_3_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_3_addr_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv2_pooled_3_addr_2_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_3_addr_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_pooled_3_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_pooled_3_addr_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="1" slack="0"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="8" bw="7" slack="0"/>
<pin id="207" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="208" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="211" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="212" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="7" bw="1" slack="0"/>
<pin id="209" dir="1" index="11" bw="1" slack="0"/>
<pin id="213" dir="1" index="15" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_pooled_load/1 conv2_pooled_load_1/1 conv2_pooled_load_2/1 conv2_pooled_load_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="1" slack="0"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="8" bw="7" slack="0"/>
<pin id="228" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="229" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="232" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="233" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="7" bw="1" slack="0"/>
<pin id="230" dir="1" index="11" bw="1" slack="0"/>
<pin id="234" dir="1" index="15" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_pooled_1_load/1 conv2_pooled_1_load_1/1 conv2_pooled_1_load_2/1 conv2_pooled_1_load_3/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="1" slack="0"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="8" bw="7" slack="0"/>
<pin id="249" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="253" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="254" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="7" bw="1" slack="0"/>
<pin id="251" dir="1" index="11" bw="1" slack="0"/>
<pin id="255" dir="1" index="15" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_pooled_2_load/1 conv2_pooled_2_load_1/1 conv2_pooled_2_load_2/1 conv2_pooled_2_load_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="0"/>
<pin id="265" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="1" slack="0"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="8" bw="7" slack="0"/>
<pin id="270" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="271" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="274" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="275" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
<pin id="268" dir="1" index="7" bw="1" slack="0"/>
<pin id="272" dir="1" index="11" bw="1" slack="0"/>
<pin id="276" dir="1" index="15" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_pooled_3_load/1 conv2_pooled_3_load_1/1 conv2_pooled_3_load_2/1 conv2_pooled_3_load_3/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln154_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln154_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln154_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln159_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln159_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln159_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_2/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln159_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="7" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln159_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_3/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln159_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln159_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_5/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln154_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="reshaped_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="512" slack="1"/>
<pin id="370" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reshaped_load/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln154_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln154_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln154_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="512" slack="0"/>
<pin id="382" dir="0" index="1" bw="512" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="0" index="3" bw="1" slack="0"/>
<pin id="385" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln158_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="1"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln159_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2018_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="512" slack="0"/>
<pin id="401" dir="0" index="1" bw="512" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="1" slack="0"/>
<pin id="404" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2018/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln159_1_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="1"/>
<pin id="413" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln159_1_cast/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln159_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_6/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_2019_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="512" slack="0"/>
<pin id="422" dir="0" index="1" bw="512" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="1" slack="0"/>
<pin id="425" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2019/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln159_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln159_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_7/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_2020_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="512" slack="0"/>
<pin id="440" dir="0" index="1" bw="512" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="0" index="3" bw="1" slack="0"/>
<pin id="443" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2020/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln159_3_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="1"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln159_3_cast/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln159_9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_9/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_2021_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="512" slack="0"/>
<pin id="461" dir="0" index="1" bw="512" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="0" index="3" bw="1" slack="0"/>
<pin id="464" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2021/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln158_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln159_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_4/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_2022_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="512" slack="0"/>
<pin id="481" dir="0" index="1" bw="512" slack="0"/>
<pin id="482" dir="0" index="2" bw="8" slack="0"/>
<pin id="483" dir="0" index="3" bw="1" slack="0"/>
<pin id="484" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2022/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln159_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln159_11_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_11/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_2023_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="512" slack="0"/>
<pin id="499" dir="0" index="1" bw="512" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="0" index="3" bw="1" slack="0"/>
<pin id="502" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2023/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln159_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln159_12_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_12/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2024_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="512" slack="0"/>
<pin id="517" dir="0" index="1" bw="512" slack="0"/>
<pin id="518" dir="0" index="2" bw="8" slack="0"/>
<pin id="519" dir="0" index="3" bw="1" slack="0"/>
<pin id="520" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2024/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln159_7_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="1"/>
<pin id="529" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln159_7_cast/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln159_13_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_13/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_2025_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="512" slack="0"/>
<pin id="538" dir="0" index="1" bw="512" slack="0"/>
<pin id="539" dir="0" index="2" bw="9" slack="0"/>
<pin id="540" dir="0" index="3" bw="1" slack="0"/>
<pin id="541" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2025/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln158_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_1/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln159_8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_8/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_2026_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="512" slack="0"/>
<pin id="558" dir="0" index="1" bw="512" slack="0"/>
<pin id="559" dir="0" index="2" bw="9" slack="0"/>
<pin id="560" dir="0" index="3" bw="1" slack="0"/>
<pin id="561" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2026/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln159_9_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="1"/>
<pin id="570" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln159_9_cast/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln159_14_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_14/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_2027_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="512" slack="0"/>
<pin id="579" dir="0" index="1" bw="512" slack="0"/>
<pin id="580" dir="0" index="2" bw="9" slack="0"/>
<pin id="581" dir="0" index="3" bw="1" slack="0"/>
<pin id="582" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2027/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln158_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_2/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln159_10_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_10/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_2028_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="512" slack="0"/>
<pin id="599" dir="0" index="1" bw="512" slack="0"/>
<pin id="600" dir="0" index="2" bw="9" slack="0"/>
<pin id="601" dir="0" index="3" bw="1" slack="0"/>
<pin id="602" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2028/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln159_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_3/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln159_15_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_15/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_2029_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="512" slack="0"/>
<pin id="617" dir="0" index="1" bw="512" slack="0"/>
<pin id="618" dir="0" index="2" bw="9" slack="0"/>
<pin id="619" dir="0" index="3" bw="1" slack="0"/>
<pin id="620" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2029/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln159_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_4/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln159_16_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_16/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_2030_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="512" slack="0"/>
<pin id="635" dir="0" index="1" bw="512" slack="0"/>
<pin id="636" dir="0" index="2" bw="9" slack="0"/>
<pin id="637" dir="0" index="3" bw="1" slack="0"/>
<pin id="638" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2030/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln159_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_5/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln159_17_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_17/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_2031_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="512" slack="0"/>
<pin id="653" dir="0" index="1" bw="512" slack="0"/>
<pin id="654" dir="0" index="2" bw="9" slack="0"/>
<pin id="655" dir="0" index="3" bw="1" slack="0"/>
<pin id="656" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2031/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln159_6_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159_6/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln159_18_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159_18/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_2032_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="512" slack="0"/>
<pin id="671" dir="0" index="1" bw="512" slack="0"/>
<pin id="672" dir="0" index="2" bw="9" slack="0"/>
<pin id="673" dir="0" index="3" bw="1" slack="0"/>
<pin id="674" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_2032/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln154_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="512" slack="0"/>
<pin id="681" dir="0" index="1" bw="512" slack="1"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="reshaped_load_1_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="512" slack="0"/>
<pin id="686" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reshaped_load_1/1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="o_index_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="695" class="1005" name="reshaped_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="512" slack="0"/>
<pin id="697" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="reshaped "/>
</bind>
</comp>

<comp id="702" class="1005" name="c_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="1"/>
<pin id="704" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="717" class="1005" name="conv2_pooled_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="1"/>
<pin id="719" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="conv2_pooled_addr_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="1"/>
<pin id="724" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_addr_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="conv2_pooled_addr_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="1"/>
<pin id="729" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_addr_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="conv2_pooled_addr_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="1"/>
<pin id="734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_addr_3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="conv2_pooled_1_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="1"/>
<pin id="739" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_1_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="conv2_pooled_1_addr_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="1"/>
<pin id="744" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_1_addr_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="conv2_pooled_1_addr_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_1_addr_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="conv2_pooled_1_addr_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_1_addr_3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="conv2_pooled_2_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="1"/>
<pin id="759" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_2_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="conv2_pooled_2_addr_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="1"/>
<pin id="764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_2_addr_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="conv2_pooled_2_addr_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="1"/>
<pin id="769" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_2_addr_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="conv2_pooled_2_addr_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="1"/>
<pin id="774" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_2_addr_3 "/>
</bind>
</comp>

<comp id="777" class="1005" name="conv2_pooled_3_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="1"/>
<pin id="779" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_3_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="conv2_pooled_3_addr_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="1"/>
<pin id="784" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_3_addr_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="conv2_pooled_3_addr_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="1"/>
<pin id="789" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_3_addr_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="conv2_pooled_3_addr_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="1"/>
<pin id="794" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_pooled_3_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="214"><net_src comp="85" pin="3"/><net_sink comp="197" pin=8"/></net>

<net id="215"><net_src comp="92" pin="3"/><net_sink comp="197" pin=5"/></net>

<net id="216"><net_src comp="99" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="217"><net_src comp="106" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="235"><net_src comp="113" pin="3"/><net_sink comp="218" pin=8"/></net>

<net id="236"><net_src comp="120" pin="3"/><net_sink comp="218" pin=5"/></net>

<net id="237"><net_src comp="127" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="238"><net_src comp="134" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="256"><net_src comp="141" pin="3"/><net_sink comp="239" pin=8"/></net>

<net id="257"><net_src comp="148" pin="3"/><net_sink comp="239" pin=5"/></net>

<net id="258"><net_src comp="155" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="259"><net_src comp="162" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="277"><net_src comp="169" pin="3"/><net_sink comp="260" pin=8"/></net>

<net id="278"><net_src comp="176" pin="3"/><net_sink comp="260" pin=5"/></net>

<net id="279"><net_src comp="183" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="280"><net_src comp="190" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="289" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="325"><net_src comp="305" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="339"><net_src comp="305" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="353"><net_src comp="305" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="367"><net_src comp="299" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="368" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="371" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="197" pin="15"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="380" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="197" pin="11"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="399" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="197" pin="7"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="390" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="420" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="197" pin="3"/><net_sink comp="438" pin=3"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="438" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="218" pin="15"/><net_sink comp="459" pin=3"/></net>

<net id="473"><net_src comp="377" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="459" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="475" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="218" pin="11"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="409" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="479" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="218" pin="7"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="390" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="46" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="497" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="218" pin="3"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="46" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="515" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="239" pin="15"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="374" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="536" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="239" pin="11"/><net_sink comp="556" pin=3"/></net>

<net id="571"><net_src comp="58" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="64" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="46" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="556" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="573" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="239" pin="7"/><net_sink comp="577" pin=3"/></net>

<net id="591"><net_src comp="374" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="66" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="577" pin="4"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="593" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="239" pin="3"/><net_sink comp="597" pin=3"/></net>

<net id="610"><net_src comp="448" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="597" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="611" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="260" pin="15"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="469" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="46" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="615" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="260" pin="11"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="409" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="46" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="633" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="647" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="260" pin="7"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="390" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="46" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="651" pin="4"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="665" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="260" pin="3"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="691"><net_src comp="70" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="698"><net_src comp="74" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="705"><net_src comp="286" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="713"><net_src comp="702" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="720"><net_src comp="85" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="197" pin=8"/></net>

<net id="725"><net_src comp="92" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="730"><net_src comp="99" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="735"><net_src comp="106" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="740"><net_src comp="113" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="745"><net_src comp="120" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="750"><net_src comp="127" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="755"><net_src comp="134" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="760"><net_src comp="141" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="239" pin=8"/></net>

<net id="765"><net_src comp="148" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="239" pin=5"/></net>

<net id="770"><net_src comp="155" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="775"><net_src comp="162" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="780"><net_src comp="169" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="260" pin=8"/></net>

<net id="785"><net_src comp="176" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="260" pin=5"/></net>

<net id="790"><net_src comp="183" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="795"><net_src comp="190" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reshaped_out | {1 }
 - Input state : 
	Port: bnn_xcel_Pipeline_outer : conv2_pooled | {1 2 }
	Port: bnn_xcel_Pipeline_outer : conv2_pooled_1 | {1 2 }
	Port: bnn_xcel_Pipeline_outer : conv2_pooled_2 | {1 2 }
	Port: bnn_xcel_Pipeline_outer : conv2_pooled_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		c : 1
		trunc_ln154 : 2
		icmp_ln154 : 2
		add_ln154 : 2
		br_ln154 : 3
		tmp_s : 3
		zext_ln159_1 : 4
		conv2_pooled_addr : 5
		or_ln159 : 4
		zext_ln159_2 : 4
		conv2_pooled_addr_1 : 5
		or_ln159_1 : 4
		zext_ln159_3 : 4
		conv2_pooled_addr_2 : 5
		or_ln159_2 : 4
		zext_ln159_5 : 4
		conv2_pooled_addr_3 : 5
		conv2_pooled_1_addr : 5
		conv2_pooled_1_addr_1 : 5
		conv2_pooled_1_addr_2 : 5
		conv2_pooled_1_addr_3 : 5
		conv2_pooled_2_addr : 5
		conv2_pooled_2_addr_1 : 5
		conv2_pooled_2_addr_2 : 5
		conv2_pooled_2_addr_3 : 5
		conv2_pooled_3_addr : 5
		conv2_pooled_3_addr_1 : 5
		conv2_pooled_3_addr_2 : 5
		conv2_pooled_3_addr_3 : 5
		conv2_pooled_load : 6
		conv2_pooled_load_1 : 6
		conv2_pooled_load_2 : 6
		conv2_pooled_load_3 : 6
		conv2_pooled_1_load : 6
		conv2_pooled_1_load_1 : 6
		conv2_pooled_1_load_2 : 6
		conv2_pooled_1_load_3 : 6
		conv2_pooled_2_load : 6
		conv2_pooled_2_load_1 : 6
		conv2_pooled_2_load_2 : 6
		conv2_pooled_2_load_3 : 6
		conv2_pooled_3_load : 6
		conv2_pooled_3_load_1 : 6
		conv2_pooled_3_load_2 : 6
		conv2_pooled_3_load_3 : 6
		store_ln154 : 3
		reshaped_load_1 : 1
		write_ln0 : 2
	State 2
		tmp : 1
		tmp_2018 : 1
		zext_ln159_6 : 1
		tmp_2019 : 2
		zext_ln159_7 : 1
		tmp_2020 : 3
		zext_ln159_9 : 1
		tmp_2021 : 4
		add_ln158 : 1
		zext_ln159_4 : 2
		tmp_2022 : 5
		sext_ln159_1 : 1
		zext_ln159_11 : 2
		tmp_2023 : 6
		zext_ln159_12 : 1
		tmp_2024 : 7
		zext_ln159_13 : 1
		tmp_2025 : 8
		add_ln158_1 : 1
		zext_ln159_8 : 2
		tmp_2026 : 9
		zext_ln159_14 : 1
		tmp_2027 : 10
		add_ln158_2 : 1
		zext_ln159_10 : 2
		tmp_2028 : 11
		sext_ln159_3 : 1
		zext_ln159_15 : 2
		tmp_2029 : 12
		sext_ln159_4 : 2
		zext_ln159_16 : 3
		tmp_2030 : 13
		sext_ln159_5 : 1
		zext_ln159_17 : 2
		tmp_2031 : 14
		zext_ln159_18 : 1
		tmp_2032 : 15
		store_ln154 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln154_fu_299     |    0    |    13   |
|    add   |     add_ln158_fu_469     |    0    |    15   |
|          |    add_ln158_1_fu_546    |    0    |    16   |
|          |    add_ln158_2_fu_587    |    0    |    16   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln154_fu_293    |    0    |    10   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln158_fu_390     |    0    |    6    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_78  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln154_fu_289    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_305       |    0    |    0    |
|          | zext_ln159_1_cast_fu_409 |    0    |    0    |
|bitconcatenate| zext_ln159_3_cast_fu_448 |    0    |    0    |
|          | zext_ln159_7_cast_fu_525 |    0    |    0    |
|          | zext_ln159_9_cast_fu_566 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln159_1_fu_313   |    0    |    0    |
|          |    zext_ln159_2_fu_327   |    0    |    0    |
|          |    zext_ln159_3_fu_341   |    0    |    0    |
|          |    zext_ln159_5_fu_355   |    0    |    0    |
|          |     zext_ln154_fu_371    |    0    |    0    |
|          |    zext_ln154_1_fu_374   |    0    |    0    |
|          |    zext_ln154_2_fu_377   |    0    |    0    |
|          |     zext_ln159_fu_395    |    0    |    0    |
|          |    zext_ln159_6_fu_416   |    0    |    0    |
|          |    zext_ln159_7_fu_434   |    0    |    0    |
|   zext   |    zext_ln159_9_fu_455   |    0    |    0    |
|          |    zext_ln159_4_fu_475   |    0    |    0    |
|          |   zext_ln159_11_fu_493   |    0    |    0    |
|          |   zext_ln159_12_fu_511   |    0    |    0    |
|          |   zext_ln159_13_fu_532   |    0    |    0    |
|          |    zext_ln159_8_fu_552   |    0    |    0    |
|          |   zext_ln159_14_fu_573   |    0    |    0    |
|          |   zext_ln159_10_fu_593   |    0    |    0    |
|          |   zext_ln159_15_fu_611   |    0    |    0    |
|          |   zext_ln159_16_fu_629   |    0    |    0    |
|          |   zext_ln159_17_fu_647   |    0    |    0    |
|          |   zext_ln159_18_fu_665   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln159_fu_321     |    0    |    0    |
|    or    |     or_ln159_1_fu_335    |    0    |    0    |
|          |     or_ln159_2_fu_349    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_380        |    0    |    0    |
|          |      tmp_2018_fu_399     |    0    |    0    |
|          |      tmp_2019_fu_420     |    0    |    0    |
|          |      tmp_2020_fu_438     |    0    |    0    |
|          |      tmp_2021_fu_459     |    0    |    0    |
|          |      tmp_2022_fu_479     |    0    |    0    |
|          |      tmp_2023_fu_497     |    0    |    0    |
|  bitset  |      tmp_2024_fu_515     |    0    |    0    |
|          |      tmp_2025_fu_536     |    0    |    0    |
|          |      tmp_2026_fu_556     |    0    |    0    |
|          |      tmp_2027_fu_577     |    0    |    0    |
|          |      tmp_2028_fu_597     |    0    |    0    |
|          |      tmp_2029_fu_615     |    0    |    0    |
|          |      tmp_2030_fu_633     |    0    |    0    |
|          |      tmp_2031_fu_651     |    0    |    0    |
|          |      tmp_2032_fu_669     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     sext_ln159_fu_430    |    0    |    0    |
|          |    sext_ln159_1_fu_489   |    0    |    0    |
|          |    sext_ln159_2_fu_507   |    0    |    0    |
|   sext   |    sext_ln159_3_fu_607   |    0    |    0    |
|          |    sext_ln159_4_fu_625   |    0    |    0    |
|          |    sext_ln159_5_fu_643   |    0    |    0    |
|          |    sext_ln159_6_fu_661   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    76   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          c_reg_702          |    6   |
|conv2_pooled_1_addr_1_reg_742|    7   |
|conv2_pooled_1_addr_2_reg_747|    7   |
|conv2_pooled_1_addr_3_reg_752|    7   |
| conv2_pooled_1_addr_reg_737 |    7   |
|conv2_pooled_2_addr_1_reg_762|    7   |
|conv2_pooled_2_addr_2_reg_767|    7   |
|conv2_pooled_2_addr_3_reg_772|    7   |
| conv2_pooled_2_addr_reg_757 |    7   |
|conv2_pooled_3_addr_1_reg_782|    7   |
|conv2_pooled_3_addr_2_reg_787|    7   |
|conv2_pooled_3_addr_3_reg_792|    7   |
| conv2_pooled_3_addr_reg_777 |    7   |
| conv2_pooled_addr_1_reg_722 |    7   |
| conv2_pooled_addr_2_reg_727 |    7   |
| conv2_pooled_addr_3_reg_732 |    7   |
|  conv2_pooled_addr_reg_717  |    7   |
|       o_index_reg_688       |    6   |
|       reshaped_reg_695      |   512  |
+-----------------------------+--------+
|            Total            |   636  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_197 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_197 |  p5  |   2  |   1  |    2   ||    9    |
| grp_access_fu_197 |  p8  |   2  |   7  |   14   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p5  |   2  |   1  |    2   ||    9    |
| grp_access_fu_218 |  p8  |   2  |   7  |   14   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_239 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_239 |  p5  |   2  |   1  |    2   ||    9    |
| grp_access_fu_239 |  p8  |   2  |   7  |   14   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_260 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_260 |  p5  |   2  |   1  |    2   ||    9    |
| grp_access_fu_260 |  p8  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  6.192  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   636  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   636  |   220  |
+-----------+--------+--------+--------+
