*********************************************************************************
Commit: a3f313f28482a1bcfc15111bdc7fec403db4567e 
*********************************************************************************

[SiliconPkg]

  [ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode
  
  [Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.
  
  [Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16014435667
  Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
  Original commit hash: 8f8bec87c3b16f8732efdd24e3b2e4040809a31d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 305386e02c21e136ffa98d8f3ffb54cdf1e7f04c 
*********************************************************************************

[SiliconPkg]

  [bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
  changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.
  
  [Impacted Platform]
  ADL-P/M LPDDR5
  
  Registers impacted: PHY
  
  Hsd-es-id: 16014383564
  Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
  Original commit hash: 81fa12013014ba64683591dacad61b143c19db3d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a7ee89f30f0ac4d1f69addd88e801acaf0f8cf1a 
*********************************************************************************

[SiliconPkg]

  [ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation
  
  [Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.
  
  [Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  MC [ ] PHY [X] Both [ ]
  
  Hsd-es-id: 16014071105
  Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
  Original commit hash: 33142772be13a5ef0475aca978273af82ee35c21
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 59fba339f319cad6ab2adb8c1784b0ba4a8d677c 
*********************************************************************************

[PlatformPkg], [PCH]

  [CML][RKL][ADL][RCR] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs
  
  Several lines of description for the change.
  
  Hsd-es-id: 1509349296
  Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
  Original commit hash: b270fa964d8e852932b3655ef8ad8dc2cd3e49cc
  
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
  AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 0d41909cec23f30d2ea47f4fbc5ea5dcaf203e49 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID
  
  [Description]
  To differentiate ME SKU/generation using different GUID.
  Drop the support on using hardware instance method to identify.
  Prevent the CSME update trigger from OS would cause unexpected issue.
  To do the code sync from TGL to ADL
  
  [Change]
  1. Generate the four GUIDs for ADL.
  - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
  - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
  - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
  - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
  2. Drop the support on CSME hardware instance
  3. Update the copyright year to 2021.
  
  [Impacted Platforms]
  ADL
  
  Hsd-es-id: 16011841522
  Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
  Original commit hash: d50c4f067e741160114a62049c2bba41484c6989
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware

################################################################################

Report Summary: Backstop found 5 suspect commits for review 

Warnings Found:
  Commit: a3f313f    --Commit Message Contains Key Word: revert
  Commit: 305386e    --Commit Message Contains Key Word: revert
  Commit: a7ee89f    --Commit Message Contains Key Word: step
  Commit: 59fba33    --Commit Message Contains Key Word: sku
  Commit: 0d41909    --Commit Message Contains Key Word: sku
  Commit: 0d41909    --Commit Message Contains Key Word: hardware
