

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_MUL_INV_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.056 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    77826|    77826|  0.545 ms|  0.545 ms|  77826|  77826|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_fu_578  |MUL_MOD  |       14|       14|  98.000 ns|  98.000 ns|    1|    1|      yes|
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUL_INV_LOOP  |    77824|    77824|        19|         19|          1|  4096|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1972|    845|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    722|    -|
|Register         |        -|    -|    1363|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    3335|   1662|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       3|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+----+------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------+---------+---------+----+------+-----+-----+
    |grp_MUL_MOD_fu_578  |MUL_MOD  |        0|  12|  1972|  845|    0|
    +--------------------+---------+---------+----+------+-----+-----+
    |Total               |         |        0|  12|  1972|  845|    0|
    +--------------------+---------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_635_p2             |         +|   0|  0|  14|          13|           1|
    |ap_predicate_op137_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op138_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op140_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op141_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op142_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op143_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op144_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op145_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op147_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op148_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op149_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op150_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op151_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op152_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op153_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op155_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op156_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op157_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op158_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op159_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op160_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op161_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op162_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op163_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op164_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op165_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op166_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op167_call_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op168_call_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln175_fu_629_p2            |      icmp|   0|  0|  17|          13|          14|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  95|          58|          47|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |DataRAM_10_address0            |   14|          3|    8|         24|
    |DataRAM_11_address0            |   14|          3|    8|         24|
    |DataRAM_12_address0            |   14|          3|    8|         24|
    |DataRAM_13_address0            |   14|          3|    8|         24|
    |DataRAM_14_address0            |   14|          3|    8|         24|
    |DataRAM_15_address0            |   14|          3|    8|         24|
    |DataRAM_16_address0            |   14|          3|    8|         24|
    |DataRAM_17_address0            |   14|          3|    8|         24|
    |DataRAM_18_address0            |   14|          3|    8|         24|
    |DataRAM_19_address0            |   14|          3|    8|         24|
    |DataRAM_1_address0             |   14|          3|    8|         24|
    |DataRAM_20_address0            |   14|          3|    8|         24|
    |DataRAM_21_address0            |   14|          3|    8|         24|
    |DataRAM_22_address0            |   14|          3|    8|         24|
    |DataRAM_23_address0            |   14|          3|    8|         24|
    |DataRAM_24_address0            |   14|          3|    8|         24|
    |DataRAM_25_address0            |   14|          3|    8|         24|
    |DataRAM_26_address0            |   14|          3|    8|         24|
    |DataRAM_27_address0            |   14|          3|    8|         24|
    |DataRAM_28_address0            |   14|          3|    8|         24|
    |DataRAM_29_address0            |   14|          3|    8|         24|
    |DataRAM_2_address0             |   14|          3|    8|         24|
    |DataRAM_30_address0            |   14|          3|    8|         24|
    |DataRAM_31_address0            |   14|          3|    8|         24|
    |DataRAM_3_address0             |   14|          3|    8|         24|
    |DataRAM_4_address0             |   14|          3|    8|         24|
    |DataRAM_5_address0             |   14|          3|    8|         24|
    |DataRAM_6_address0             |   14|          3|    8|         24|
    |DataRAM_7_address0             |   14|          3|    8|         24|
    |DataRAM_8_address0             |   14|          3|    8|         24|
    |DataRAM_9_address0             |   14|          3|    8|         24|
    |DataRAM_address0               |   14|          3|    8|         24|
    |ap_NS_fsm                      |  100|         20|    1|         20|
    |ap_done_int                    |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_7           |    9|          2|   13|         26|
    |grp_MUL_MOD_fu_578_input1_val  |  147|         33|   32|       1056|
    |i_fu_140                       |    9|          2|   13|         26|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  722|        155|  316|       1898|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_reg_779   |   8|   0|    8|          0|
    |DataRAM_10_load_reg_909   |  32|   0|   32|          0|
    |DataRAM_11_addr_reg_784   |   8|   0|    8|          0|
    |DataRAM_11_load_reg_904   |  32|   0|   32|          0|
    |DataRAM_12_addr_reg_789   |   8|   0|    8|          0|
    |DataRAM_12_load_reg_899   |  32|   0|   32|          0|
    |DataRAM_13_addr_reg_794   |   8|   0|    8|          0|
    |DataRAM_13_load_reg_894   |  32|   0|   32|          0|
    |DataRAM_14_addr_reg_799   |   8|   0|    8|          0|
    |DataRAM_14_load_reg_889   |  32|   0|   32|          0|
    |DataRAM_15_addr_reg_804   |   8|   0|    8|          0|
    |DataRAM_15_load_reg_964   |  32|   0|   32|          0|
    |DataRAM_16_addr_reg_809   |   8|   0|    8|          0|
    |DataRAM_16_load_reg_1039  |  32|   0|   32|          0|
    |DataRAM_17_addr_reg_814   |   8|   0|    8|          0|
    |DataRAM_17_load_reg_1034  |  32|   0|   32|          0|
    |DataRAM_18_addr_reg_819   |   8|   0|    8|          0|
    |DataRAM_18_load_reg_1029  |  32|   0|   32|          0|
    |DataRAM_19_addr_reg_824   |   8|   0|    8|          0|
    |DataRAM_19_load_reg_1024  |  32|   0|   32|          0|
    |DataRAM_1_addr_reg_734    |   8|   0|    8|          0|
    |DataRAM_1_load_reg_954    |  32|   0|   32|          0|
    |DataRAM_20_addr_reg_829   |   8|   0|    8|          0|
    |DataRAM_20_load_reg_1019  |  32|   0|   32|          0|
    |DataRAM_21_addr_reg_834   |   8|   0|    8|          0|
    |DataRAM_21_load_reg_1014  |  32|   0|   32|          0|
    |DataRAM_22_addr_reg_839   |   8|   0|    8|          0|
    |DataRAM_22_load_reg_1009  |  32|   0|   32|          0|
    |DataRAM_23_addr_reg_844   |   8|   0|    8|          0|
    |DataRAM_23_load_reg_1004  |  32|   0|   32|          0|
    |DataRAM_24_addr_reg_849   |   8|   0|    8|          0|
    |DataRAM_24_load_reg_999   |  32|   0|   32|          0|
    |DataRAM_25_addr_reg_854   |   8|   0|    8|          0|
    |DataRAM_25_load_reg_994   |  32|   0|   32|          0|
    |DataRAM_26_addr_reg_859   |   8|   0|    8|          0|
    |DataRAM_26_load_reg_989   |  32|   0|   32|          0|
    |DataRAM_27_addr_reg_864   |   8|   0|    8|          0|
    |DataRAM_27_load_reg_984   |  32|   0|   32|          0|
    |DataRAM_28_addr_reg_869   |   8|   0|    8|          0|
    |DataRAM_28_load_reg_979   |  32|   0|   32|          0|
    |DataRAM_29_addr_reg_874   |   8|   0|    8|          0|
    |DataRAM_29_load_reg_974   |  32|   0|   32|          0|
    |DataRAM_2_addr_reg_739    |   8|   0|    8|          0|
    |DataRAM_2_load_reg_949    |  32|   0|   32|          0|
    |DataRAM_30_addr_reg_879   |   8|   0|    8|          0|
    |DataRAM_30_load_reg_969   |  32|   0|   32|          0|
    |DataRAM_31_addr_reg_884   |   8|   0|    8|          0|
    |DataRAM_31_load_reg_1044  |  32|   0|   32|          0|
    |DataRAM_3_addr_reg_744    |   8|   0|    8|          0|
    |DataRAM_3_load_reg_944    |  32|   0|   32|          0|
    |DataRAM_4_addr_reg_749    |   8|   0|    8|          0|
    |DataRAM_4_load_reg_939    |  32|   0|   32|          0|
    |DataRAM_5_addr_reg_754    |   8|   0|    8|          0|
    |DataRAM_5_load_reg_934    |  32|   0|   32|          0|
    |DataRAM_6_addr_reg_759    |   8|   0|    8|          0|
    |DataRAM_6_load_reg_929    |  32|   0|   32|          0|
    |DataRAM_7_addr_reg_764    |   8|   0|    8|          0|
    |DataRAM_7_load_reg_924    |  32|   0|   32|          0|
    |DataRAM_8_addr_reg_769    |   8|   0|    8|          0|
    |DataRAM_8_load_reg_919    |  32|   0|   32|          0|
    |DataRAM_9_addr_reg_774    |   8|   0|    8|          0|
    |DataRAM_9_load_reg_914    |  32|   0|   32|          0|
    |DataRAM_addr_reg_729      |   8|   0|    8|          0|
    |DataRAM_load_reg_959      |  32|   0|   32|          0|
    |add_ln175_reg_720         |  13|   0|   13|          0|
    |ap_CS_fsm                 |  19|   0|   19|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |empty_reg_725             |   4|   0|    4|          0|
    |i_fu_140                  |  13|   0|   13|          0|
    |icmp_ln175_reg_716        |   1|   0|    1|          0|
    |reg_585                   |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1363|   0| 1363|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_MUL_INV_LOOP|  return value|
|n_inv                |   in|   19|     ap_none|                         n_inv|        scalar|
|trunc_ln             |   in|    2|     ap_none|                      trunc_ln|        scalar|
|DataRAM_address0     |  out|    8|   ap_memory|                       DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                       DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                       DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                       DataRAM|         array|
|DataRAM_q0           |   in|   32|   ap_memory|                       DataRAM|         array|
|DataRAM_1_address0   |  out|    8|   ap_memory|                     DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                     DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                     DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                     DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                     DataRAM_1|         array|
|DataRAM_2_address0   |  out|    8|   ap_memory|                     DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                     DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                     DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                     DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                     DataRAM_2|         array|
|DataRAM_3_address0   |  out|    8|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                     DataRAM_3|         array|
|DataRAM_3_q0         |   in|   32|   ap_memory|                     DataRAM_3|         array|
|DataRAM_4_address0   |  out|    8|   ap_memory|                     DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                     DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                     DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                     DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                     DataRAM_4|         array|
|DataRAM_5_address0   |  out|    8|   ap_memory|                     DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                     DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                     DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                     DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                     DataRAM_5|         array|
|DataRAM_6_address0   |  out|    8|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                     DataRAM_6|         array|
|DataRAM_6_q0         |   in|   32|   ap_memory|                     DataRAM_6|         array|
|DataRAM_7_address0   |  out|    8|   ap_memory|                     DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                     DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                     DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                     DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                     DataRAM_7|         array|
|DataRAM_8_address0   |  out|    8|   ap_memory|                     DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                     DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                     DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                     DataRAM_8|         array|
|DataRAM_8_q0         |   in|   32|   ap_memory|                     DataRAM_8|         array|
|DataRAM_9_address0   |  out|    8|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_we0        |  out|    1|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_d0         |  out|   32|   ap_memory|                     DataRAM_9|         array|
|DataRAM_9_q0         |   in|   32|   ap_memory|                     DataRAM_9|         array|
|DataRAM_10_address0  |  out|    8|   ap_memory|                    DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                    DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                    DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                    DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                    DataRAM_10|         array|
|DataRAM_11_address0  |  out|    8|   ap_memory|                    DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                    DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                    DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                    DataRAM_11|         array|
|DataRAM_11_q0        |   in|   32|   ap_memory|                    DataRAM_11|         array|
|DataRAM_12_address0  |  out|    8|   ap_memory|                    DataRAM_12|         array|
|DataRAM_12_ce0       |  out|    1|   ap_memory|                    DataRAM_12|         array|
|DataRAM_12_we0       |  out|    1|   ap_memory|                    DataRAM_12|         array|
|DataRAM_12_d0        |  out|   32|   ap_memory|                    DataRAM_12|         array|
|DataRAM_12_q0        |   in|   32|   ap_memory|                    DataRAM_12|         array|
|DataRAM_13_address0  |  out|    8|   ap_memory|                    DataRAM_13|         array|
|DataRAM_13_ce0       |  out|    1|   ap_memory|                    DataRAM_13|         array|
|DataRAM_13_we0       |  out|    1|   ap_memory|                    DataRAM_13|         array|
|DataRAM_13_d0        |  out|   32|   ap_memory|                    DataRAM_13|         array|
|DataRAM_13_q0        |   in|   32|   ap_memory|                    DataRAM_13|         array|
|DataRAM_14_address0  |  out|    8|   ap_memory|                    DataRAM_14|         array|
|DataRAM_14_ce0       |  out|    1|   ap_memory|                    DataRAM_14|         array|
|DataRAM_14_we0       |  out|    1|   ap_memory|                    DataRAM_14|         array|
|DataRAM_14_d0        |  out|   32|   ap_memory|                    DataRAM_14|         array|
|DataRAM_14_q0        |   in|   32|   ap_memory|                    DataRAM_14|         array|
|DataRAM_15_address0  |  out|    8|   ap_memory|                    DataRAM_15|         array|
|DataRAM_15_ce0       |  out|    1|   ap_memory|                    DataRAM_15|         array|
|DataRAM_15_we0       |  out|    1|   ap_memory|                    DataRAM_15|         array|
|DataRAM_15_d0        |  out|   32|   ap_memory|                    DataRAM_15|         array|
|DataRAM_15_q0        |   in|   32|   ap_memory|                    DataRAM_15|         array|
|DataRAM_16_address0  |  out|    8|   ap_memory|                    DataRAM_16|         array|
|DataRAM_16_ce0       |  out|    1|   ap_memory|                    DataRAM_16|         array|
|DataRAM_16_we0       |  out|    1|   ap_memory|                    DataRAM_16|         array|
|DataRAM_16_d0        |  out|   32|   ap_memory|                    DataRAM_16|         array|
|DataRAM_16_q0        |   in|   32|   ap_memory|                    DataRAM_16|         array|
|DataRAM_17_address0  |  out|    8|   ap_memory|                    DataRAM_17|         array|
|DataRAM_17_ce0       |  out|    1|   ap_memory|                    DataRAM_17|         array|
|DataRAM_17_we0       |  out|    1|   ap_memory|                    DataRAM_17|         array|
|DataRAM_17_d0        |  out|   32|   ap_memory|                    DataRAM_17|         array|
|DataRAM_17_q0        |   in|   32|   ap_memory|                    DataRAM_17|         array|
|DataRAM_18_address0  |  out|    8|   ap_memory|                    DataRAM_18|         array|
|DataRAM_18_ce0       |  out|    1|   ap_memory|                    DataRAM_18|         array|
|DataRAM_18_we0       |  out|    1|   ap_memory|                    DataRAM_18|         array|
|DataRAM_18_d0        |  out|   32|   ap_memory|                    DataRAM_18|         array|
|DataRAM_18_q0        |   in|   32|   ap_memory|                    DataRAM_18|         array|
|DataRAM_19_address0  |  out|    8|   ap_memory|                    DataRAM_19|         array|
|DataRAM_19_ce0       |  out|    1|   ap_memory|                    DataRAM_19|         array|
|DataRAM_19_we0       |  out|    1|   ap_memory|                    DataRAM_19|         array|
|DataRAM_19_d0        |  out|   32|   ap_memory|                    DataRAM_19|         array|
|DataRAM_19_q0        |   in|   32|   ap_memory|                    DataRAM_19|         array|
|DataRAM_20_address0  |  out|    8|   ap_memory|                    DataRAM_20|         array|
|DataRAM_20_ce0       |  out|    1|   ap_memory|                    DataRAM_20|         array|
|DataRAM_20_we0       |  out|    1|   ap_memory|                    DataRAM_20|         array|
|DataRAM_20_d0        |  out|   32|   ap_memory|                    DataRAM_20|         array|
|DataRAM_20_q0        |   in|   32|   ap_memory|                    DataRAM_20|         array|
|DataRAM_21_address0  |  out|    8|   ap_memory|                    DataRAM_21|         array|
|DataRAM_21_ce0       |  out|    1|   ap_memory|                    DataRAM_21|         array|
|DataRAM_21_we0       |  out|    1|   ap_memory|                    DataRAM_21|         array|
|DataRAM_21_d0        |  out|   32|   ap_memory|                    DataRAM_21|         array|
|DataRAM_21_q0        |   in|   32|   ap_memory|                    DataRAM_21|         array|
|DataRAM_22_address0  |  out|    8|   ap_memory|                    DataRAM_22|         array|
|DataRAM_22_ce0       |  out|    1|   ap_memory|                    DataRAM_22|         array|
|DataRAM_22_we0       |  out|    1|   ap_memory|                    DataRAM_22|         array|
|DataRAM_22_d0        |  out|   32|   ap_memory|                    DataRAM_22|         array|
|DataRAM_22_q0        |   in|   32|   ap_memory|                    DataRAM_22|         array|
|DataRAM_23_address0  |  out|    8|   ap_memory|                    DataRAM_23|         array|
|DataRAM_23_ce0       |  out|    1|   ap_memory|                    DataRAM_23|         array|
|DataRAM_23_we0       |  out|    1|   ap_memory|                    DataRAM_23|         array|
|DataRAM_23_d0        |  out|   32|   ap_memory|                    DataRAM_23|         array|
|DataRAM_23_q0        |   in|   32|   ap_memory|                    DataRAM_23|         array|
|DataRAM_24_address0  |  out|    8|   ap_memory|                    DataRAM_24|         array|
|DataRAM_24_ce0       |  out|    1|   ap_memory|                    DataRAM_24|         array|
|DataRAM_24_we0       |  out|    1|   ap_memory|                    DataRAM_24|         array|
|DataRAM_24_d0        |  out|   32|   ap_memory|                    DataRAM_24|         array|
|DataRAM_24_q0        |   in|   32|   ap_memory|                    DataRAM_24|         array|
|DataRAM_25_address0  |  out|    8|   ap_memory|                    DataRAM_25|         array|
|DataRAM_25_ce0       |  out|    1|   ap_memory|                    DataRAM_25|         array|
|DataRAM_25_we0       |  out|    1|   ap_memory|                    DataRAM_25|         array|
|DataRAM_25_d0        |  out|   32|   ap_memory|                    DataRAM_25|         array|
|DataRAM_25_q0        |   in|   32|   ap_memory|                    DataRAM_25|         array|
|DataRAM_26_address0  |  out|    8|   ap_memory|                    DataRAM_26|         array|
|DataRAM_26_ce0       |  out|    1|   ap_memory|                    DataRAM_26|         array|
|DataRAM_26_we0       |  out|    1|   ap_memory|                    DataRAM_26|         array|
|DataRAM_26_d0        |  out|   32|   ap_memory|                    DataRAM_26|         array|
|DataRAM_26_q0        |   in|   32|   ap_memory|                    DataRAM_26|         array|
|DataRAM_27_address0  |  out|    8|   ap_memory|                    DataRAM_27|         array|
|DataRAM_27_ce0       |  out|    1|   ap_memory|                    DataRAM_27|         array|
|DataRAM_27_we0       |  out|    1|   ap_memory|                    DataRAM_27|         array|
|DataRAM_27_d0        |  out|   32|   ap_memory|                    DataRAM_27|         array|
|DataRAM_27_q0        |   in|   32|   ap_memory|                    DataRAM_27|         array|
|DataRAM_28_address0  |  out|    8|   ap_memory|                    DataRAM_28|         array|
|DataRAM_28_ce0       |  out|    1|   ap_memory|                    DataRAM_28|         array|
|DataRAM_28_we0       |  out|    1|   ap_memory|                    DataRAM_28|         array|
|DataRAM_28_d0        |  out|   32|   ap_memory|                    DataRAM_28|         array|
|DataRAM_28_q0        |   in|   32|   ap_memory|                    DataRAM_28|         array|
|DataRAM_29_address0  |  out|    8|   ap_memory|                    DataRAM_29|         array|
|DataRAM_29_ce0       |  out|    1|   ap_memory|                    DataRAM_29|         array|
|DataRAM_29_we0       |  out|    1|   ap_memory|                    DataRAM_29|         array|
|DataRAM_29_d0        |  out|   32|   ap_memory|                    DataRAM_29|         array|
|DataRAM_29_q0        |   in|   32|   ap_memory|                    DataRAM_29|         array|
|DataRAM_30_address0  |  out|    8|   ap_memory|                    DataRAM_30|         array|
|DataRAM_30_ce0       |  out|    1|   ap_memory|                    DataRAM_30|         array|
|DataRAM_30_we0       |  out|    1|   ap_memory|                    DataRAM_30|         array|
|DataRAM_30_d0        |  out|   32|   ap_memory|                    DataRAM_30|         array|
|DataRAM_30_q0        |   in|   32|   ap_memory|                    DataRAM_30|         array|
|DataRAM_31_address0  |  out|    8|   ap_memory|                    DataRAM_31|         array|
|DataRAM_31_ce0       |  out|    1|   ap_memory|                    DataRAM_31|         array|
|DataRAM_31_we0       |  out|    1|   ap_memory|                    DataRAM_31|         array|
|DataRAM_31_d0        |  out|   32|   ap_memory|                    DataRAM_31|         array|
|DataRAM_31_q0        |   in|   32|   ap_memory|                    DataRAM_31|         array|
|RAMSel_cast          |   in|    1|     ap_none|                   RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+------------------------------+--------------+

