`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 30.10.2023 23:01:08
// Design Name: 
// Module Name: vga
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module vga(input clk,
    input rst,
//    input [2:0] sw,
    input [3:0] draw_r, 
    input [3:0] draw_g, 
    input [3:0] draw_b,
    output [10:0] curr_x,
    output [10:0] curr_y,
    output [3:0] pix_r,
    output [3:0] pix_g,
    output [3:0] pix_b,
    output hsync,
    output vsync
    );
    
  
    //storing the v and hcount; internal signals
    reg [10:0] hcount = 0;
    reg [9:0] vcount = 0;
    reg [10:0] curr_x_r = 11'd0;
    reg [10:0] curr_y_r = 11'd0;
    //store a value of the display region
    wire display_region;
    
//    wire pixclk;
    
    
    //store values to signift the end of the v and hcount
    wire line_end = (hcount == 11'd1903);
    wire frame_end = (vcount == 10'd931);
    
    
//    //clock generator
//    clk_wiz_0 inst
//  (
//  // Clock out ports  
//  .clk_out1(pixclk),
// // Clock in ports
//  .clk_in1(clk)
//  );
    
    //assign hsync that it will be zero between 0 and 151, negate this to see zero when it is true and 1 if it is false
    assign hsync = ((hcount >= 11'd0) && (hcount <= 151));
    assign vsync = ((vcount >= 10'd0) && (vcount <= 10'd2));
    
    //assign this be true when we write in the screen
    assign display_region = ((hcount >= 11'd384) && (hcount <= 11'd1823) && (vcount >= 10'd31) && (vcount <= 10'd931));
    
    //initia;ise r g b with switches
    assign pix_r = (display_region) ? draw_r : 4'b0000;
    assign pix_g = (display_region) ? draw_g : 4'b0000;
    assign pix_b = (display_region) ? draw_b : 4'b0000;
    
    //hcount sync; initialise always block to increment hcount from 0 and reset again
    always@ (posedge clk) begin
        if(!rst) 
           hcount <= 11'd0;
        else begin
        if(line_end)
            hcount <= 11'd0;
        else
            hcount <= hcount + 11'd1;
        end
    end
    
    always@ (posedge clk) begin
        if(!rst) 
           vcount <= 10'd0;
        else begin
        if(frame_end) begin
            vcount <= 10'd0;
            end
        else begin
           if(line_end) begin
                vcount <= vcount + 1;
        end
    end
    end    
    end 
    
 //curr_x sync
    always@(posedge clk)
    begin
        if (!rst)
            curr_x_r <= 11'd0;
        else begin
        if((hcount >= 11'd384) && (hcount <= 11'd1823))
        begin
        curr_x_r <= curr_x_r + 11'd1;
        end else begin
        curr_x_r <= 11'd0;
        end
    end
    end

    //curr_y
    always@(posedge clk)
    begin
            if (!rst)
            curr_y_r <= 11'd0;
    else begin
    if(line_end)
    begin
        if((vcount >= 10'd31) && (vcount <= 10'd930))
        begin
            curr_y_r <= curr_y_r + 11'd1;
        end
        else
        begin
            curr_y_r <= 11'd0;
        end
    end
    end
    end
   
    
 assign curr_x = curr_x_r;
 assign curr_y = curr_y_r;

endmodule
