Instrument
cond 0
line 3
fsm 65539
tgl 536
assign 0
obc 0
path 0
branch 3
Count 0
Glitch -1
cm_tglmda 0
cm_tglstructarr 1
cm_tglcount 0
cm_tglunencryptedsignals 0
cm_hier 1
InstrSpecs 2
TglUnpkdLimitVal -1
IrisFlow -1
scalene_no_dump_design 0
HierFile cov_work/test.vdb/db/verilog/cm.hier_info
IgnoreConsts 1
cm_noconst 1
cm_hier_file /home/faculty/d/davidkebo/csce-714/2025-spring/demos/memory/sim.synopsys/cover.cfg
cm_assert_hier 0
cm_common_hier 0
sdc 0
CmHierOpt -1