<profile>

<section name = "Vivado HLS Report for 'dma_mm2reg'" level="0">
<item name = "Date">Wed Mar 29 01:46:59 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dma_mm2reg_passthrough</item>
<item name = "Solution">dma_mm2reg_passthrough</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 31, 24, 1, inf, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2952</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, -, 1132, 1532</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 600</column>
<column name="Register">-, -, 1804, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dma_mm2reg_in_frame_base_V_m_axi_U">dma_mm2reg_in_frame_base_V_m_axi, 4, 0, 566, 766</column>
<column name="dma_mm2reg_out_frame_base_V_m_axi_U">dma_mm2reg_out_frame_base_V_m_axi, 4, 0, 566, 766</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="in_col_1_fu_1588_p2">+, 0, 0, 39, 32, 1</column>
<column name="in_col_fu_1259_p2">+, 0, 0, 39, 32, 1</column>
<column name="in_row_2_fu_1600_p2">+, 0, 0, 39, 32, 2</column>
<column name="in_row_fu_1491_p2">+, 0, 0, 39, 32, 2</column>
<column name="tmp10_fu_1385_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp11_fu_1430_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp12_fu_1475_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp13_fu_1520_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp14_fu_1621_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp15_fu_1666_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp16_fu_1771_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp17_fu_1796_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp18_fu_1806_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp19_fu_1560_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp1_fu_1189_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp20_fu_1631_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp21_fu_1676_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp22_fu_1696_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp23_fu_1716_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp24_fu_1736_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp25_fu_1846_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp26_fu_1871_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp27_fu_1896_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp28_fu_1921_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp29_fu_1946_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp2_fu_1265_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp30_fu_1971_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp31_fu_1996_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp32_fu_2021_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp33_fu_2046_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp34_fu_2071_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp35_fu_2096_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp36_fu_2106_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp3_fu_1305_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp4_fu_1350_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp5_fu_1395_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp6_fu_1440_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp7_fu_1241_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp8_fu_1295_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp9_fu_1340_p2">+, 0, 0, 32, 31, 32</column>
<column name="tmp_10_fu_1400_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_12_fu_1445_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_16_fu_1247_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_18_fu_1300_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_20_fu_1345_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_22_fu_1390_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_24_fu_1435_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_26_fu_1480_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_28_fu_1525_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_30_fu_1626_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_32_fu_1671_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_34_fu_1776_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_36_fu_1801_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_38_fu_1811_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_3_fu_1195_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_44_fu_1566_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_46_fu_1636_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_48_fu_1681_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_50_fu_1701_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_52_fu_1721_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_54_fu_1741_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_56_fu_1851_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_58_fu_1876_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_5_fu_1355_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_60_fu_1901_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_62_fu_1926_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_64_fu_1951_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_66_fu_1976_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_68_fu_2001_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_6_fu_1270_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_70_fu_2026_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_72_fu_2051_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_74_fu_2076_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_76_fu_2101_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_78_fu_2111_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_9_fu_1310_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_14_fu_1223_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_15_fu_1235_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_1_fu_1183_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_42_fu_1542_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_43_fu_1554_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_1171_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1080">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1172">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1191">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1215">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1237">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1259">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1280">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1302">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1325">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1348">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1371">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1394">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1417">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1440">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1459">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1478">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1497">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1515">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1533">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1551">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1568">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1585">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1602">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1619">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1636">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1650">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_729">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_822">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_848">and, 0, 0, 2, 1, 1</column>
<column name="tmp_40_fu_1253_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_41_fu_1485_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_80_fu_1582_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_81_fu_1594_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage8_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="in_row_1_fu_1497_p3">select, 0, 0, 32, 1, 1</column>
<column name="in_row_3_fu_2116_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">121, 26, 1, 26</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_out_col_1_phi_fu_1091_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_out_col_phi_fu_1102_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_out_row_1_phi_fu_1068_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_out_row_phi_fu_1080_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_in_col_2_reg_1146">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_in_row_4_reg_1134">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_out_col_2_reg_1121">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_out_row_2_reg_1109">9, 2, 32, 64</column>
<column name="ap_sig_ioackin_in_frame_base_V_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_out_frame_base_V_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_out_frame_base_V_WREADY">9, 2, 1, 2</column>
<column name="in_frame_base_V_ARADDR">56, 13, 32, 416</column>
<column name="in_frame_base_V_blk_n_AR">9, 2, 1, 2</column>
<column name="in_frame_base_V_blk_n_R">9, 2, 1, 2</column>
<column name="out_col_1_reg_1087">9, 2, 32, 64</column>
<column name="out_col_reg_1098">9, 2, 32, 64</column>
<column name="out_frame_base_V_AWADDR">117, 25, 32, 800</column>
<column name="out_frame_base_V_WDATA">117, 25, 64, 1600</column>
<column name="out_frame_base_V_blk_n_AW">9, 2, 1, 2</column>
<column name="out_frame_base_V_blk_n_B">9, 2, 1, 2</column>
<column name="out_frame_base_V_blk_n_W">9, 2, 1, 2</column>
<column name="out_row_1_reg_1064">9, 2, 32, 64</column>
<column name="out_row_reg_1076">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_col_2_reg_1146">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_in_row_4_reg_1134">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_out_col_2_reg_1121">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_out_row_2_reg_1109">32, 0, 32, 0</column>
<column name="ap_reg_ioackin_in_frame_base_V_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_out_frame_base_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_out_frame_base_V_WREADY">1, 0, 1, 0</column>
<column name="in_col_2_reg_1146">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_10_reg_2431">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_11_reg_2437">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_1_reg_2247">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_2_reg_2264">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_3_reg_2281">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_4_reg_2298">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_5_reg_2315">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_6_reg_2366">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_7_reg_2402">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_8_reg_2419">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_9_reg_2425">32, 0, 32, 0</column>
<column name="in_frame_base_V_addr_reg_2197">32, 0, 32, 0</column>
<column name="in_row_2_reg_2386">32, 0, 32, 0</column>
<column name="in_row_4_reg_1134">32, 0, 32, 0</column>
<column name="out_col_1_reg_1087">32, 0, 32, 0</column>
<column name="out_col_2_reg_1121">32, 0, 32, 0</column>
<column name="out_col_reg_1098">32, 0, 32, 0</column>
<column name="out_frame1_tile0_4_s_reg_2607">16, 0, 16, 0</column>
<column name="out_frame1_tile0_5_s_reg_2618">16, 0, 16, 0</column>
<column name="out_row_1_reg_1064">32, 0, 32, 0</column>
<column name="out_row_2_reg_1109">32, 0, 32, 0</column>
<column name="out_row_reg_1076">32, 0, 32, 0</column>
<column name="tmp_14_reg_2203">25, 0, 32, 7</column>
<column name="tmp_15_reg_2218">32, 0, 32, 0</column>
<column name="tmp_16_reg_2233">32, 0, 32, 0</column>
<column name="tmp_18_reg_2259">32, 0, 32, 0</column>
<column name="tmp_1_reg_2176">32, 0, 32, 0</column>
<column name="tmp_20_reg_2276">32, 0, 32, 0</column>
<column name="tmp_22_reg_2293">32, 0, 32, 0</column>
<column name="tmp_24_reg_2310">32, 0, 32, 0</column>
<column name="tmp_26_reg_2327">32, 0, 32, 0</column>
<column name="tmp_28_reg_2343">32, 0, 32, 0</column>
<column name="tmp_30_reg_2397">32, 0, 32, 0</column>
<column name="tmp_32_reg_2414">32, 0, 32, 0</column>
<column name="tmp_34_reg_2449">32, 0, 32, 0</column>
<column name="tmp_36_reg_2460">32, 0, 32, 0</column>
<column name="tmp_38_reg_2465">32, 0, 32, 0</column>
<column name="tmp_40_reg_2238">1, 0, 1, 0</column>
<column name="tmp_42_reg_2348">25, 0, 32, 7</column>
<column name="tmp_43_reg_2357">32, 0, 32, 0</column>
<column name="tmp_56_reg_2482">32, 0, 32, 0</column>
<column name="tmp_58_reg_2493">32, 0, 32, 0</column>
<column name="tmp_60_reg_2504">32, 0, 32, 0</column>
<column name="tmp_62_reg_2515">32, 0, 32, 0</column>
<column name="tmp_64_reg_2526">32, 0, 32, 0</column>
<column name="tmp_66_reg_2537">32, 0, 32, 0</column>
<column name="tmp_68_reg_2548">32, 0, 32, 0</column>
<column name="tmp_70_reg_2559">32, 0, 32, 0</column>
<column name="tmp_72_reg_2570">32, 0, 32, 0</column>
<column name="tmp_74_reg_2581">32, 0, 32, 0</column>
<column name="tmp_76_reg_2592">32, 0, 32, 0</column>
<column name="tmp_78_reg_2597">32, 0, 32, 0</column>
<column name="tmp_80_reg_2372">1, 0, 1, 0</column>
<column name="tmp_81_reg_2381">1, 0, 1, 0</column>
<column name="tmp_reg_2155">25, 0, 32, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, dma_mm2reg, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, dma_mm2reg, return value</column>
<column name="px_clk_V">in, 1, ap_none, px_clk_V, scalar</column>
<column name="frame_trigger_V">in, 1, ap_none, frame_trigger_V, scalar</column>
<column name="m_axi_in_frame_base_V_AWVALID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWREADY">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWADDR">out, 32, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWLEN">out, 8, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWSIZE">out, 3, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWBURST">out, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWLOCK">out, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWCACHE">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWPROT">out, 3, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWQOS">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWREGION">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_AWUSER">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WVALID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WREADY">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WDATA">out, 32, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WSTRB">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WLAST">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_WUSER">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARVALID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARREADY">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARADDR">out, 32, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARID">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARLEN">out, 8, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARSIZE">out, 3, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARBURST">out, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARLOCK">out, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARCACHE">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARPROT">out, 3, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARQOS">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARREGION">out, 4, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_ARUSER">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RVALID">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RREADY">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RDATA">in, 32, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RLAST">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RID">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RUSER">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_RRESP">in, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_BVALID">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_BREADY">out, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_BRESP">in, 2, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_BID">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_in_frame_base_V_BUSER">in, 1, m_axi, in_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWVALID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWREADY">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWADDR">out, 32, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWLEN">out, 8, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWSIZE">out, 3, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWBURST">out, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWLOCK">out, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWCACHE">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWPROT">out, 3, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWQOS">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWREGION">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_AWUSER">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WVALID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WREADY">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WDATA">out, 64, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WSTRB">out, 8, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WLAST">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_WUSER">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARVALID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARREADY">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARADDR">out, 32, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARID">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARLEN">out, 8, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARSIZE">out, 3, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARBURST">out, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARLOCK">out, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARCACHE">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARPROT">out, 3, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARQOS">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARREGION">out, 4, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_ARUSER">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RVALID">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RREADY">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RDATA">in, 64, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RLAST">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RID">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RUSER">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_RRESP">in, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_BVALID">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_BREADY">out, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_BRESP">in, 2, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_BID">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="m_axi_out_frame_base_V_BUSER">in, 1, m_axi, out_frame_base_V, pointer</column>
<column name="in_frame0_tile0_0_V">out, 16, ap_none, in_frame0_tile0_0_V, pointer</column>
<column name="in_frame0_tile0_1_V">out, 16, ap_none, in_frame0_tile0_1_V, pointer</column>
<column name="in_frame0_tile0_2_V">out, 16, ap_none, in_frame0_tile0_2_V, pointer</column>
<column name="in_frame0_tile0_3_V">out, 16, ap_none, in_frame0_tile0_3_V, pointer</column>
<column name="in_frame0_tile0_4_V">out, 16, ap_none, in_frame0_tile0_4_V, pointer</column>
<column name="in_frame0_tile0_5_V">out, 16, ap_none, in_frame0_tile0_5_V, pointer</column>
<column name="in_frame0_tile1_0_V">out, 16, ap_none, in_frame0_tile1_0_V, pointer</column>
<column name="in_frame0_tile1_1_V">out, 16, ap_none, in_frame0_tile1_1_V, pointer</column>
<column name="in_frame0_tile1_2_V">out, 16, ap_none, in_frame0_tile1_2_V, pointer</column>
<column name="in_frame0_tile1_3_V">out, 16, ap_none, in_frame0_tile1_3_V, pointer</column>
<column name="in_frame0_tile1_4_V">out, 16, ap_none, in_frame0_tile1_4_V, pointer</column>
<column name="in_frame0_tile1_5_V">out, 16, ap_none, in_frame0_tile1_5_V, pointer</column>
<column name="in_frame1_tile0_0_V">out, 16, ap_none, in_frame1_tile0_0_V, pointer</column>
<column name="in_frame1_tile0_1_V">out, 16, ap_none, in_frame1_tile0_1_V, pointer</column>
<column name="in_frame1_tile0_2_V">out, 16, ap_none, in_frame1_tile0_2_V, pointer</column>
<column name="in_frame1_tile0_3_V">out, 16, ap_none, in_frame1_tile0_3_V, pointer</column>
<column name="in_frame1_tile0_4_V">out, 16, ap_none, in_frame1_tile0_4_V, pointer</column>
<column name="in_frame1_tile0_5_V">out, 16, ap_none, in_frame1_tile0_5_V, pointer</column>
<column name="in_frame1_tile1_0_V">out, 16, ap_none, in_frame1_tile1_0_V, pointer</column>
<column name="in_frame1_tile1_1_V">out, 16, ap_none, in_frame1_tile1_1_V, pointer</column>
<column name="in_frame1_tile1_2_V">out, 16, ap_none, in_frame1_tile1_2_V, pointer</column>
<column name="in_frame1_tile1_3_V">out, 16, ap_none, in_frame1_tile1_3_V, pointer</column>
<column name="in_frame1_tile1_4_V">out, 16, ap_none, in_frame1_tile1_4_V, pointer</column>
<column name="in_frame1_tile1_5_V">out, 16, ap_none, in_frame1_tile1_5_V, pointer</column>
<column name="out_frame0_tile0_0_V">in, 16, ap_none, out_frame0_tile0_0_V, pointer</column>
<column name="out_frame0_tile0_1_V">in, 16, ap_none, out_frame0_tile0_1_V, pointer</column>
<column name="out_frame0_tile0_2_V">in, 16, ap_none, out_frame0_tile0_2_V, pointer</column>
<column name="out_frame0_tile0_3_V">in, 16, ap_none, out_frame0_tile0_3_V, pointer</column>
<column name="out_frame0_tile0_4_V">in, 16, ap_none, out_frame0_tile0_4_V, pointer</column>
<column name="out_frame0_tile0_5_V">in, 16, ap_none, out_frame0_tile0_5_V, pointer</column>
<column name="out_frame0_tile1_0_V">in, 16, ap_none, out_frame0_tile1_0_V, pointer</column>
<column name="out_frame0_tile1_1_V">in, 16, ap_none, out_frame0_tile1_1_V, pointer</column>
<column name="out_frame0_tile1_2_V">in, 16, ap_none, out_frame0_tile1_2_V, pointer</column>
<column name="out_frame0_tile1_3_V">in, 16, ap_none, out_frame0_tile1_3_V, pointer</column>
<column name="out_frame0_tile1_4_V">in, 16, ap_none, out_frame0_tile1_4_V, pointer</column>
<column name="out_frame0_tile1_5_V">in, 16, ap_none, out_frame0_tile1_5_V, pointer</column>
<column name="out_frame1_tile0_0_V">in, 16, ap_none, out_frame1_tile0_0_V, pointer</column>
<column name="out_frame1_tile0_1_V">in, 16, ap_none, out_frame1_tile0_1_V, pointer</column>
<column name="out_frame1_tile0_2_V">in, 16, ap_none, out_frame1_tile0_2_V, pointer</column>
<column name="out_frame1_tile0_3_V">in, 16, ap_none, out_frame1_tile0_3_V, pointer</column>
<column name="out_frame1_tile0_4_V">in, 16, ap_none, out_frame1_tile0_4_V, pointer</column>
<column name="out_frame1_tile0_5_V">in, 16, ap_none, out_frame1_tile0_5_V, pointer</column>
<column name="out_frame1_tile1_0_V">in, 16, ap_none, out_frame1_tile1_0_V, pointer</column>
<column name="out_frame1_tile1_1_V">in, 16, ap_none, out_frame1_tile1_1_V, pointer</column>
<column name="out_frame1_tile1_2_V">in, 16, ap_none, out_frame1_tile1_2_V, pointer</column>
<column name="out_frame1_tile1_3_V">in, 16, ap_none, out_frame1_tile1_3_V, pointer</column>
<column name="out_frame1_tile1_4_V">in, 16, ap_none, out_frame1_tile1_4_V, pointer</column>
<column name="out_frame1_tile1_5_V">in, 16, ap_none, out_frame1_tile1_5_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in_frame_base_V_load', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:110">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;in_frame_base_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
