P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		   64 B
block_size 		    4 B
associativity 		4-way
n_set 			4
n_cache_line 	16
tag: 28, index: 2, offset: 2
Coherence Protocol: 	vi
lru_on_invalidate_f: 	false
Processing trace...
2 1
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		78754
0.n_misses 		171247
0.hit_rate 		31.50
0.miss_rate 		68.50
0.n_upgrade_miss 	0
0.n_bus_snoops 	185783
0.n_snoop_hits 	436
0.n_writebacks 	48888
Memory Traffic:
0.B_written_bus_to_cache 	684988
0.B_written_cache_to_bus_wb 	195552
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	880540
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		64216
1.n_misses 		185783
1.hit_rate 		25.69
1.miss_rate 		74.31
1.n_upgrade_miss 	0
1.n_bus_snoops 	171247
1.n_snoop_hits 	456
1.n_writebacks 	72450
Memory Traffic:
1.B_written_bus_to_cache 	743132
1.B_written_cache_to_bus_wb 	289800
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1032932
1.B_total_traffic_wt 	0
