<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Examples of Different Memory Models" />
<meta name="abstract" content="You should avoid using VHDL signals to model memory. For large memories especially, the run time for a VHDL model using a signal is many times longer than the run time for a VHDL model using variables in the memory process or as part of the architecture. A signal also uses much more memory." />
<meta name="description" content="You should avoid using VHDL signals to model memory. For large memories especially, the run time for a VHDL model using a signal is many times longer than the run time for a VHDL model using variables in the memory process or as part of the architecture. A signal also uses much more memory." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id1fa5e603-2f3e-4248-a7a7-198fee6de7af" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Examples of Different Memory Models</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Examples of Different Memory Models" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Examples of Different Memory
Models</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">You should
avoid using VHDL signals to model memory. For large memories especially,
the run time for a VHDL model using a signal is many times longer
than the run time for a VHDL model using variables in the memory
process or as part of the architecture. A signal also uses much
more memory. </span>
</div>
<p class="p">The first example
in this section uses different VHDL architectures for the entity
named memory to provide the following models for storing RAM:</p>
<ul class="ul"><li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__idfc4006f7-cd28-48e2-8f2e-ac8fb5e4e8ad"><p class="p">bad_style_87 — uses a VHDL signal </p>
</li>
<li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id5d36b770-c4b7-458b-9fb4-e85e5a893e26"><p class="p">style_87 — uses variables in the memory
process </p>
</li>
<li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__idc82d5329-d139-4f6a-aaa4-d4017b03a234"><p class="p">style_93 — uses variables in the architecture </p>
</li>
</ul>
<p class="p">To implement these models,
you need functions that convert vectors to integers. To use them,
you may need to convert integers to vectors. </p>
<div class="section Subsections"><div class="section Subsection" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__ida5a0d62a-0bb8-4f19-9a33-8b9c7b7ad6af"><h2 class="title Subheading sectiontitle">Converting an Integer Into a bit_vector</h2><p class="p">The following code shows how to convert an
integer variable into a bit_vector.</p>
<pre class="pre codeblock leveled"><code>library ieee;
use ieee.numeric_bit.ALL;

entity test is
end test;

architecture only of test is
  signal s1 : bit_vector(7 downto 0);
  signal int : integer := 45;
begin
  p:process
  begin
    wait for 10 ns;
    s1 &lt;= bit_vector(to_signed(int,8));
  end process p;
end only;</code></pre></div>
<div class="section Subsection" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id305e2c49-3cc2-4f84-a93c-70b8f21387c0"><h2 class="title Subheading sectiontitle">Examples
Using VHDL1987, VHDL1993, and VHDL2002 Architectures</h2><p class="p">The VHDL code for the examples
demonstrating the approaches to modeling memory is provided below. </p>
<ul class="ul"><li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id0f656cf6-4d69-4e9c-a0f1-c516610638d0"><p class="p"><a class="xref fm:Example" href="#id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id4a75c29c-c014-4cb1-92c8-eea32efd1fbe">Example 1</a> contains two VHDL architectures
that demonstrate recommended memory models: style_93 uses shared variables
as part of a process, style_87 uses For comparison, a third architecture, bad_style_87,
shows the use of signals. </p>
<p class="p">The style_87 and style_93 architectures work
with equal efficiency for this example. However, VHDL 1993 offers
additional flexibility because the RAM storage can be shared among
multiple processes. This example shows a second process that initializes
the memory—you could add other processes to create a multi-ported
memory. </p>
</li>
<li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id7da6b2da-1d71-4fd1-9a3c-4fae05ea7268"><p class="p"><a class="xref fm:Example" href="#id1fa5e603-2f3e-4248-a7a7-198fee6de7af__iddf04bcc9-5f86-4392-9656-048d608d573e">Example 2</a> is a package (named conversions) that is
included by the memory model in <a class="xref fm:Example" href="#id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id4a75c29c-c014-4cb1-92c8-eea32efd1fbe">Example 1</a>. </p>
</li>
<li class="li" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__idf86dcf28-4cc5-4d85-9bab-1ea3e170c747"><p class="p"><a class="xref fm:Example" href="#id1fa5e603-2f3e-4248-a7a7-198fee6de7af__idc239090f-441d-4fae-a05a-a7e9e038b629">Example 3</a> is provided for completeness—it shows
protected types using VHDL 2002. Note that using protected types
offers no advantage over shared variables. </p>
</li>
</ul>
<div class="fig fignone ExampleTitle" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__id4a75c29c-c014-4cb1-92c8-eea32efd1fbe"><span class="figcap"><span class="fig--title-label">Example 1. </span>Memory Model Using
VHDL87 and VHDL93 Architectures </span></div>
<p class="p">Example
functions are provided below in package “conversions.”</p>
<pre class="pre codeblock leveled"><code>-------------------------------------------------------------------------
-- Source:     memory.vhd
-- Component:  VHDL synchronous, single-port RAM
-- Remarks:    Provides three different architectures 
------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use work.conversions.all;

entity memory is
    generic(add_bits : integer := 12;
            data_bits : integer := 32);
    port(add_in : in std_ulogic_vector(add_bits-1 downto 0);
        data_in : in std_ulogic_vector(data_bits-1 downto 0);
        data_out : out std_ulogic_vector(data_bits-1 downto 0);
        cs, mwrite : in std_ulogic;
        do_init : in std_ulogic);
    subtype word is std_ulogic_vector(data_bits-1 downto 0);
    constant nwords : integer := 2 ** add_bits;
    type ram_type is array(0 to nwords-1) of word;
end;

architecture style_93 of memory is
        ------------------------------
        shared variable ram : ram_type;
        ------------------------------
begin
memory:
process (cs)
    variable address : natural;
    begin
        if rising_edge(cs) then
            address := sulv_to_natural(add_in);
            if (mwrite = '1') then
                 ram(address) := data_in;
            end if;
            data_out &lt;= ram(address);
        end if;
    end process memory;
-- illustrates a second process using the shared variable
initialize:
process (do_init)
    variable address : natural;
    begin
        if rising_edge(do_init) then
            for address in 0 to nwords-1 loop
                ram(address) := data_in;
            end loop;
        end if;
    end process initialize;
end architecture style_93;
architecture style_87 of memory is
begin
memory:
process (cs)
    -----------------------
    variable ram : ram_type;
    -----------------------
    variable address : natural;
    begin
        if rising_edge(cs) then
            address := sulv_to_natural(add_in);
            if (mwrite = '1') then
                 ram(address) := data_in;
            end if;
            data_out &lt;= ram(address);
        end if;
    end process;
end style_87;
architecture bad_style_87 of memory is
    ----------------------
    signal ram : ram_type;
    ----------------------
begin
memory:
process (cs)
    variable address : natural := 0;
    begin
        if rising_edge(cs) then
            address := sulv_to_natural(add_in);
            if (mwrite = '1') then
                ram(address) &lt;= data_in;
                data_out &lt;= data_in;
            else
                data_out &lt;= ram(address);
            end if;
        end if;
    end process;
end bad_style_87;
</code></pre><div class="fig fignone ExampleTitle" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__iddf04bcc9-5f86-4392-9656-048d608d573e"><span class="figcap"><span class="fig--title-label">Example 2. </span>Conversions Package </span><pre class="pre codeblock leveled"><code>library ieee;
use ieee.std_logic_1164.all;

package conversions is
    function sulv_to_natural(x : std_ulogic_vector) return
                natural;
    function natural_to_sulv(n, bits : natural) return
                std_ulogic_vector;
end conversions;

package body conversions is

    function sulv_to_natural(x : std_ulogic_vector) return
                natural is
        variable n : natural := 0;
        variable failure : boolean := false;
    begin
        assert (x'high - x'low + 1) &lt;= 31
            report "Range of sulv_to_natural argument exceeds
                natural range"
            severity error;
        for i in x'range loop
            n := n * 2;
            case x(i) is
                when '1' | 'H' =&gt; n := n + 1;
                when '0' | 'L' =&gt; null;
                when others    =&gt; failure := true;
            end case;
        end loop;

        assert not failure
            report "sulv_to_natural cannot convert indefinite
                std_ulogic_vector"
            severity error;

        if failure then
            return 0;
        else
            return n;
        end if;
    end sulv_to_natural;

    function natural_to_sulv(n, bits : natural) return
                std_ulogic_vector is
        variable x : std_ulogic_vector(bits-1 downto 0) :=
                (others =&gt; '0');
        variable tempn : natural := n;
    begin
        for i in x'reverse_range loop
            if (tempn mod 2) = 1 then
                x(i) := '1';
            end if;
            tempn := tempn / 2;
        end loop;
        return x;
    end natural_to_sulv;

end conversions;</code></pre></div>
<div class="fig fignone ExampleTitle" id="id1fa5e603-2f3e-4248-a7a7-198fee6de7af__idc239090f-441d-4fae-a05a-a7e9e038b629"><span class="figcap"><span class="fig--title-label">Example 3. </span>Memory Model Using VHDL02 Architecture</span><pre class="pre codeblock leveled"><code>-------------------------------------------------------------------------
-- Source:     sp_syn_ram_protected.vhd
-- Component:  VHDL synchronous, single-port RAM
-- Remarks:    Various VHDL examples: random access memory (RAM)
-------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY sp_syn_ram_protected IS
    GENERIC (
        data_width : positive := 8;
        addr_width : positive := 3
    );
    PORT (
        inclk    : IN  std_logic;
        outclk   : IN  std_logic;
        we       : IN  std_logic;
        addr     : IN  unsigned(addr_width-1 DOWNTO 0);
        data_in  : IN  std_logic_vector(data_width-1 DOWNTO 0);
        data_out : OUT std_logic_vector(data_width-1 DOWNTO 0)
    );

END sp_syn_ram_protected;


ARCHITECTURE intarch OF sp_syn_ram_protected IS

	TYPE mem_type IS PROTECTED
	  PROCEDURE write ( data : IN std_logic_vector(data_width-1 downto 0);
		                addr : IN unsigned(addr_width-1 DOWNTO 0));
	  IMPURE FUNCTION read  (  addr : IN unsigned(addr_width-1 DOWNTO 0)) RETURN
	    std_logic_vector;
    END PROTECTED mem_type;

	TYPE mem_type IS PROTECTED BODY
      TYPE mem_array IS ARRAY (0 TO 2**addr_width-1) OF
	                  std_logic_vector(data_width-1 DOWNTO 0);
	  VARIABLE mem : mem_array;

	  PROCEDURE write ( data : IN std_logic_vector(data_width-1 downto 0);
		                addr : IN unsigned(addr_width-1 DOWNTO 0)) IS
	  BEGIN
	     mem(to_integer(addr)) := data;
      END;

	  IMPURE FUNCTION read  ( addr : IN unsigned(addr_width-1 DOWNTO 0)) RETURN
	    std_logic_vector IS
      BEGIN
         return mem(to_integer(addr));
      END;

    END PROTECTED BODY mem_type;

    SHARED VARIABLE memory : mem_type;

BEGIN

    ASSERT data_width &lt;= 32
        REPORT "### Illegal data width detected"
        SEVERITY failure;

    control_proc : PROCESS (inclk, outclk)

    BEGIN
        IF (inclk'event AND inclk = '1') THEN
            IF (we = '1') THEN
                memory.write(data_in, addr);
            END IF;
        END IF;

        IF (outclk'event AND outclk = '1') THEN
            data_out &lt;= memory.read(addr);
        END IF;
    END PROCESS;

END intarch;

-------------------------------------------------------------------------
-- Source:    ram_tb.vhd
-- Component: VHDL test bench for RAM memory example
-- Remarks:   Simple VHDL example: random access memory (RAM)
-------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY ram_tb IS
END ram_tb;

ARCHITECTURE testbench OF ram_tb IS

    -------------------------------------------
    -- Component declaration single-port RAM
    -------------------------------------------
    COMPONENT sp_syn_ram_protected
        GENERIC (
            data_width : positive := 8;
            addr_width : positive := 3
        );
        PORT (
            inclk    : IN  std_logic;
            outclk   : IN  std_logic;
            we       : IN  std_logic;
            addr     : IN  unsigned(addr_width-1 DOWNTO 0);
            data_in  : IN  std_logic_vector(data_width-1 DOWNTO 0);
            data_out : OUT std_logic_vector(data_width-1 DOWNTO 0)
        );
    END COMPONENT;

    -------------------------------------------
    -- Intermediate signals and constants
    -------------------------------------------
    SIGNAL   addr     : unsigned(19 DOWNTO 0);
    SIGNAL   inaddr   : unsigned(3 DOWNTO 0);
    SIGNAL   outaddr  : unsigned(3 DOWNTO 0);
    SIGNAL   data_in  : unsigned(31 DOWNTO 0);
    SIGNAL   data_in1 : std_logic_vector(7 DOWNTO 0);
    SIGNAL   data_sp1 : std_logic_vector(7 DOWNTO 0);
    SIGNAL   we       : std_logic;
    SIGNAL   clk      : std_logic;
    CONSTANT clk_pd   : time := 100 ns;


BEGIN

    ---------------------------------------------------
    -- instantiations of single-port RAM architectures.
    -- All architectures behave equivalently, but they
    -- have different implementations.  The signal-based
    -- architecture (rtl) is not a recommended style.
    ---------------------------------------------------
    spram1 : entity work.sp_syn_ram_protected
        GENERIC MAP (
            data_width =&gt; 8,
            addr_width =&gt; 12)
        PORT MAP (
            inclk    =&gt; clk,
            outclk   =&gt; clk,
            we       =&gt; we,
            addr     =&gt; addr(11 downto 0),
            data_in  =&gt; data_in1,
            data_out =&gt; data_sp1);

    -------------------------------------------
    -- clock generator
    -------------------------------------------
    clock_driver : PROCESS
    BEGIN
        clk &lt;= '0';
        WAIT FOR clk_pd / 2;
        LOOP
            clk &lt;= '1', '0' AFTER clk_pd / 2;
            WAIT FOR clk_pd;
        END LOOP;
    END PROCESS;

    -------------------------------------------
    -- data-in process
    -------------------------------------------
    datain_drivers : PROCESS(data_in)
    BEGIN
        data_in1 &lt;= std_logic_vector(data_in(7 downto 0));
    END PROCESS;

    -------------------------------------------
    -- simulation control process
    -------------------------------------------
    ctrl_sim : PROCESS
    BEGIN
        FOR i IN 0 TO 1023 LOOP
            we       &lt;= '1';
            data_in  &lt;= to_unsigned(9000 + i, data_in'length);
            addr     &lt;= to_unsigned(i, addr'length);
            inaddr   &lt;= to_unsigned(i, inaddr'length);
            outaddr  &lt;= to_unsigned(i, outaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            data_in  &lt;= to_unsigned(7 + i, data_in'length);
            addr     &lt;= to_unsigned(1 + i, addr'length);
            inaddr   &lt;= to_unsigned(1 + i, inaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            data_in  &lt;= to_unsigned(3, data_in'length);
            addr     &lt;= to_unsigned(2 + i, addr'length);
            inaddr   &lt;= to_unsigned(2 + i, inaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            data_in  &lt;= to_unsigned(30330, data_in'length);
            addr     &lt;= to_unsigned(3 + i, addr'length);
            inaddr   &lt;= to_unsigned(3 + i, inaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            we       &lt;= '0';
            addr     &lt;= to_unsigned(i, addr'length);
            outaddr  &lt;= to_unsigned(i, outaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            addr     &lt;= to_unsigned(1 + i, addr'length);
            outaddr  &lt;= to_unsigned(1 + i, outaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            addr     &lt;= to_unsigned(2 + i, addr'length);
            outaddr  &lt;= to_unsigned(2 + i, outaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

            addr     &lt;= to_unsigned(3 + i, addr'length);
            outaddr  &lt;= to_unsigned(3 + i, outaddr'length);
            WAIT UNTIL clk'EVENT AND clk = '0';
            WAIT UNTIL clk'EVENT AND clk = '0';

        END LOOP;
        ASSERT false
            REPORT "### End of Simulation!"
            SEVERITY failure;
    END PROCESS;

END testbench;</code></pre></div>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_ModelingMemory_id75c9b513.html" title="Modeling memory presents some challenges which careful plannning can address.">Modeling Memory</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Examples of Different Memory Models"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_ExamplesDifferentMemoryModels_id1fa5e603.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>