<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4163{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4163{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4163{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4163{left:712px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.57px;}
#t5_4163{left:562px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.57px;}
#t6_4163{left:70px;bottom:978px;letter-spacing:0.16px;}
#t7_4163{left:151px;bottom:978px;letter-spacing:0.21px;}
#t8_4163{left:70px;bottom:955px;letter-spacing:-0.13px;}
#t9_4163{left:102px;bottom:961px;}
#ta_4163{left:117px;bottom:955px;letter-spacing:-0.25px;word-spacing:-0.4px;}
#tb_4163{left:235px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#tc_4163{left:296px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#td_4163{left:463px;bottom:961px;}
#te_4163{left:478px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_4163{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_4163{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_4163{left:378px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ti_4163{left:476px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_4163{left:787px;bottom:921px;letter-spacing:-0.14px;}
#tk_4163{left:70px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_4163{left:162px;bottom:904px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tm_4163{left:70px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tn_4163{left:70px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_4163{left:70px;bottom:854px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tp_4163{left:70px;bottom:837px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_4163{left:70px;bottom:814px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tr_4163{left:406px;bottom:821px;}
#ts_4163{left:421px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_4163{left:70px;bottom:797px;letter-spacing:-0.22px;}
#tu_4163{left:107px;bottom:804px;}
#tv_4163{left:121px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_4163{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tx_4163{left:70px;bottom:722px;letter-spacing:0.13px;}
#ty_4163{left:152px;bottom:722px;letter-spacing:0.14px;word-spacing:0.01px;}
#tz_4163{left:70px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t10_4163{left:70px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t11_4163{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t12_4163{left:70px;bottom:649px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t13_4163{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_4163{left:70px;bottom:609px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t15_4163{left:70px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_4163{left:70px;bottom:570px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t17_4163{left:70px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_4163{left:70px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t19_4163{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_4163{left:70px;bottom:503px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1b_4163{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_4163{left:70px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1d_4163{left:70px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1e_4163{left:70px;bottom:429px;letter-spacing:-0.14px;}
#t1f_4163{left:70px;bottom:379px;letter-spacing:-0.09px;}
#t1g_4163{left:156px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1h_4163{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1i_4163{left:70px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_4163{left:70px;bottom:314px;}
#t1k_4163{left:96px;bottom:317px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_4163{left:96px;bottom:292px;}
#t1m_4163{left:122px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_4163{left:122px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_4163{left:122px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1p_4163{left:122px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1q_4163{left:96px;bottom:218px;}
#t1r_4163{left:122px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1s_4163{left:122px;bottom:201px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1t_4163{left:122px;bottom:184px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1u_4163{left:96px;bottom:160px;}
#t1v_4163{left:122px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1w_4163{left:122px;bottom:143px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1x_4163{left:96px;bottom:118px;}
#t1y_4163{left:122px;bottom:118px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_4163{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4163{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4163{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4163{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4163{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4163{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4163{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_4163{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4163{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_4163{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4163" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4163" style="-webkit-user-select: none;"><object width="935" height="1210" data="4163/4163.svg" type="image/svg+xml" id="pdf4163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4163" class="t s1_4163">Vol. 3C </span><span id="t2_4163" class="t s1_4163">33-1 </span>
<span id="t3_4163" class="t s2_4163">INTEL® PROCESSOR TRACE </span>
<span id="t4_4163" class="t s3_4163">CHAPTER 33 </span>
<span id="t5_4163" class="t s3_4163">INTEL® PROCESSOR TRACE </span>
<span id="t6_4163" class="t s4_4163">33.1 </span><span id="t7_4163" class="t s4_4163">OVERVIEW </span>
<span id="t8_4163" class="t s5_4163">Intel </span>
<span id="t9_4163" class="t s6_4163">® </span>
<span id="ta_4163" class="t s5_4163">Processor Trace (</span><span id="tb_4163" class="t s7_4163">Intel PT</span><span id="tc_4163" class="t s5_4163">) is an extension of Intel </span>
<span id="td_4163" class="t s6_4163">® </span>
<span id="te_4163" class="t s5_4163">Architecture that captures information about software </span>
<span id="tf_4163" class="t s5_4163">execution using dedicated hardware facilities that cause only minimal performance perturbation to the software </span>
<span id="tg_4163" class="t s5_4163">being traced. This information is collected in </span><span id="th_4163" class="t s7_4163">data packets</span><span id="ti_4163" class="t s5_4163">. The initial implementations of Intel PT offer </span><span id="tj_4163" class="t s7_4163">control </span>
<span id="tk_4163" class="t s7_4163">flow tracing</span><span id="tl_4163" class="t s5_4163">, which generates a variety of packets to be processed by a software decoder. The packets include </span>
<span id="tm_4163" class="t s5_4163">timing, program flow information (e.g., branch targets, branch taken/not taken indications) and program-induced </span>
<span id="tn_4163" class="t s5_4163">mode related information (e.g., Intel TSX state transitions, CR3 changes). These packets may be buffered inter- </span>
<span id="to_4163" class="t s5_4163">nally before being sent to the memory subsystem or other output mechanism available in the platform. Debug soft- </span>
<span id="tp_4163" class="t s5_4163">ware can process the trace data and reconstruct the program flow. </span>
<span id="tq_4163" class="t s5_4163">Intel Processor Trace was first introduced in Intel </span>
<span id="tr_4163" class="t s6_4163">® </span>
<span id="ts_4163" class="t s5_4163">processors based on Broadwell microarchitecture and Intel </span>
<span id="tt_4163" class="t s5_4163">Atom </span>
<span id="tu_4163" class="t s6_4163">® </span>
<span id="tv_4163" class="t s5_4163">processors based on Goldmont microarchitecture. Later generations include additional trace sources, </span>
<span id="tw_4163" class="t s5_4163">including software trace instrumentation using PTWRITE, and Power Event tracing. </span>
<span id="tx_4163" class="t s8_4163">33.1.1 </span><span id="ty_4163" class="t s8_4163">Features and Capabilities </span>
<span id="tz_4163" class="t s5_4163">Intel PT’s control flow trace generates a variety of packets that, when combined with the binaries of a program by </span>
<span id="t10_4163" class="t s5_4163">a post-processing tool, can be used to produce an exact execution trace. The packets record flow information such </span>
<span id="t11_4163" class="t s5_4163">as instruction pointers (IP), indirect branch targets, and directions of conditional branches within contiguous code </span>
<span id="t12_4163" class="t s5_4163">regions (basic blocks). </span>
<span id="t13_4163" class="t s5_4163">Intel PT can also be configured to log software-generated packets using PTWRITE, and packets describing </span>
<span id="t14_4163" class="t s5_4163">processor power management events. Further, Precise Event-Based Sampling (PEBS) can be configured to log </span>
<span id="t15_4163" class="t s5_4163">PEBS records in the Intel PT trace; see Section 20.5.5.2. </span>
<span id="t16_4163" class="t s5_4163">In addition, the packets record other contextual, timing, and bookkeeping information that enables both functional </span>
<span id="t17_4163" class="t s5_4163">and performance debugging of applications. Intel PT has several control and filtering capabilities available to </span>
<span id="t18_4163" class="t s5_4163">customize the tracing information collected and to append other processor state and timing information to enable </span>
<span id="t19_4163" class="t s5_4163">debugging. For example, there are modes that allow packets to be filtered based on the current privilege level </span>
<span id="t1a_4163" class="t s5_4163">(CPL) or the value of CR3. </span>
<span id="t1b_4163" class="t s5_4163">Configuration of the packet generation and filtering capabilities are programmed via a set of MSRs. The MSRs </span>
<span id="t1c_4163" class="t s5_4163">generally follow the naming convention of IA32_RTIT_*. The capability provided by these configuration MSRs are </span>
<span id="t1d_4163" class="t s5_4163">enumerated by CPUID, see Section 33.3. Details of the MSRs for configuring Intel PT are described in Section </span>
<span id="t1e_4163" class="t s5_4163">33.2.8. </span>
<span id="t1f_4163" class="t s9_4163">33.1.1.1 </span><span id="t1g_4163" class="t s9_4163">Packet Summary </span>
<span id="t1h_4163" class="t s5_4163">After a tracing tool has enabled and configured the appropriate MSRs, the processor will collect and generate trace </span>
<span id="t1i_4163" class="t s5_4163">information in the following categories of packets (for more details on the packets, see Section 33.4): </span>
<span id="t1j_4163" class="t sa_4163">• </span><span id="t1k_4163" class="t s5_4163">Packets about basic information on program execution; these include: </span>
<span id="t1l_4163" class="t s5_4163">— </span><span id="t1m_4163" class="t s5_4163">Packet Stream Boundary (PSB) packets: PSB packets act as ‘heartbeats’ that are generated at regular </span>
<span id="t1n_4163" class="t s5_4163">intervals (e.g., every 4K trace packet bytes). These packets allow the packet decoder to find the packet </span>
<span id="t1o_4163" class="t s5_4163">boundaries within the output data stream; a PSB packet should be the first packet that a decoder looks for </span>
<span id="t1p_4163" class="t s5_4163">when beginning to decode a trace. </span>
<span id="t1q_4163" class="t s5_4163">— </span><span id="t1r_4163" class="t s5_4163">Paging Information Packet (PIP): PIPs record modifications made to the CR3 register. This information, </span>
<span id="t1s_4163" class="t s5_4163">along with information from the operating system on the CR3 value of each process, allows the debugger </span>
<span id="t1t_4163" class="t s5_4163">to attribute linear addresses to their correct application source. </span>
<span id="t1u_4163" class="t s5_4163">— </span><span id="t1v_4163" class="t s5_4163">Time-Stamp Counter (TSC) packets: TSC packets aid in tracking wall-clock time, and contain some portion </span>
<span id="t1w_4163" class="t s5_4163">of the software-visible time-stamp counter. </span>
<span id="t1x_4163" class="t s5_4163">— </span><span id="t1y_4163" class="t s5_4163">Core Bus Ratio (CBR) packets: CBR packets contain the core:bus clock ratio. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
