INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'menuw' on host 'ransara-laptop' (Windows NT_amd64 version 6.2) on Wed Jun 23 18:29:20 +0530 2021
INFO: [HLS 200-10] In directory 'C:/Users/menuw/Documents/research/SHA256/hls'
Sourcing Tcl script 'C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project sha256 
INFO: [HLS 200-10] Opening project 'C:/Users/menuw/Documents/research/SHA256/hls/sha256'.
INFO: [HLS 200-1510] Running: set_top sha256 
INFO: [HLS 200-1510] Running: add_files sha256.h 
INFO: [HLS 200-10] Adding design file 'sha256.h' to the project
INFO: [HLS 200-1510] Running: add_files sha256.cpp 
INFO: [HLS 200-10] Adding design file 'sha256.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb shatest.cpp -cflags -DHW_COSIM -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'shatest.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution optimize_5 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/menuw/Documents/research/SHA256/hls/sha256/optimize_5'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/convert_to_words 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/create_schedule 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/compression 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 sha256/convert_endianess 
INFO: [HLS 200-1510] Running: set_directive_top -name sha256 sha256 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -factor 8 -dim 1 sha256 m 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 191.713 MB.
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_partition' is ignored: sha256.cpp:26:56
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 192.649 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.067 seconds; current allocated memory: 195.014 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 195.014 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 196.405 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 195.583 MB.
WARNING: [HLS 200-914] Completely partitioning array 'm' (sha256.cpp:25) accessed through non-constant indices on dimension 1 (sha256.cpp:45:167), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'm' (sha256.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256' (sha256.cpp:13)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 218.792 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 214.874 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convert_to_words'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'convert_to_words'
INFO: [SCHED 204-61] Pipelining loop 'create_schedule'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'create_schedule'
INFO: [SCHED 204-61] Pipelining loop 'compression'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'compression'
INFO: [SCHED 204-61] Pipelining loop 'convert_endianess'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'convert_endianess'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 216.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 218.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/stateREG' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/hash' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 221.226 MB.
INFO: [RTMG 210-279] Implementing memory 'sha256_k_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.163 seconds; current allocated memory: 234.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 298.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.324 seconds; current allocated memory: 234.346 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.742 seconds; peak allocated memory: 234.164 MB.
