![Digital](https://user-images.githubusercontent.com/36522521/170368617-0dbd5915-e628-4569-b0a4-60fae7a3fdf5.jpg)

Repository of Digital Systems Project at University, this course use SystemVerilog (a hardware description language-HDL) to create hardware projects.


