INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ADD_SUBB_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUBB_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Adder_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Enabler.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Enabler
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/FunctionSelect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionSelect
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/FunctionUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/MUX2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/MUX2x1x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2x1x8
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/MUX4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX4x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/NegZero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NegZero
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/decoder2x4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder2x4
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/decoder4x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder4x16
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/enabler8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity enabler8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/logic_unit8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
ERROR: [VRFC 10-91] s is not declared [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:8]
INFO: [VRFC 10-240] VHDL file /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
ERROR: [VRFC 10-91] s is not declared [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:8]
INFO: [VRFC 10-240] VHDL file /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
ERROR: [VRFC 10-91] s is not declared [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:46]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd:8]
INFO: [VRFC 10-240] VHDL file /zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/4a/d/162008/project1/PWA/xillinxProjects/RF/test.srcs/sim_1/new/full_adder_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_adder_tb
