Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top_ml410.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_ml410.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_ml410"
Output Format                      : NGC
Target Device                      : xc4vfx60-11-ff1152

---- Source Options
Top Module Name                    : top_ml410
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_pack.vhd" in Library work.
Package <mlite_pack> compiled.
Package body <mlite_pack> compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd" in Library work.
Entity <cache_ram> compiled.
Entity <cache_ram> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd" in Library work.
Entity <pc_next> compiled.
Entity <pc_next> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd" in Library work.
Entity <mem_ctrl> compiled.
Entity <mem_ctrl> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd" in Library work.
Entity <reg_bank> compiled.
Entity <reg_bank> (Architecture <ram_block>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd" in Library work.
Entity <bus_mux> compiled.
Entity <bus_mux> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd" in Library work.
Entity <shifter> compiled.
Entity <shifter> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd" in Library work.
Entity <mult> compiled.
Entity <mult> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd" in Library work.
Entity <pipeline> compiled.
Entity <pipeline> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd" in Library work.
Entity <ddr_init> compiled.
Entity <ddr_init> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd" in Library work.
Entity <ddr_ctrl> compiled.
Entity <ddr_ctrl> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd" in Library work.
Entity <mlite_cpu> compiled.
Entity <mlite_cpu> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd" in Library work.
Entity <cache> compiled.
Entity <cache> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd" in Library work.
Entity <boot_ram> compiled.
Entity <boot_ram> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd" in Library work.
Entity <clk_gen> compiled.
Entity <clk_gen> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd" in Library work.
Entity <plasma> compiled.
Entity <plasma> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd" in Library work.
Entity <ddr_ctrl_top> compiled.
Entity <ddr_ctrl_top> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd" in Library work.
Entity <plasma_top> compiled.
Entity <plasma_top> (Architecture <logic>) compiled.
Compiling vhdl file "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd" in Library work.
Entity <top_ml410> compiled.
Entity <top_ml410> (Architecture <logic>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_ml410> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <plasma_top> in library <work> (architecture <logic>) with generics.
	log_file = "UNUSED"
	use_cache = '1'

Analyzing hierarchy for entity <clk_gen> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <plasma> in library <work> (architecture <logic>) with generics.
	log_file = "UNUSED"
	use_cache = '1'

Analyzing hierarchy for entity <ddr_ctrl_top> in library <work> (architecture <logic>) with generics.
	DDR_DLL = "DISABLE"

Analyzing hierarchy for entity <mlite_cpu> in library <work> (architecture <logic>) with generics.
	alu_type = "DEFAULT"
	mult_type = "DEFAULT"
	shifter_type = "DEFAULT"

Analyzing hierarchy for entity <cache> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <boot_ram> in library <work> (architecture <logic>) with generics.
	block_count = 1
	memory_type = "DEFAULT"

Analyzing hierarchy for entity <uart> in library <work> (architecture <logic>) with generics.
	log_file = "UNUSED"

Analyzing hierarchy for entity <ddr_init> in library <work> (architecture <logic>) with generics.
	DDR_DLL = "DISABLE"

Analyzing hierarchy for entity <ddr_ctrl> in library <work> (architecture <logic>) with generics.
	DDR_DLL = "DISABLE"
	memory_size = 32

Analyzing hierarchy for entity <pc_next> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <mem_ctrl> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <control> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <reg_bank> in library <work> (architecture <ram_block>).

Analyzing hierarchy for entity <bus_mux> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <logic>) with generics.
	alu_type = "DEFAULT"

Analyzing hierarchy for entity <shifter> in library <work> (architecture <logic>) with generics.
	shifter_type = "DEFAULT"

Analyzing hierarchy for entity <mult> in library <work> (architecture <logic>) with generics.
	mult_type = "DEFAULT"

Analyzing hierarchy for entity <pipeline> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <cache_ram> in library <work> (architecture <logic>) with generics.
	block_count = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_ml410> in library <work> (Architecture <logic>).
Entity <top_ml410> analyzed. Unit <top_ml410> generated.

Analyzing generic Entity <plasma_top> in library <work> (Architecture <logic>).
	log_file = "UNUSED"
	use_cache = '1'
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SYS_CLK_INST> in unit <plasma_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SYS_CLK_INST> in unit <plasma_top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SYS_CLK_INST> in unit <plasma_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <SYS_CLK_INST> in unit <plasma_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SYS_CLK_INST> in unit <plasma_top>.
Entity <plasma_top> analyzed. Unit <plasma_top> generated.

Analyzing Entity <clk_gen> in library <work> (Architecture <logic>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLKFX_DIVIDE =  24" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  19" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_BASE0> in unit <clk_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_BASE0> in unit <clk_gen>.
Entity <clk_gen> analyzed. Unit <clk_gen> generated.

Analyzing generic Entity <plasma> in library <work> (Architecture <logic>).
	log_file = "UNUSED"
	use_cache = '1'
Entity <plasma> analyzed. Unit <plasma> generated.

Analyzing generic Entity <mlite_cpu> in library <work> (Architecture <logic>).
	alu_type = "DEFAULT"
	mult_type = "DEFAULT"
	shifter_type = "DEFAULT"
Entity <mlite_cpu> analyzed. Unit <mlite_cpu> generated.

Analyzing Entity <pc_next> in library <work> (Architecture <logic>).
Entity <pc_next> analyzed. Unit <pc_next> generated.

Analyzing Entity <mem_ctrl> in library <work> (Architecture <logic>).
Entity <mem_ctrl> analyzed. Unit <mem_ctrl> generated.

Analyzing Entity <control> in library <work> (Architecture <logic>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <reg_bank> in library <work> (Architecture <ram_block>).
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[8].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[8].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[8].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[8].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[9].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[9].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[9].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[9].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[10].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[10].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[10].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[10].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[11].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[11].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[11].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[11].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[12].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[12].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[12].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[12].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[13].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[13].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[13].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[13].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[14].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[14].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[14].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[14].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[15].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[15].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[15].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[15].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[16].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[16].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[16].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[16].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[17].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[17].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[17].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[17].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[18].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[18].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[18].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[18].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[19].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[19].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[19].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[19].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[20].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[20].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[20].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[20].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[21].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[21].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[21].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[21].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[22].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[22].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[22].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[22].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[23].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[23].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[23].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[23].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[24].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[24].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[24].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[24].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[25].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[25].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[25].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[25].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[26].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[26].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[26].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[26].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[27].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[27].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[27].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[27].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[28].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[28].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[28].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[28].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[29].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[29].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[29].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[29].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[30].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[30].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[30].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[30].reg_bit2b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[31].reg_bit1a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[31].reg_bit1b> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[31].reg_bit2a> in unit <reg_bank>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[31].reg_bit2b> in unit <reg_bank>.
Entity <reg_bank> analyzed. Unit <reg_bank> generated.

Analyzing Entity <bus_mux> in library <work> (Architecture <logic>).
INFO:Xst:1561 - "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd" line 82: Mux is complete : default of case is discarded
Entity <bus_mux> analyzed. Unit <bus_mux> generated.

Analyzing generic Entity <alu> in library <work> (Architecture <logic>).
	alu_type = "DEFAULT"
Entity <alu> analyzed. Unit <alu> generated.

Analyzing generic Entity <shifter> in library <work> (Architecture <logic>).
	shifter_type = "DEFAULT"
Entity <shifter> analyzed. Unit <shifter> generated.

Analyzing generic Entity <mult> in library <work> (Architecture <logic>).
	mult_type = "DEFAULT"
Entity <mult> analyzed. Unit <mult> generated.

Analyzing Entity <pipeline> in library <work> (Architecture <logic>).
Entity <pipeline> analyzed. Unit <pipeline> generated.

Analyzing Entity <cache> in library <work> (Architecture <logic>).
INFO:Xst:1561 - "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd" line 92: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  000000FFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_00 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_01 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_03 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_04 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_05 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_06 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INITP_07 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_00 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_01 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_02 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_03 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_04 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_05 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_06 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_07 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_08 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_09 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0B =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_0F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_10 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_11 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_12 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_13 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_14 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_15 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_16 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_17 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_18 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_19 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1B =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_1F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_20 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_21 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_22 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_23 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_24 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_25 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_26 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_27 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_28 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_29 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2B =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_2F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_30 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_31 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_32 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_33 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_34 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_35 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_36 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_37 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_38 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_39 =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3A =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3B =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3C =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3D =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3E =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "INIT_3F =  FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF" for instance <cache_tag> in unit <cache>.
    Set user-defined property "SRVAL =  000000000" for instance <cache_tag> in unit <cache>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <cache_tag> in unit <cache>.
Entity <cache> analyzed. Unit <cache> generated.

Analyzing generic Entity <cache_ram> in library <work> (Architecture <logic>).
	block_count = 1
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_00 =  000000000000000000000000000000000000000000000000000000000C080400" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte3> in unit <cache_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_00 =  000000000000000000000000000000000000000000000000000000000D090501" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte2> in unit <cache_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_00 =  000000000000000000000000000000000000000000000000000000000E0A0602" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte1> in unit <cache_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_00 =  000000000000000000000000000000000000000000000000000000000F0B0703" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte0> in unit <cache_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte0> in unit <cache_ram>.
Entity <cache_ram> analyzed. Unit <cache_ram> generated.

Analyzing generic Entity <boot_ram> in library <work> (Architecture <logic>).
	block_count = 1
	memory_type = "DEFAULT"
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_00 =  AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF2308000C241400AC273C243C243C273C" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_01 =  8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F230C008C8C3CAF00AF00AF2340AFAF" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_02 =  ACAC0003373CAC038CAC8CAC8CAC8C243C000040034040033423038F038F8F8F" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_03 =  00AC0300000034038C8C8C8C8C8C8C8C8C8C8C8C3403ACACACACACACACACACAC" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_04 =  243C240CAF3C00AF2724033C2408A0100024241000283024A03C243C00000003" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_05 =  AFAFAF3C2727038F8F02240C3C240C3C2408A01000242410002830022400A03C" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_06 =  243C3C3C240C3C2412028C000200240002242400243C00240C3C1424A034AFAF" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_07 =  1200242410002832A2260C243C260C3C2408A0100024241000283202A2260C26" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_08 =  AFAFAFAFAFAFAF272708248F8F8F8F8F3C00140008240C3C240C240C3C2608A2" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_09 =  0C24240C240C0012001424142C2424142C2400142E24100010000C2424240000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0A =  AFAFAFAFAF3CAF2727038F8F8F8F8F8F028F240C240C00142A2602000C000826" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0B =  2727038F8F8F8F8F8F8FAE16260C000800160014260C00A0028E3C3C003600AF" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0C =  0C3C000C3C0C3C08000C3C0C00080014AE10000C020C24243C26AFAFAFAF3CAF" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0D =  31008CAC001131008C001424083C24343C0003AC3C001030008C343C00000800" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0E =  001131008C2408001131008C00112C3000243C24343C00030014008024AC0011" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_0F =  8C3C001030008C343C30038C343C0003AC3C241030008C343C00030014AC2424" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_10 =  452E2E206B430A736461694A24038C3C0014AC00248C3C0824243C3C00000003" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_11 =  000000000000000000006569612020740A004F3A63453A52006F202063746152" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte3> in unit <boot_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_00 =  B8AFAEADACABAAA9A8A7A6A5A4A3A2A1BD000000A560A4A0BD1D8404A5059C1C" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_01 =  B9B8AFAEADACABAAA9A8A7A6A5A4A3A2A1A50086C6C406BB00BB00BA5A1ABFB9" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_02 =  919000405A1A06E0A606A606A606A6A505000084E0029B401BBD60BB60BBBABF" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_03 =  00C4E0000085A2E09F9D9C9E979695949392919002E09F9D9C9E979695949392" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_04 =  63038400BF0480B0BD42E00263006562C50606E004A7856340034202000000E0" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_05 =  B2B3BF02BDBD20B0BF0084000484000442004446A40505E00387640042606002" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_06 =  84100413840004423245D105470745444547520203040084000443424243B0B1" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_07 =  1362030380124442203100840424001142004353830404A01165230060100073" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_08 =  B2BFB0B1B3B4B5BDBD0084B0B1B2B3BF04024320008400040400840004100002" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_09 =  0004040004002000405352606343526063434060435254205520001314150000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0A =  BFB0B2B3B514B4BDBDE0B0B1B2B3B4B520BF0400040020400210511100110010" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0B =  BDBDE0B0B1B2B3B4B5BF4213100020002034204031000043B0431312009480B1" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0C =  0004200004000400200004002000205042512000600010111273BFB0B1B213B3" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0D =  0820A86620000820A8204706000307A50500E044022060632043420220200020" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0E =  20000820C8630020000820C82000686344070502C60620E02040208284622000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_0F =  42022060632043420242E042420220E043020360632043420220E04447A34263" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_10 =  522E2E446968007364746E7542E042022044A0A34245030084420402202020E0" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_11 =  020000401200400000000A6D7262666957004B207478206500726D4465206E3A" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte2> in unit <boot_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_00 =  00000000000000000000000000000000FF00000100FF18000B000B0009008800" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_01 =  000000000000000000000000000000000000012000002000D800D800FF700000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_02 =  0000000000100000000000000000000100000060006060000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_03 =  0000002010000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_04 =  0900080100008000FF090000FF00000028000000210000090000090000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_05 =  00000010FF00000000C8080100090100FF000000200000001900001809300000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_06 =  08000000080100000090002A903C00309000002E001010080100FF0000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_07 =  00100000009100000009010800090100FF000000180000008900001000090109" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_08 =  00000000000000FF0001080000000000002EFF08010801000001090100FF0000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_09 =  01000001000108009000FF0000FFFF0000FF200000FF00080008010000008880" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0A =  00000000000000FF000000000000000010000001000108FF00008889018901FF" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0B =  FF00000000000000000009FF0001080108FF080000018800100900008086A800" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0C =  001008001001100108001001080108FF09000801200100000008000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0D =  0008000008FF00080008000001200000201000002008FF000800002008080108" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0E =  08FF000800000108FF0008000800000018FF20000020080008FF0800000008FF" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_0F =  002008FF000800002000000000200800002000FF0008000020080018FF00FF00" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_10 =  522E2E446E6500207220676D0000001008FF0028000010020908000008080800" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_11 =  10000000101400000000006179696F6E61002100657000610079654473616E20" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte1> in unit <boot_ram>.
    Set user-defined property "INIT =  000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_00 =  4C4844403C3834302C2824201C181410980E007F04FD2A00080020000000F001" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_01 =  504C4844403C3834302C2824201C18141000E72410200060125C1058FC005450" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_02 =  040000083C0048080C440840043C0068000000000800000801681360115C5854" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_03 =  0C000810121900082C2824201C1814100C08040000082C2824201C1814100C08" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_04 =  100050AF14002110E8100800FF89000321303702020A0F170800100000000008" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_05 =  1C202450D8180810142164AF0010AF00FFA5000321303702020A0F2117210800" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_06 =  A00000007CAF000435210000210002212101030078502168AF00FD0100781418" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_07 =  0321303702020A0F0810AFA80010AF00FFE5000321303702020A0F210817AF10" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_08 =  1C2C1418202428D028AFB414181C20240000BF250B64AF00FEA410AF00FFF800" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_09 =  A40820A408A42508210CA90E1A9FC9121ABF21160AD020252225F7080D0A2121" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0A =  2C141C20280124D0300814181C202428212C0AA40DA425DC10012100A40247FF" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0B =  D8300814181C2024282C00F101F7257625FB250501F221002100200021A02118" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0C =  970825BB0058009F25BB0058259A25F9000525F721AFFF3C00BC2414181C0020" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0D =  0225000025FC02250025070DC4000A20002108000025FC022500200025258A25" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0E =  25FC02250030E125FC02250025080A0F06FC001C2000250825EE2500010025FC" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_0F =  000025FC012500200001080020002508000049FC0225002000250806EC00FC57" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_10 =  4F002E5267630000656120708408000025FB00210400000E00E0000025252508" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_11 =  001010200000207000000067206E726769000A006465006400216D5273636F43" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "SRVAL =  000000000" for instance <block0.ram_byte0> in unit <boot_ram>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <block0.ram_byte0> in unit <boot_ram>.
Entity <boot_ram> analyzed. Unit <boot_ram> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <logic>).
	log_file = "UNUSED"
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <ddr_ctrl_top> in library <work> (Architecture <logic>).
	DDR_DLL = "DISABLE"
Entity <ddr_ctrl_top> analyzed. Unit <ddr_ctrl_top> generated.

Analyzing generic Entity <ddr_init> in library <work> (Architecture <logic>).
	DDR_DLL = "DISABLE"
Entity <ddr_init> analyzed. Unit <ddr_init> generated.

Analyzing generic Entity <ddr_ctrl> in library <work> (Architecture <logic>).
	DDR_DLL = "DISABLE"
	memory_size = 32
WARNING:Xst:795 - "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd" line 328: Size of operands are different : result is <false>.
Entity <ddr_ctrl> analyzed. Unit <ddr_ctrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd".
    Found 4-bit down counter for signal <bits_read_reg>.
    Found 4-bit down counter for signal <bits_write_reg>.
    Found 8-bit register for signal <data_read_reg>.
    Found 18-bit register for signal <data_save_reg>.
    Found 9-bit register for signal <data_write_reg>.
    Found 10-bit down counter for signal <delay_read_reg>.
    Found 10-bit register for signal <delay_write_reg>.
    Found 10-bit adder for signal <delay_write_reg$addsub0000> created at line 93.
    Found 7-bit updown counter for signal <read_value_reg>.
    Summary:
	inferred   4 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <pc_next>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd".
    Found 1-bit xor2 for signal <pc_inc$xor0000> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0001> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0002> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0003> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0004> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0005> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0006> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0007> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0008> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0009> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0010> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0011> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0012> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0013> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0014> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0015> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0016> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0017> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0018> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0019> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0020> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0021> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0022> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0023> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0024> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0025> created at line 507.
    Found 1-bit xor2 for signal <pc_inc$xor0026> created at line 507.
    Found 30-bit register for signal <pc_reg>.
    Found 1-bit xor2 for signal <result_12$xor0000> created at line 507.
    Found 1-bit xor2 for signal <result_22$xor0000> created at line 507.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <pc_next> synthesized.


Synthesizing Unit <mem_ctrl>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd".
    Found 30-bit register for signal <address_reg>.
    Found 4-bit register for signal <byte_we_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <data_read_var_7$mux0000> created at line 92.
    Found 1-bit register for signal <mem_state_reg>.
    Found 32-bit register for signal <next_opcode_reg>.
    Found 32-bit register for signal <opcode_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <opcode_reg$mux0000>.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <mem_ctrl> synthesized.


Synthesizing Unit <control>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd".
    Found 16x4-bit ROM for signal <mem_source_out$mux0000>.
    Found 32x2-bit ROM for signal <b_source_out$mux0000>.
    Summary:
	inferred   2 ROM(s).
Unit <control> synthesized.


Synthesizing Unit <bus_mux>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <b_out>.
    Found 1-bit 8-to-1 multiplexer for signal <take_branch>.
    Found 32-bit 4-to-1 multiplexer for signal <a_out>.
    Found 32-bit comparator equal for signal <is_equal$cmp_eq0000> created at line 111.
    Summary:
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <bus_mux> synthesized.


Synthesizing Unit <alu>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd".
    Found 32-bit xor2 for signal <c_alu$xor0000> created at line 36.
    Found 1-bit xor2 for signal <less_than$xor0000> created at line 32.
    Found 1-bit xor3 for signal <result_11$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_14$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_17$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_2$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_20$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_23$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_26$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_29$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_5$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result_8$xor0000> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0000> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0001> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0002> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0003> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0004> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0005> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0006> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0007> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0008> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0009> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0010> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0011> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0012> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0013> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0014> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0015> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0016> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0017> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0018> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0019> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0020> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0021> created at line 476.
    Found 1-bit xor2 for signal <sum$xor0022>.
    Summary:
	inferred  32 Xor(s).
Unit <alu> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <c_shift>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <shifter> synthesized.


Synthesizing Unit <mult>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd".
    Found 1-bit xor2 for signal <a_neg$xor0000> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0001> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0002> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0003> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0004> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0005> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0006> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0007> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0008> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0009> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0010> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0011> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0012> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0013> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0014> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0015> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0016> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0017> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0018> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0019> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0020> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0021> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0022> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0023> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0024> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0025> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0026> created at line 493.
    Found 1-bit xor2 for signal <a_neg$xor0027> created at line 493.
    Found 32-bit register for signal <aa_reg>.
    Found 1-bit xor2 for signal <b_neg$xor0000> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0001> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0002> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0003> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0004> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0005> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0006> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0007> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0008> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0009> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0010> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0011> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0012> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0013> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0014> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0015> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0016> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0017> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0018> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0019> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0020> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0021> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0022> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0023> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0024> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0025> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0026> created at line 493.
    Found 1-bit xor2 for signal <b_neg$xor0027> created at line 493.
    Found 32-bit register for signal <bb_reg>.
    Found 1-bit xor2 for signal <c_mult$xor0000> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0001> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0002> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0003> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0004> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0005> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0006> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0007> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0008> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0009> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0010> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0011> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0012> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0013> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0014> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0015> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0016> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0017> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0018> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0019> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0020> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0021> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0022> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0023> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0024> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0025> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0026> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0027> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0028> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0029> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0030> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0031> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0032> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0033> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0034> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0035> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0036> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0037> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0038> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0039> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0040> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0041> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0042> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0043> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0044> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0045> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0046> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0047> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0048> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0049> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0050> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0051> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0052> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0053> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0054> created at line 493.
    Found 1-bit xor2 for signal <c_mult$xor0055> created at line 493.
    Found 6-bit register for signal <count_reg>.
    Found 6-bit subtractor for signal <count_reg$addsub0000> created at line 200.
    Found 32-bit register for signal <lower_reg>.
    Found 1-bit register for signal <mode_reg>.
    Found 1-bit register for signal <negate_reg>.
    Found 1-bit xor2 for signal <result0_10$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result0_20$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result0_30$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result1_10$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result1_20$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result1_30$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result2_10$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result2_20$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result2_30$xor0000> created at line 493.
    Found 1-bit xor3 for signal <result3_11$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_14$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_17$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_2$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_20$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_23$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_26$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_29$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_5$xor0000> created at line 476.
    Found 1-bit xor3 for signal <result3_8$xor0000> created at line 476.
    Found 1-bit xor2 for signal <result_10$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result_20$xor0000> created at line 493.
    Found 1-bit xor2 for signal <result_30$xor0000> created at line 493.
    Found 1-bit register for signal <sign2_reg>.
    Found 1-bit register for signal <sign_reg>.
    Found 1-bit xor2 for signal <sign_reg$xor0000> created at line 132.
    Found 1-bit xor3 for signal <sum$xor0000> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0001> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0002> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0003> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0004> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0005> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0006> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0007> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0008> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0009> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0010> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0011> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0012> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0013> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0014> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0015> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0016> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0017> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0018> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0019> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0020> created at line 476.
    Found 1-bit xor3 for signal <sum$xor0021> created at line 476.
    Found 1-bit xor2 for signal <sum$xor0022>.
    Found 32-bit register for signal <upper_reg>.
    Found 1-bit xor2 for signal <upper_reg$xor0000> created at line 170.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Xor(s).
Unit <mult> synthesized.


Synthesizing Unit <pipeline>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd".
    Found 2-bit register for signal <shift_funcD>.
    Found 32-bit register for signal <a_busD>.
    Found 4-bit register for signal <alu_funcD>.
    Found 32-bit register for signal <b_busD>.
    Found 4-bit register for signal <mult_funcD>.
    Found 6-bit comparator not equal for signal <a_busD$cmp_ne0000> created at line 108.
    Found 6-bit comparator not equal for signal <b_busD$cmp_ne0000> created at line 115.
    Found 3-bit register for signal <c_source_reg>.
    Found 1-bit register for signal <pause_enable_reg>.
    Found 6-bit register for signal <rd_index_reg>.
    Found 32-bit register for signal <reg_dest_reg>.
    Summary:
	inferred 116 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pipeline> synthesized.


Synthesizing Unit <ddr_init>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd".
    Using one-hot encoding for signal <init_step>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_step> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_step> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_step> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_step> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_step> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_step> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_step> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_step> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_step> of Case statement line 64 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_step> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 8-bit comparator equal for signal <cnt_done$cmp_eq0000> created at line 182.
    Found 12-bit register for signal <init_step>.
    Found 8-bit register for signal <wait_cnt>.
    Found 8-bit adder for signal <wait_cnt$addsub0000> created at line 173.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ddr_init> synthesized.


Synthesizing Unit <ddr_ctrl>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd".
WARNING:Xst:647 - Input <address<26:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state_prev>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset_in                  (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit tristate buffer for signal <SD_DQ>.
    Found 1-bit tristate buffer for signal <SD_UDQS>.
    Found 1-bit tristate buffer for signal <SD_LDM>.
    Found 1-bit tristate buffer for signal <SD_LDQS>.
    Found 1-bit tristate buffer for signal <SD_UDM>.
    Found 52-bit register for signal <address_row>.
    Found 13-bit 4-to-1 multiplexer for signal <address_row$mux0000> created at line 205.
    Found 4-bit register for signal <bank_open>.
    Found 1-bit 4-to-1 multiplexer for signal <bank_open$mux0000> created at line 203.
    Found 6-bit register for signal <byte_we_reg2>.
    Found 1-bit register for signal <cke_reg>.
    Found 1-bit register for signal <clk_p>.
    Found 3-bit up counter for signal <cycle_count>.
    Found 3-bit register for signal <cycle_count2>.
    Found 32-bit register for signal <data_read>.
    Found 48-bit register for signal <data_write2>.
    Found 8-bit up counter for signal <refresh_cnt>.
    Found 13-bit comparator not equal for signal <state_prev$cmp_ne0001> created at line 205.
    Found 1-bit register for signal <write_active>.
    Found 1-bit register for signal <write_prev>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 149 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred  20 Tristate(s).
Unit <ddr_ctrl> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd".
    Found 1-bit register for signal <clk_bufg_in>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <ddr_ctrl_top>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd".
WARNING:Xst:646 - Signal <address_ddr<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ddr_ctrl_top> synthesized.


Synthesizing Unit <boot_ram>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd".
WARNING:Xst:647 - Input <address<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <block_enable<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <block_do<7:1>> is used but never assigned. Tied to default value.
    Found 32-bit 8-to-1 multiplexer for signal <data_read>.
    Found 3-bit register for signal <block_sel_buf>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <boot_ram> synthesized.


Synthesizing Unit <reg_bank>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd".
WARNING:Xst:646 - Signal <no_connect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <intr_enable_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg_bank> synthesized.


Synthesizing Unit <cache_ram>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd".
WARNING:Xst:647 - Input <address<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <block_enable<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <block_do<7:1>> is used but never assigned. Tied to default value.
    Found 32-bit 8-to-1 multiplexer for signal <data_read>.
    Found 3-bit register for signal <block_sel_buf>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <cache_ram> synthesized.


Synthesizing Unit <mlite_cpu>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd".
    Found 1-bit register for signal <intr_signal>.
    Found 4-bit up counter for signal <reset_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <mlite_cpu> synthesized.


Synthesizing Unit <cache>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd".
WARNING:Xst:647 - Input <cpu_address<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_next<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <state_reg>.
    Found 9-bit comparator not equal for signal <cache_miss$cmp_ne0000> created at line 71.
    Found 9-bit register for signal <cache_tag_reg>.
    Found 4-bit register for signal <state_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cache> synthesized.


Synthesizing Unit <plasma>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd".
WARNING:Xst:646 - Signal <cpu_address<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <cache_ram_data_w>.
    Found 8-bit register for signal <counter_hi_reg>.
    Found 40-bit register for signal <counter_reg>.
    Found 1-bit xor2 for signal <counter_reg$xor0000> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0001> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0002> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0003> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0004> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0005> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0006> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0007> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0008> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0009> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0010> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0011> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0012> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0013> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0014> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0015> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0016> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0017> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0018> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0019> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0020> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0021> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0022> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0023> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0024> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0025> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0026> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0027> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0028> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0029> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0030> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0031> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0032> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0033> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0034> created at line 521.
    Found 1-bit xor2 for signal <counter_reg$xor0035> created at line 521.
    Found 32-bit register for signal <gpio0_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 1-bit xor2 for signal <result_10$xor0000> created at line 521.
    Found 1-bit xor2 for signal <result_20$xor0000> created at line 521.
    Found 1-bit xor2 for signal <result_30$xor0000> created at line 521.
    Summary:
	inferred  88 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <plasma> synthesized.


Synthesizing Unit <plasma_top>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd".
WARNING:Xst:646 - Signal <gpio0_out<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plasma_top> synthesized.


Synthesizing Unit <top_ml410>.
    Related source file is "/home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd".
WARNING:Xst:647 - Input <fpga_0_RS232_Uart_1_ctsN_pin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpga_0_DDR_CLK_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <top_ml410> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 7
 10-bit down counter                                   : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 7-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 219
 1-bit register                                        : 185
 10-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 4
 2-bit register                                        : 1
 3-bit register                                        : 4
 30-bit register                                       : 2
 32-bit register                                       : 8
 4-bit register                                        : 4
 40-bit register                                       : 1
 6-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 2
# Comparators                                          : 6
 13-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 6-bit comparator not equal                            : 2
 8-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 42
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 4-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 2
# Tristates                                            : 5
 1-bit tristate buffer                                 : 4
 16-bit tristate buffer                                : 1
# Xors                                                 : 262
 1-bit xor2                                            : 197
 1-bit xor3                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u1_plasma_top/u2_ddr/u2_ddr/state_prev/FSM> on signal <state_prev[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 000000100
 1000  | 100000000
--------------------
WARNING:Xst:2677 - Node <address_reg_25> of sequential type is unconnected in block <u2_mem_ctrl>.
WARNING:Xst:2677 - Node <address_reg_26> of sequential type is unconnected in block <u2_mem_ctrl>.
WARNING:Xst:2677 - Node <address_reg_27> of sequential type is unconnected in block <u2_mem_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x4-bit ROM                                          : 1
 32x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Counters                                             : 7
 10-bit down counter                                   : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 7-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 707
 Flip-Flops                                            : 707
# Comparators                                          : 6
 13-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 6-bit comparator not equal                            : 2
 8-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 42
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 4-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 262
 1-bit xor2                                            : 197
 1-bit xor3                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance block0.ram_byte3 in unit boot_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte2 in unit boot_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte1 in unit boot_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte0 in unit boot_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte3 in unit cache_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte2 in unit cache_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte1 in unit cache_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance block0.ram_byte0 in unit cache_ram of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance cache_tag in unit cache of type RAMB16_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance u1_plasma_top/u0_clk/DCM_BASE0 in unit top_ml410 of type DCM_BASE has been replaced by DCM_ADV

Optimizing unit <top_ml410> ...

Optimizing unit <pc_next> ...

Optimizing unit <mem_ctrl> ...

Optimizing unit <control> ...

Optimizing unit <bus_mux> ...

Optimizing unit <alu> ...

Optimizing unit <shifter> ...

Optimizing unit <mult> ...

Optimizing unit <pipeline> ...

Optimizing unit <boot_ram> ...

Optimizing unit <reg_bank> ...

Optimizing unit <cache_ram> ...

Optimizing unit <uart> ...

Optimizing unit <ddr_init> ...

Optimizing unit <mlite_cpu> ...

Optimizing unit <cache> ...

Optimizing unit <plasma> ...
WARNING:Xst:2677 - Node <u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg_27> of sequential type is unconnected in block <top_ml410>.
WARNING:Xst:2677 - Node <u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg_26> of sequential type is unconnected in block <top_ml410>.
WARNING:Xst:2677 - Node <u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg_25> of sequential type is unconnected in block <top_ml410>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_ml410, actual ratio is 8.
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_15 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_1 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_0 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_1 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_2 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3 has been replicated 1 time(s)
FlipFlop u1_plasma_top/u2_ddr/u2_ddr/clk_p has been replicated 3 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 770
 Flip-Flops                                            : 770

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_ml410.ngr
Top Level Output File Name         : top_ml410
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 3947
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 8
#      LUT2                        : 177
#      LUT2_D                      : 41
#      LUT2_L                      : 12
#      LUT3                        : 704
#      LUT3_D                      : 103
#      LUT3_L                      : 58
#      LUT4                        : 2043
#      LUT4_D                      : 189
#      LUT4_L                      : 164
#      MUXCY                       : 44
#      MUXF5                       : 360
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 770
#      FD                          : 6
#      FDC                         : 241
#      FDC_1                       : 39
#      FDCE                        : 367
#      FDCE_1                      : 18
#      FDE                         : 88
#      FDP                         : 2
#      FDPE                        : 9
# RAMS                             : 137
#      RAM16X1D                    : 128
#      RAMB16                      : 9
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 75
#      IBUF                        : 3
#      IOBUF                       : 16
#      OBUF                        : 52
#      OBUFT                       : 4
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx60ff1152-11 

 Number of Slices:                     2101  out of  25280     8%  
 Number of Slice Flip Flops:            767  out of  50560     1%  
 Number of 4 input LUTs:               3779  out of  50560     7%  
    Number used as logic:              3523
    Number used as RAMs:                256
 Number of IOs:                          77
 Number of bonded IOBs:                  75  out of    576    13%  
    IOB Flip Flops:                       3
 Number of FIFO16/RAMB16s:                9  out of    232     3%  
    Number used as RAMB16s:               9
 Number of GCLKs:                         3  out of     32     9%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)               | Load  |
-----------------------------------+-------------------------------------+-------+
sys_clk_pin                        | u1_plasma_top/u0_clk/DCM_BASE0:CLKFX| 97    |
u1_plasma_top/u0_clk/clk_bufg_in   | BUFG                                | 810   |
-----------------------------------+-------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------+----------------------------------------------------------+-------+
Control Signal                                                                     | Buffer(FF name)                                          | Load  |
-----------------------------------------------------------------------------------+----------------------------------------------------------+-------+
u1_plasma_top/u1_plasma/u1_cpu/reset(u1_plasma_top/u1_plasma/u1_cpu/reset_or0000:O)| NONE(u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg_10)| 394   |
u1_plasma_top/reset_cpu(u1_plasma_top/reset_cpu1:O)                                | NONE(u1_plasma_top/u1_plasma/counter_hi_reg_32)          | 176   |
u1_plasma_top/reset(u1_plasma_top/reset1:O)                                        | NONE(u1_plasma_top/u2_ddr/u1_ddr_init/init_step_0)       | 105   |
u1_plasma_top/reset_in(u1_plasma_top/reset_in1_INV_0:O)                            | NONE(u1_plasma_top/u0_clk/clk_bufg_in)                   | 1     |
-----------------------------------------------------------------------------------+----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 12.499ns (Maximum Frequency: 80.006MHz)
   Minimum input arrival time before clock: 10.172ns
   Maximum output required time after clock: 11.571ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 1.972ns (frequency: 507.089MHz)
  Total number of paths / destination ports: 151 / 78
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 2)
  Source:            u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Source Clock:      sys_clk_pin rising 0.8X
  Destination Clock: sys_clk_pin rising 0.8X

  Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.307   0.613  u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2)
     LUT3:I0->O            1   0.166   0.452  u1_plasma_top/u2_ddr/u2_ddr/cycle_count_not0001_SW0 (N38)
     LUT4:I3->O            3   0.166   0.326  u1_plasma_top/u2_ddr/u2_ddr/cycle_count_not0001 (u1_plasma_top/u2_ddr/u2_ddr/cycle_count_not0001)
     FDCE:CE                   0.461          u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    ----------------------------------------
    Total                      2.491ns (1.100ns logic, 1.391ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1_plasma_top/u0_clk/clk_bufg_in'
  Clock period: 12.499ns (frequency: 80.006MHz)
  Total number of paths / destination ports: 62492987 / 2592
-------------------------------------------------------------------------
Delay:               12.499ns (Levels of Logic = 31)
  Source:            u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Source Clock:      u1_plasma_top/u0_clk/clk_bufg_in rising
  Destination Clock: u1_plasma_top/u0_clk/clk_bufg_in rising

  Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.307   0.803  u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3)
     LUT4:I1->O            3   0.166   0.518  u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0 (N679)
     LUT4_D:I2->O         10   0.166   0.563  u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1 (u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000)
     LUT4_D:I3->O          4   0.166   0.517  u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<3> (u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>)
     LUT4:I2->O           14   0.166   0.481  u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_1 (u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1)
     RAM16X1D:DPRA3->DPO    1   0.165   0.638  u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[3].reg_bit1a (u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<3>)
     LUT4:I0->O            1   0.166   0.000  u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<3>1 (u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<3>)
     MUXF5:I1->O           2   0.319   0.520  u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<3>_f5 (u1_plasma_top/u1_plasma/u1_cpu/reg_source<3>)
     LUT4:I2->O            1   0.166   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<1> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<1>)
     MUXCY:S->O            1   0.312   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<1> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<2> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<3> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<4> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<6> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>)
     MUXCY:CI->O          18   0.315   0.516  u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15> (u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>)
     MUXF5:S->O            1   0.449   0.452  u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11_SW3_SW0 (N804)
     LUT4_L:I3->LO         1   0.166   0.139  u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33 (u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>33)
     LUT4:I3->O            2   0.166   0.467  u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>50 (u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<23>)
     LUT4:I3->O            1   0.166   0.000  u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_F (N1647)
     MUXF5:I0->O           2   0.325   0.467  u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0 (N477)
     LUT4:I3->O           11   0.166   0.574  u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW1_SW0 (N786)
     LUT4_D:I3->O         15   0.166   0.653  u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011 (u1_plasma_top/u1_plasma/N0)
     LUT3:I2->O            1   0.166   0.313  u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w221 (u1_plasma_top/u1_plasma/cache_ram_data_w<19>)
     RAMB16:DIA3               0.200          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    ----------------------------------------
    Total                     12.499ns (4.878ns logic, 7.621ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              4.163ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Destination Clock: sys_clk_pin rising 0.8X

  Data Path: sys_rst_pin to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.867   0.600  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     LUT2:I0->O          107   0.166   1.387  u1_plasma_top/reset1 (u1_plasma_top/reset)
     LUT4:I0->O           16   0.166   0.516  u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001 (u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000)
     FDE:CE                    0.461          u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    ----------------------------------------
    Total                      4.163ns (1.660ns logic, 2.503ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1_plasma_top/u0_clk/clk_bufg_in'
  Total number of paths / destination ports: 1339 / 278
-------------------------------------------------------------------------
Offset:              10.172ns (Levels of Logic = 12)
  Source:            sys_rst_pin (PAD)
  Destination:       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Destination Clock: u1_plasma_top/u0_clk/clk_bufg_in rising

  Data Path: sys_rst_pin to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.867   0.688  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     LUT4_L:I1->LO         1   0.166   0.139  u1_plasma_top/u1_plasma/u1_cpu/reset_or0000_SW0 (N148)
     LUT4:I3->O          409   0.166   2.228  u1_plasma_top/u1_plasma/u1_cpu/reset_or0000 (u1_plasma_top/u1_plasma/u1_cpu/reset)
     LUT4:I3->O            1   0.166   0.638  u1_plasma_top/u1_plasma/u1_cpu/pause_any1_SW0 (N685)
     LUT4_L:I0->LO         1   0.166   0.192  u1_plasma_top/u1_plasma/cpu_pause_SW3 (N1370)
     LUT4:I2->O           23   0.166   0.836  u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11 (u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14)
     LUT4:I2->O            1   0.166   0.452  u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<22>39_SW0_SW0 (N811)
     LUT4_L:I3->LO         1   0.166   0.139  u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<22>39_SW0 (N490)
     LUT4:I3->O            4   0.166   0.464  u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<22>39 (u1_plasma_top/u1_plasma/address_next<24>)
     LUT4_D:I3->O          6   0.166   0.537  u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000108 (u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000108)
     LUT4_D:I2->O         15   0.166   0.653  u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011 (u1_plasma_top/u1_plasma/N0)
     LUT3:I2->O            1   0.166   0.313  u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w221 (u1_plasma_top/u1_plasma/cache_ram_data_w<19>)
     RAMB16:DIA3               0.200          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    ----------------------------------------
    Total                     10.172ns (2.893ns logic, 7.279ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.839ns (Levels of Logic = 2)
  Source:            u1_plasma_top/u2_ddr/u2_ddr/clk_p (FF)
  Destination:       fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin (PAD)
  Source Clock:      sys_clk_pin rising 0.8X

  Data Path: u1_plasma_top/u2_ddr/u2_ddr/clk_p to fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.307   0.313  u1_plasma_top/u2_ddr/u2_ddr/clk_p (u1_plasma_top/u2_ddr/u2_ddr/clk_p)
     INV:I->O              1   0.305   0.313  u1_plasma_top/u2_ddr/u2_ddr/SD_CK_N1_INV_0 (fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF)
     OBUF:I->O                 3.601          fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin_OBUF (fpga_0_DDR_SDRAM_32Mx64_DDR_Clkn_pin)
    ----------------------------------------
    Total                      4.839ns (4.213ns logic, 0.626ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1_plasma_top/u0_clk/clk_bufg_in'
  Total number of paths / destination ports: 65302 / 49
-------------------------------------------------------------------------
Offset:              11.571ns (Levels of Logic = 14)
  Source:            u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9 (FF)
  Destination:       fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin<12> (PAD)
  Source Clock:      u1_plasma_top/u0_clk/clk_bufg_in rising

  Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9 to fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.307   0.650  u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9 (u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9)
     LUT4_D:I0->O          6   0.166   0.484  u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14 (u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14)
     LUT4:I3->O            6   0.166   0.537  u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1 (u1_plasma_top/u2_ddr/u1_ddr_init/initiating1)
     LUT4:I2->O           11   0.166   0.435  u1_plasma_top/u2_ddr/address_ddr<10>1 (fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF)
     MUXF5:S->O            1   0.449   0.505  u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7 (u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>)
     LUT4:I2->O            1   0.166   0.000  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2>)
     MUXCY:S->O            1   0.312   0.000  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>)
     MUXCY:CI->O           1   0.038   0.000  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>)
     MUXCY:CI->O           7   0.315   0.642  u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6> (u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>)
     LUT4:I1->O           33   0.166   0.949  u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>50 (fpga_0_DDR_SDRAM_32Mx64_DDR_WEn_pin_OBUF)
     LUT3_D:I2->O         16   0.166   0.796  u1_plasma_top/u2_ddr/u2_ddr/address_row_0_and000021 (N22)
     LUT4:I1->O            1   0.166   0.313  u1_plasma_top/u2_ddr/u2_ddr/SD_A<12>1 (fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF)
     OBUF:I->O                 3.601          fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF (fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin<12>)
    ----------------------------------------
    Total                     11.571ns (6.260ns logic, 5.311ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================


Total REAL time to Xst completion: 220.00 secs
Total CPU time to Xst completion: 119.08 secs
 
--> 


Total memory usage is 661796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :   17 (   0 filtered)

