head	4.1;
access;
symbols
	RO_5_07:4.1
	HostFS-0_02-4_2_2_1:4.1
	HAL:4.1.0.10
	dellis_autobuild_BaseSW:4.1
	sbrodie_sedwards_16Mar2000:4.1
	dcotton_Ursula_Merge:4.1
	HostFS-0_02:4.1
	dcotton_autobuild_BaseSW:4.1
	nturton_HostFS-0_00:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	nicke_HostFS_00:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	rthornb_UrsulaBuild_01May1998:4.1
	Spinner_RCA116:4.1.7.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula:4.1.0.4
	Ursula_bp:4.1
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	RCA_bp:4.1
	RCA:4.1.0.2
	ARTtmp:4.1.7.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.1
date	96.11.05.09.50.11;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.50.11;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.06.03.20.43;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.13.05.45;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.21.37.08;	author nturton;	state Exp;
branches;
next	;


desc
@@



4.1
log
@Initial revision
@
text
@   The Missing Link 
   DATE: September 20th 1990
   JOB:  TML Command hardware addresses
   SOFTWARE PARAMETERS: Econet Base Address (BA)] = &33A0000 

       COMMAND TABLE
       =============
   command number
   1     Base Address +0  (&33A0000)
            READING  =  Read Input Data Register (IDR)
            WRITING  =  RESET the link chip
   2     Base Address +4  (&33A0004)
            READING  =  Invalid command
            WRITING  =  Write Output Data Register (ODR)
   3     Base Address +8  (&33A0008)
            READING  =  Read Input Status Register(ISR)
            WRITING  =  Write (ISR)
   4     Base Address +12 (&33A000C)
            READING  =  Read Output Status Register(OSR)
            WRITING  =  Write (OSR)
   Command Notes:
   --------------
   1    Reading this location will provide a Byte of valid data if the
        'DATA PRESENT' bit has been set in the ISR and the data has not been
        read previously.Reading this location twice will result in invalid
        data being read the second time round. Writing to this location will
        preform a hardware reset on the link adaptor and the outputs and
        registers will all be set to zero.Warning, doing a reset will destroy
        the data packets in the input que and in the output buffer. It is up
        to the application to inform the other end about the reset condition
        which it has just preformed. (But it is much better not to reset the
        link chip unless it is preformed manually before transmission is
        started) Resetting the module MUST happen initially and before any
        transmission/reception can be guarenteed.
   2    Reading this location is not advisable, spurious results will
        occurr!! Writing to this location should only be allowed if the
        'OUTPUT READY' bit in the OSR is set. Writing to this location at
        other times will cause spurious results.
   3    Reading this location will return a byte, if bit 0 ('DATA
        PRESENT') is a one then there is data waiting to be read from the IDR
        If bit 1 is a one then the interrupt flag is set and an external
        interrupt is caused if both these flags are one(bit 0 and bit 1).
        (NOTE: this is not implemented on the 10Mb/s Missing link
        board).Writing to this location can only be used to change the state
        of bit 1, all other bits MUST be zeros.
   4    Reading this location will return a byte, if bit 0 ('OUTPUT
        READY') is a one then the link is free to have data written to the
        ODR.If bit 1 is a one then the interrupt flag is set and an external
        interrupt is caused if both these flags are one(bit 0 and bit 1).
        (NOTE: this is not implemented on the 10Mb/s Missing link
        board).Writing to this location can only be used to change the state
        of bit 1, all other bits MUST be zeros.

          R     W    ADDRESS
       -----------------------              IDR = Input Data Register
       | IDR | RST | &33A0000 |             RST = reset link chip
       | ODR | INV | &33A0004 |             ODR = Output Data Register
       | ISR | ISR | &33A0008 |             INV = Invalid address
       | OSR | OSR | &33A000C |             ISR = Input Status Register
       -----------------------              OSR = Output Status Register

@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
