module reg_file (
    input clock,
    input reset,
    input reg_write_en,     // Write Enable    
    input [4:0] read_reg1,  // rs
    input [4:0] read_reg2,  // rt
    input [4:0] write_reg,  // rd
    input [31:0] write_data,
    output [31:0] read_data1,
    output [31:0] read_data2
);
    reg [31:0] registers [0:31];
    integer i;

    assign read_data1 = (read_reg1 == 0) ? 32'b0 : registers[read_reg1];
    assign read_data2 = (read_reg2 == 0) ? 32'b0 : registers[read_reg2];

    always @(posedge clock or posedge reset) begin
        if (reset) begin
            for (i = 0; i < 32; i = i + 1) begin
                registers[i] <= 32'b0;
            end
        end
        else begin
            if (reg_write_en && (write_reg != 5'b0)) begin
                registers[write_reg] <= write_data;
            end
        end
    end
endmodule