<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synlog\Ext10GenDvi_A_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Pll125to100x50_uniq_0|CLKOK_inferred_clock</data>
<data>200.0 MHz</data>
<data>62.9 MHz</data>
<data>-10.890</data>
</row>
<row>
<data>TestVideoTop_uniq_0|PinTfpClkP_i_inferred_clock</data>
<data>200.0 MHz</data>
<data>65.1 MHz</data>
<data>-10.369</data>
</row>
<row>
<data>Top|PinClk125</data>
<data>200.0 MHz</data>
<data>156.6 MHz</data>
<data>-1.385</data>
</row>
<row>
<data>Top|SCLK</data>
<data>200.0 MHz</data>
<data>694.0 MHz</data>
<data>3.559</data>
</row>
<row>
<data>reveal_coretop|jtck_inferred_clock[0]</data>
<data>200.0 MHz</data>
<data>115.9 MHz</data>
<data>-3.625</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>276.5 MHz</data>
<data>1.383</data>
</row>
</report_table>
