[{"name": "\u67ef\u958b\u7dad", "email": "kwke@ntut.edu.tw", "latestUpdate": "2011-01-10 10:04:59", "objective": "\uff11.TTL\uff0cCMOS\u908f\u8f2f\u9598\u4e4b\u7279\u6027\u5be6\u7fd2\uff12.\u7d44\u5408\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u5be6\u7fd2\u542b\uff1a\u7b97\u8853\u96fb\u8def\uff0c\u6bd4\u8f03\u5668\uff0c\u89e3\u78bc\u5668\uff0c\u7de8\u78bc\u5668\uff0c\u591a\u5de5\u5668\uff0c\u89e3\u591a\u5de5\u5668\u7b49\uff13.\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u8a2d\u8a08\u8207\u61c9\u7528\uff1a\u6b63\u53cd\u5668\uff0c\u8a08\u6578\u5668\uff0c\u8a18\u9304\u5668\uff0c\u53ca\u79fb\u4f4d\u66ab\u5b58\u5668\u7b49\u7d9c\u5408\u61c9\u7528\uff14.D/A\u548cA/D\u4e4b\u8f49\u63db\u8207\u61c9\u7528\uff15.\u5229\u7528ASM\u5716\u4e4b\u96fb\u8def\u8a2d\u8a08\u5be6\u7fd2\uff16.PLD\u8a2d\u8a08\u898f\u5283\uff17.\u5c08\u984c\u5be6\u4f5c\u3002", "schedule": "Week # (date)\tWork Descriptions (projected)\r\nWK 1\t\ufffd\ufffd\tCourse/Lab Description, Grouping,\r\n\ufffd\ufffd\tDistributing Materials, components categorization\r\n\ufffd\ufffd\tOverview and TTL/CMOS static characteristics*\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #1 and Supplementary materials (bring it with you for Labs)\r\nWK 2 \t\ufffd\ufffd\tTTL/CMOS Static/dynamic characteristics*\r\n\ufffd\ufffd\tLab #1: Getting start with equipments for Labs\r\nWK 3\t\ufffd\ufffd\tTTL/CMOS dynamic characteristics*\r\n\ufffd\ufffd\tLab #2: CBL design (warm up) : A 4-bit BCD arithmetic design\r\n(adder/subtractor)\r\n\ufffd\ufffd\tExercise 1: Related CBL design (turn in your paper work)\r\n\ufffd\ufffd\tExercise 2: Report & Prestudy for Lab #3\r\nWK 4\ufffd\ufffd\tLab #3: Timing Hazard in CBL \u2013 Detection and Solution\r\n\ufffd\ufffd\tTurn in Lab #2 report\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #4\r\nWK 5\ufffd\ufffd\tLab #4: 1-bit Logic analyzer (logic probe) \u2013 for H/L/P detection\r\n\ufffd\ufffd\tExercise: Report & Prestudy for Lab #5\r\nWK 6 \t\ufffd\ufffd\tLab #5: CBL with feedback \u2013 TTL/CMOS oscillators\r\n\ufffd\ufffd\tTurn in Lab #3 report\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #6\r\nWK 7\ufffd\ufffd\tLab #6: 7-segment display driver and blanking control\r\n\ufffd\ufffd\tTurn in Lab #5 report\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #7\r\nWK 8\tLab #6 (cont\u2019d): 7-segment display driver\r\n\ufffd\ufffd\tLab #7: Schmitt trigger and vibrator \u2013 operation and applications\r\nWK 9  Midterm week\t\ufffd\ufffd\tLab #7(cont\u2019d): Schmitt trigger and multivibrator\r\n\ufffd\ufffd\tMake-up for Labs (Lab #7 or #6)\r\n\ufffd\ufffd\tExercise: Report & Prestudy for Lab #8\r\nWK 10 \tLab #8: IC555 vibrators and applications\r\n\ufffd\ufffd\tTurn in Lab #7 report\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #9\r\nWK 11\tLab #9: FFs, Counters, and Shift registers\r\n\ufffd\ufffd\tExercise: Review of synchronous SQL for Lab #10*\r\nReport & Prestudy for Lab #10\r\nWK 12\ufffd\ufffd\tLab #9(cont\u2019d): FFs, Counters and Shift registers\r\n\ufffd\ufffd\tLab #10: Sequential Circuit Design and implementation\r\n\ufffd\ufffd\tTurn in Lab #8 report\r\nWK 13 \ufffd\ufffd\tBackground of PD/VCO/ PLL for Lab #11\r\n\ufffd\ufffd\tLab #10(cont\u2019d): SQC Design\r\n\ufffd\ufffd\tExercise: Report & Prestudy for Lab #11\r\nWK 14 \tLab #11: Phase Lock Loop (PLL) and Voltage\r\nControlled Oscillator (VCO)\r\n\ufffd\ufffd\tTurn in Lab #10 report\r\n\ufffd\ufffd\tExercise: Prestudy for Lab #12\r\nWK 15 \ufffd\ufffd\tLab #12: Frequency synthesizer (based upon Lab #11)\r\n\ufffd\ufffd\tExercise: Report & Prestudy for Lab #12\r\nWK 16 (6/5/2009)\t\ufffd\ufffd\tLab #13: Sequential circuit design using FPGA*\r\n\ufffd\ufffd\tTurn in Lab #11 & #12 (combined) report\r\nWK 17    Lab #13 (cont\u2019d): Sequential circuit design using FPGA*\r\nWK 18 (6/19/2009)\r\nDead week\t\ufffd\ufffd\tFinal Lab Exams: team-work for your practical test;\r\nindividual for your written test. (time: TBA)\r\n\ufffd\ufffd\tMake-up for Labs (Lab #13 or #12)\r\n\ufffd\ufffd\tTools/Components recycle\r\n", "scorePolicy": "\ufffd\ufffd\tGrading policy:\r\nLab checkout (in class)                   ~ 55%\r\nReports (including exercises)              ~ 20%\r\nFinal Exam (written and practical)         ~ 25%\r\nClass participation                       ~ 5%\r\nEquipments/components/tools maintenance  ~ 5%\r\n", "materials": "\u3000", "foreignLanguageTextbooks": false}]