

================================================================
== Vivado HLS Report for 'Loop_Loop2_proc'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 8.470 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16388|    16388| 0.164 ms | 0.164 ms |  16388|  16388|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop2   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %tmp3_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.90ns)   --->   "%tmp3_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp3_loc)"   --->   Operation 8 'read' 'tmp3_loc_read' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %.preheader1.i.i"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i15 [ %j, %Loop2 ], [ 0, %entry ]"   --->   Operation 10 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.26ns)   --->   "%icmp_ln28 = icmp eq i15 %j_0_i_i, -16384" [./source/lab4_z4.c:28]   --->   Operation 11 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 12 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.14ns)   --->   "%j = add i15 %j_0_i_i, 1" [./source/lab4_z4.c:28]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.exit, label %Loop2" [./source/lab4_z4.c:28]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %j_0_i_i to i64" [./source/lab4_z4.c:29]   --->   Operation 15 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr inbounds [16384 x i32]* %temp1, i64 0, i64 %zext_ln29" [./source/lab4_z4.c:29]   --->   Operation 16 'getelementptr' 'temp1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%temp1_load = load i32* %temp1_addr, align 4" [./source/lab4_z4.c:29]   --->   Operation 17 'load' 'temp1_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr inbounds [16384 x i32]* %temp2, i64 0, i64 %zext_ln29" [./source/lab4_z4.c:30]   --->   Operation 18 'getelementptr' 'temp2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%temp2_load = load i32* %temp2_addr, align 4" [./source/lab4_z4.c:30]   --->   Operation 19 'load' 'temp2_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 6.51>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%temp1_load = load i32* %temp1_addr, align 4" [./source/lab4_z4.c:29]   --->   Operation 20 'load' 'temp1_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%temp2_load = load i32* %temp2_addr, align 4" [./source/lab4_z4.c:30]   --->   Operation 21 'load' 'temp2_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%temp4_addr = getelementptr inbounds [16384 x i32]* %temp4, i64 0, i64 %zext_ln29" [./source/lab4_z4.c:30]   --->   Operation 22 'getelementptr' 'temp4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store i32 %temp2_load, i32* %temp4_addr, align 4" [./source/lab4_z4.c:30]   --->   Operation 23 'store' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 24 [1/1] (8.47ns)   --->   "%mul_ln29 = mul nsw i32 %tmp3_loc_read, %temp1_load" [./source/lab4_z4.c:29]   --->   Operation 24 'mul' 'mul_ln29' <Predicate = (!icmp_ln28)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [./source/lab4_z4.c:28]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1) nounwind" [./source/lab4_z4.c:28]   --->   Operation 26 'specregionbegin' 'tmp_1_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:29]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr inbounds [16384 x i32]* %temp3, i64 0, i64 %zext_ln29" [./source/lab4_z4.c:29]   --->   Operation 28 'getelementptr' 'temp3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (3.25ns)   --->   "store i32 %mul_ln29, i32* %temp3_addr, align 4" [./source/lab4_z4.c:29]   --->   Operation 29 'store' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_1_i_i) nounwind" [./source/lab4_z4.c:31]   --->   Operation 30 'specregionend' 'empty_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader1.i.i" [./source/lab4_z4.c:28]   --->   Operation 31 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	fifo read on port 'tmp3_loc' [7]  (3.91 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./source/lab4_z4.c:28) [10]  (0 ns)
	'getelementptr' operation ('temp1_addr', ./source/lab4_z4.c:29) [20]  (0 ns)
	'load' operation ('temp1_load', ./source/lab4_z4.c:29) on array 'temp1' [21]  (3.26 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp2_load', ./source/lab4_z4.c:30) on array 'temp2' [26]  (3.26 ns)
	'store' operation ('store_ln30', ./source/lab4_z4.c:30) of variable 'temp2_load', ./source/lab4_z4.c:30 on array 'temp4' [28]  (3.26 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln29', ./source/lab4_z4.c:29) [22]  (8.47 ns)

 <State 5>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('temp3_addr', ./source/lab4_z4.c:29) [23]  (0 ns)
	'store' operation ('store_ln29', ./source/lab4_z4.c:29) of variable 'mul_ln29', ./source/lab4_z4.c:29 on array 'temp3' [24]  (3.26 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
