Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart.v" in library work
Compiling verilog file "top.v" in library work
Module <uart> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	S0 = "0000"
	S1 = "0001"
	S2 = "0010"
	S3 = "0011"
	S4 = "0100"
	S5 = "0101"
	S6 = "0110"
	S7 = "0111"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	CLOCK_DIVIDE = "00000000000000000000010100010110"
	RX_CHECK_START = "00000000000000000000000000000001"
	RX_CHECK_STOP = "00000000000000000000000000000011"
	RX_DELAY_RESTART = "00000000000000000000000000000100"
	RX_ERROR = "00000000000000000000000000000101"
	RX_IDLE = "00000000000000000000000000000000"
	RX_READ_BITS = "00000000000000000000000000000010"
	RX_RECEIVED = "00000000000000000000000000000110"
	TX_DELAY_RESTART = "00000000000000000000000000000010"
	TX_IDLE = "00000000000000000000000000000000"
	TX_SENDING = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	S0 = 4'b0000
	S1 = 4'b0001
	S2 = 4'b0010
	S3 = 4'b0011
	S4 = 4'b0100
	S5 = 4'b0101
	S6 = 4'b0110
	S7 = 4'b0111
WARNING:Xst:852 - "top.v" line 43: Unconnected input port 'transmit' of instance 'MyInstanceName' is tied to GND.
WARNING:Xst:852 - "top.v" line 43: Unconnected input port 'tx_byte' of instance 'MyInstanceName' is tied to GND.
Module <top> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	CLOCK_DIVIDE = 32'sb00000000000000000000010100010110
	RX_CHECK_START = 32'sb00000000000000000000000000000001
	RX_CHECK_STOP = 32'sb00000000000000000000000000000011
	RX_DELAY_RESTART = 32'sb00000000000000000000000000000100
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_READ_BITS = 32'sb00000000000000000000000000000010
	RX_RECEIVED = 32'sb00000000000000000000000000000110
	TX_DELAY_RESTART = 32'sb00000000000000000000000000000010
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_SENDING = 32'sb00000000000000000000000000000001
Module <uart> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart>.
    Related source file is "uart.v".
    Found 4-bit subtractor for signal <old_rx_bits_remaining_11$sub0000> created at line 137.
    Found 11-bit subtractor for signal <old_rx_clk_divider_6$sub0000> created at line 89.
    Found 6-bit subtractor for signal <old_rx_countdown_9$sub0000> created at line 92.
    Found 11-bit subtractor for signal <old_tx_clk_divider_7$sub0000> created at line 94.
    Found 6-bit subtractor for signal <old_tx_countdown_17$sub0000> created at line 97.
    Found 3-bit register for signal <recv_state>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit down counter for signal <tx_bits_remaining>.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_out>.
    Found 2-bit register for signal <tx_state>.
    Summary:
	inferred   1 Counter(s).
	inferred  60 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <chcksum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <$old_state_2>.
    Found 8-bit register for signal <motor1>.
    Found 8-bit register for signal <motor2>.
    Found 8-bit register for signal <motor3>.
    Found 8-bit register for signal <motor4>.
    Found 1-bit register for signal <rdone>.
    Found 64-bit register for signal <addr>.
    Found 64-bit adder for signal <addr$addsub0000> created at line 106.
    Found 4-bit comparator greater for signal <addr$cmp_gt0000> created at line 104.
    Found 64-bit shifter logical left for signal <addr$shift0000> created at line 106.
    Found 4-bit adder for signal <addr$sub0000> created at line 106.
    Found 4-bit register for signal <count>.
    Found 16-bit register for signal <length>.
    Found 16-bit adder for signal <length$addsub0000> created at line 88.
    Found 4-bit adder for signal <old_count_3$add0000> created at line 103.
    Found 8-bit register for signal <state>.
    Found 4-bit comparator greatequal for signal <state$cmp_ge0000> created at line 123.
    Found 8-bit register for signal <UDR>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 18
 1-bit register                                        : 2
 11-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 8
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <tx_data_7> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_6> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_5> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_4> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_3> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_2> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_1> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_0> (without init value) has a constant value of 0 in block <MyInstanceName>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <tx_data<7:0>> (without init value) have a constant value of 0 in block <uart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 11-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <uart> ...
WARNING:Xst:1293 - FF/Latch <tx_state_0> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_out> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_0> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_1> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_2> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tx_state_1> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tx_clk_divider_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_3> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_5> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_6> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_7> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_8> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_9> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_10> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_3> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_5> of sequential type is unconnected in block <uart>.
WARNING:Xst:1293 - FF/Latch <tx_state_0> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_state_1> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_out> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_0> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_1> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_2> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_bits_remaining_3> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tx_clk_divider_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_3> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_5> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_6> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_7> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_8> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_9> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_clk_divider_10> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_1> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_2> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_3> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_countdown_5> of sequential type is unconnected in block <uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
FlipFlop MyInstanceName/recv_state_0 has been replicated 1 time(s)
FlipFlop MyInstanceName/recv_state_1 has been replicated 1 time(s)
FlipFlop MyInstanceName/recv_state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 249
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 1
#      LUT2                        : 14
#      LUT2_D                      : 2
#      LUT3                        : 31
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 120
#      LUT4_D                      : 10
#      LUT4_L                      : 16
#      MUXCY                       : 10
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 88
#      FD                          : 14
#      FDE                         : 16
#      FDR                         : 2
#      FDRE                        : 44
#      FDS                         : 11
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 4
#      OBUF                        : 42
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      114  out of   4656     2%  
 Number of Slice Flip Flops:             88  out of   9312     0%  
 Number of 4 input LUTs:                208  out of   9312     2%  
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    232    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.788ns (Maximum Frequency: 92.696MHz)
   Minimum input arrival time before clock: 7.766ns
   Maximum output required time after clock: 5.834ns
   Maximum combinational path delay: 7.251ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 10.788ns (frequency: 92.696MHz)
  Total number of paths / destination ports: 6220 / 159
-------------------------------------------------------------------------
Delay:               10.788ns (Levels of Logic = 6)
  Source:            MyInstanceName/recv_state_2_1 (FF)
  Destination:       motor2_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: MyInstanceName/recv_state_2_1 to motor2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  MyInstanceName/recv_state_2_1 (MyInstanceName/recv_state_2_1)
     LUT3_D:I0->O         17   0.704   1.086  MyInstanceName/recv_error1 (error)
     LUT3:I2->O            6   0.704   0.844  _old_UDR_1<3>1 (_old_UDR_1<3>)
     LUT4:I0->O            3   0.704   0.566  state_cmp_eq00007 (state_cmp_eq00007)
     LUT4:I2->O           14   0.704   1.004  state_and00001 (state_and0000)
     LUT4_D:I3->O          3   0.704   0.566  motor1_not00011 (N7)
     LUT3:I2->O            8   0.704   0.757  motor2_not00011 (motor2_not0001)
     FDRE:CE                   0.555          motor2_0
    ----------------------------------------
    Total                     10.788ns (5.370ns logic, 5.418ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 183 / 97
-------------------------------------------------------------------------
Offset:              7.766ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       MyInstanceName/recv_state_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to MyInstanceName/recv_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   1.218   1.360  reset_IBUF (reset_IBUF)
     LUT2_D:I1->LO         1   0.704   0.104  MyInstanceName/recv_state_mux0000<2>1_SW0 (N190)
     LUT4:I3->O            1   0.704   0.420  MyInstanceName/recv_state_mux0000<2>1_SW1 (N47)
     MUXF5:S->O            1   0.739   0.455  MyInstanceName/recv_state_and0001_SW8 (N87)
     LUT4:I2->O            2   0.704   0.447  MyInstanceName/recv_state_mux0000<2>50 (MyInstanceName/recv_state_mux0000<2>50)
     FDS:S                     0.911          MyInstanceName/recv_state_0
    ----------------------------------------
    Total                      7.766ns (4.980ns logic, 2.786ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 65 / 41
-------------------------------------------------------------------------
Offset:              5.834ns (Levels of Logic = 3)
  Source:            motor1_7 (FF)
  Destination:       LEDS<0> (PAD)
  Source Clock:      clock rising

  Data Path: motor1_7 to LEDS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.526  motor1_7 (motor1_7)
     LUT4:I1->O            1   0.704   0.000  LEDS<0>2 (LEDS<0>2)
     MUXF5:I0->O           1   0.321   0.420  LEDS<0>_f5 (LEDS_0_OBUF)
     OBUF:I->O                 3.272          LEDS_0_OBUF (LEDS<0>)
    ----------------------------------------
    Total                      5.834ns (4.888ns logic, 0.946ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               7.251ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       LEDS<0> (PAD)

  Data Path: reset to LEDS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   1.218   1.316  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.704   0.000  LEDS<7>1 (LEDS<7>1)
     MUXF5:I1->O           1   0.321   0.420  LEDS<7>_f5 (LEDS_7_OBUF)
     OBUF:I->O                 3.272          LEDS_7_OBUF (LEDS<7>)
    ----------------------------------------
    Total                      7.251ns (5.515ns logic, 1.736ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.56 secs
 
--> 

Total memory usage is 248732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    0 (   0 filtered)

