# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 3.2e-05 4096 480 3590 543232 214.58 127.943 9718.32 3854.01 13915.1 13915.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 3.2e-05 1024 140 670 592896 46.1854 26.9396 489.185 838.552 1401.03 1401.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.001024 1024 150 990 13312 0.80208 0.787008 13.8049 51.3287 66.7953 66.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.001024 2048 50 210 18304 1.36995 7.0343 52.3821 60.8296 60.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 3.2e-05 512 180 390 491520 35.4322 13.3253 123.703 417.993 590.699 590.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000512 512 170 320 27136 1.56541 0.831744 5.49693 43.5735 51.6004 51.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 840 0.001024 4096 310 700 11520 2.73488 58.1524 104.967 165.899 165.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 400 6.4e-05 4096 115 4460 106496 182.819 55.5377 2453.48 1671.6 4363.66 4363.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 3.2e-05 4096 130 18050 560640 373.863 200.823 46395.4 5762.39 52733.6 52734.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 0.000128 4096 230 6250 128256 23.122 28.3594 3475.4 838.718 4365.68 4365.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 3.2e-05 4096 480 3590 543168 214.748 128 11200.9 3808.37 15352.3 15352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 3.2e-05 1024 140 670 592128 46.3761 26.9459 559.814 838.253 1471.55 1471.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.001024 1024 150 990 13248 0.800768 0.780288 15.7268 51.3174 68.6965 68.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.001024 2048 50 210 18288 1.36826 8.05478 52.3643 61.8319 61.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 3.2e-05 512 180 390 488448 35.0327 13.2149 141.52 414.609 604.626 604.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000512 512 170 320 27072 1.55488 0.823072 6.24077 41.9992 50.7506 50.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.001024 4096 310 700 11448 2.72038 33.4276 104.64 140.904 140.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 400 6.4e-05 4096 115 4460 105984 183.235 55.6263 2844.26 1670.35 4753.68 4753.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 3.2e-05 4096 130 18050 560448 374.628 200.715 56916.8 5759.26 63252.6 63253.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 0.000128 4096 230 6250 128160 23.149 28.3863 4085.05 838.503 4975.17 4975.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 3.2e-05 4096 480 3590 543360 214.251 128.035 11728.2 3807.01 15877.8 15878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 3.2e-05 1024 140 670 592640 46.2315 26.9245 589.387 837.907 1500.61 1500.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.001024 1024 150 990 13280 0.797056 0.781568 16.6871 51.1961 69.5335 69.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.001024 2048 50 210 18320 1.37392 8.51558 52.4265 62.3578 62.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 3.2e-05 512 180 390 491520 35.6797 13.3731 149.627 419.078 617.998 618.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000512 512 170 320 26880 1.54336 0.815104 6.59565 43.6586 52.7445 52.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.001024 4096 310 700 11440 2.72794 35.1969 104.552 142.52 142.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 400 6.4e-05 4096 115 4460 107520 182.883 55.6727 3012.39 1676.05 4927.18 4927.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 3.2e-05 4096 130 18050 560640 373.464 201.019 59223.4 5758.86 65557.9 65558.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 0.000128 4096 230 6250 128320 23.1241 28.3826 4256.96 838.36 5146.91 5146.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 3.2e-05 4096 480 3590 542976 214.166 127.881 10914.1 3809.09 15065.5 15065.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 3.2e-05 1024 140 670 591360 46.2045 26.8616 547.091 837.159 1457.47 1457.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.001024 1024 150 990 13248 0.798912 0.781984 15.3914 51.2856 68.3306 68.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.001024 2048 50 210 18240 1.36893 7.90944 52.2919 61.615 61.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 3.2e-05 512 180 390 479232 35.4676 13.1237 135.71 412.517 597.054 597.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000512 512 170 320 26880 1.54662 0.817216 6.12541 43.0616 51.682 51.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.001024 4096 310 700 11424 2.72384 32.7803 104.626 140.173 140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 6.4e-05 4096 115 4460 104448 182.88 55.3436 2723.48 1666.29 4628.19 4628.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 3.2e-05 4096 130 18050 559872 374.751 201.462 55117.3 5781.43 61476.1 61477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 0.000128 4096 230 6250 128256 23.0844 28.3397 3955.77 838.68 4845.95 4846.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 3.2e-05 4096 480 3590 543200 215.852 128.379 11048.4 3809.85 15202.8 15203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 3.2e-05 1024 140 670 592000 46.4203 27.1181 553.975 837.09 1464.77 1464.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.001024 1024 150 990 13200 0.802752 0.776192 15.4611 51.3059 68.4191 68.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.001024 2048 50 210 18300 1.37712 8.07776 52.4925 61.9914 62.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 3.2e-05 512 180 390 486400 34.8521 13.1692 139.126 412.232 599.623 599.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000512 512 170 320 26400 1.56931 0.820704 6.12099 41.9758 50.6177 50.7286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.001024 4096 310 700 11400 2.72797 33.2467 104.446 140.508 140.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 6.4e-05 4096 115 4460 105600 183.21 55.5357 2787.13 1668.08 4694.16 4694.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 3.2e-05 4096 130 18050 560800 375.506 201.028 55507.2 5760.71 61845.5 61846.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 0.000128 4096 230 6250 128000 23.2779 28.4128 3984.81 837.669 4874.25 4874.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 3.2e-05 4096 480 3590 542976 214.764 128.095 11242.1 3791.55 15376.8 15377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 3.2e-05 1024 140 670 591360 46.2433 26.8928 564.976 837.159 1475.43 1475.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.001024 1024 150 990 12992 0.796672 0.776256 15.8682 50.0836 67.5964 67.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.001024 2048 50 210 18256 1.37238 8.33126 52.386 62.1325 62.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 3.2e-05 512 180 390 487424 34.9503 13.1871 142.767 414.147 605.287 605.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000512 512 170 320 26880 1.55165 0.82 6.34787 42.0295 50.8793 50.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.001024 4096 310 700 11424 2.72013 34.1032 104.71 141.577 141.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 6.4e-05 4096 115 4460 107520 182.628 55.6743 2893.97 1674.54 4807.01 4807.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 3.2e-05 4096 130 18050 560000 375.224 201.547 56463.5 5782.64 62823.9 62824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 0.000128 4096 230 6250 128128 23.1096 28.3572 4060.64 838.949 4951.14 4951.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 3.2e-05 4096 480 3590 542400 214.864 128.045 11352.6 3808.33 15504.1 15504.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 3.2e-05 1024 140 670 591360 46.3767 26.9348 571.009 837.698 1482.19 1482.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.001024 1024 150 990 12960 0.798528 0.777216 15.9209 50.0009 67.5746 67.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.001024 2048 50 210 18240 1.37552 8.24934 52.3604 62.0272 62.0841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 3.2e-05 512 180 390 476160 35.8635 13.1728 141.328 412.53 603.138 603.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000512 512 170 320 26880 1.55254 0.8192 6.46144 43.1154 52.0775 52.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.001024 4096 310 700 11400 2.72656 34.1644 104.628 141.561 141.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 6.4e-05 4096 115 4460 103680 184.371 55.632 2818.73 1670.6 4729.54 4729.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 3.2e-05 4096 130 18050 559680 376.185 201.616 57156.4 5773.38 63508.7 63509.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 0.000128 4096 230 6250 128160 23.1631 28.3768 4110.94 838.293 5000.85 5000.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 3.2e-05 4096 480 3590 542720 215.119 128.074 10972.1 3791.28 15106.9 15107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 3.2e-05 1024 140 670 591872 46.2577 27.0684 552.705 837.873 1464.06 1464.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.001024 1024 150 990 13056 0.792928 0.783808 15.5203 49.9922 67.1641 67.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.001024 2048 50 210 18176 1.36902 7.9865 52.1607 61.558 61.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 3.2e-05 512 180 390 491520 35.4165 13.3281 140.786 417.685 607.461 607.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000512 512 170 320 26624 1.58026 0.832064 6.13667 42.7647 51.4464 51.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.001024 4096 310 700 11392 2.7263 33.1323 104.532 140.433 140.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 6.4e-05 4096 115 4460 106496 182.688 55.5362 2796.75 1687 4722.18 4722.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 3.2e-05 4096 130 18050 560128 374.923 201.108 55094.1 5779.27 61450.5 61451.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 0.000128 4096 230 6250 128000 23.0851 28.3238 3958.89 837.157 4847.54 4847.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 3.2e-05 4096 480 3590 542208 214.45 127.818 11072.4 3802.94 15217.9 15218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 3.2e-05 1024 140 670 589824 46.3455 26.8617 553.359 836.585 1463.32 1463.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.001024 1024 150 990 13056 0.796672 0.776096 15.6605 50.0788 67.3841 67.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.001024 2048 50 210 18048 1.36707 8.16198 51.9896 61.5619 61.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 3.2e-05 512 180 390 466944 36.5758 13.1297 134.752 412.242 596.946 597.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000512 512 170 320 26112 1.57187 0.819904 6.13178 43.0458 51.7006 51.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.001024 4096 310 700 11328 2.7271 33.2469 104.544 140.56 140.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 6.4e-05 4096 115 4460 98304 183.599 54.929 2603.83 1666.68 4509.24 4509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 3.2e-05 4096 130 18050 559104 375.015 201.469 56051 5776.99 62405.6 62406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 0.000128 4096 230 6250 127872 23.0842 28.3118 3999.57 837.538 4888.58 4888.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 3.2e-05 4096 480 3590 542400 215.499 128.217 11742.6 3809.27 15895.9 15896.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 3.2e-05 1024 140 670 592000 46.2856 26.935 590.182 837.807 1501.37 1501.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.001024 1024 150 990 12800 0.800768 0.778208 16.4212 50.1124 68.186 68.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.001024 2048 50 210 18200 1.37626 8.75437 52.4633 62.6367 62.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 3.2e-05 512 180 390 486400 34.8176 13.1564 148.973 412.58 609.764 609.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000512 512 170 320 25600 1.58672 0.818688 6.48701 43.0003 52.0192 52.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.001024 4096 310 700 11200 2.71002 35.1427 103.981 141.875 141.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 6.4e-05 4096 115 4460 102400 182.483 55.0265 2890.69 1652.01 4780.41 4780.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 3.2e-05 4096 130 18050 560000 374.392 200.656 60167.5 5819.21 66562.9 66563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 0.000128 4096 230 6250 128000 23.1772 28.3939 4277.33 852.787 5181.77 5181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 3.2e-05 4096 480 3590 542720 214.894 128.106 13757.4 3796.12 17896.8 17897.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 3.2e-05 1024 140 670 589824 46.0592 26.8314 691.641 836.091 1600.78 1600.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.001024 1024 150 990 12800 0.792576 0.767296 19.2461 49.8433 70.7213 70.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.001024 2048 50 210 17920 1.36134 10.0759 51.8729 63.3518 63.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 3.2e-05 512 180 390 491520 35.3947 13.3217 178.037 418.163 645.158 645.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000512 512 170 320 24576 1.52813 0.78096 7.30835 42.4894 52.2386 52.3486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.001024 4096 310 700 11264 2.73123 41.7079 104.635 149.115 149.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 6.4e-05 4096 115 4460 106496 182.606 55.5356 3505.05 1673.11 5416.49 5416.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 3.2e-05 4096 130 18050 559104 378.587 202.727 68670.1 5828.89 75081.4 75082.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 0.000128 4096 230 6250 127488 23.0923 28.3238 4922.62 837.186 5811.3 5811.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 3.2e-05 4096 480 3585 543488 214.416 127.928 9628.94 3788.93 13760.5 13760.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 3.2e-05 1024 140 675 591360 46.5167 26.884 596.123 837.739 1507.42 1507.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 0.001024 1024 150 990 13312 0.802656 0.76736 13.3543 51.2645 66.2585 66.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 0.001024 2048 50 210 18368 1.37405 6.85843 52.4223 60.695 60.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 3.2e-05 512 180 390 487424 35.8864 13.3243 121.454 417.617 588.545 588.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000512 512 170 330 27136 1.5616 0.82944 8.95744 42.7987 54.2742 54.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 840 0.001024 4096 310 705 11488 2.7368 55.1975 104.842 162.818 162.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 400 6.4e-05 4096 115 4470 107520 182.77 55.5955 2472.54 1675.54 4386.66 4386.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 3.2e-05 4096 130 18060 560896 373.342 200.681 48370.4 5757.42 54703 54703.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 0.000128 4096 230 6255 128256 23.0914 28.3362 3480.42 838.029 4369.96 4370.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 3.2e-05 4096 480 3585 543360 215.578 128.21 9703.43 3810.38 13857.9 13858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 3.2e-05 1024 140 675 591360 46.5675 26.9514 489.689 840.145 1403.52 1403.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 0.001024 1024 150 990 13280 0.797248 0.768 13.5964 51.2574 66.4913 66.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.001024 2048 50 210 18360 1.37235 6.9649 52.4285 60.8085 60.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 3.2e-05 512 180 390 491520 35.822 13.3814 122.493 419.06 590.999 591.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000512 512 170 330 26880 1.56752 0.825312 5.47386 43.7749 51.7715 51.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 840 0.001024 4096 310 705 11480 2.73408 58.6629 104.857 166.296 166.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 400 6.4e-05 4096 115 4470 107520 183.321 55.7097 2494.19 1675.68 4409.1 4409.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 3.2e-05 4096 130 18060 560960 375.581 201.263 48728.8 5758.78 55065.5 55066.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 0.000128 4096 230 6255 128240 23.2364 28.3962 3506.77 838.209 4396.7 4396.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 3.2e-05 4096 480 3585 543360 214.878 128.035 9683.95 3807.7 13834.8 13835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 3.2e-05 1024 140 675 591360 46.4828 26.9189 486.323 837.479 1397.36 1397.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.001024 1024 150 990 13248 0.7992 0.780288 13.5528 51.1969 66.4023 66.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.001024 2048 50 210 18336 1.3729 6.93027 52.3793 60.7235 60.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 3.2e-05 512 180 390 485376 35.7068 13.2997 122.307 416.262 587.813 588.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000512 512 170 330 26880 1.56739 0.827584 5.50608 42.6093 50.6419 50.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 840 0.001024 4096 310 705 11472 2.74026 57.0659 104.843 164.693 164.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 400 6.4e-05 4096 115 4470 107520 182.836 55.6569 2489.14 1672.88 4400.71 4400.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 3.2e-05 4096 130 18060 560640 374.388 201.125 48683.5 5762.24 55022.3 55023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 0.000128 4096 230 6255 128256 23.139 28.3709 3508.35 838.275 4398.21 4398.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 3.2e-05 4096 480 3585 542976 215.648 128.165 9842.44 3810.61 13997.2 13997.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 3.2e-05 1024 140 675 591360 46.6246 26.9524 500.914 838.476 1413.13 1413.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.001024 1024 150 990 13216 0.79872 0.779872 13.9496 51.2101 66.812 66.8784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.001024 2048 50 210 18368 1.3791 7.15162 52.536 61.1117 61.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 3.2e-05 512 180 390 487424 36.0437 13.372 125.717 418.793 594.164 594.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000512 512 170 330 26880 1.58013 0.83152 5.67606 42.9829 51.2024 51.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 840 0.001024 4096 310 705 11424 2.72794 59.0651 104.729 166.565 166.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 400 6.4e-05 4096 115 4470 107520 183.315 55.7091 2539.07 1674.6 4452.9 4453.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 3.2e-05 4096 130 18060 560448 375.464 201.049 49499 5764.21 55840.8 55841.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 0.000128 4096 230 6255 128240 23.2112 28.3822 3564.03 838.75 4454.46 4454.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 3.2e-05 4096 480 3585 543232 214.678 127.916 10070.9 3806.15 14219.9 14220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 3.2e-05 1024 140 675 590848 46.4026 26.8814 511.5 837.633 1422.57 1422.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.001024 1024 150 990 13312 0.80432 0.78656 14.2364 51.301 67.1977 67.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.001024 2048 50 210 18304 1.37197 7.29578 52.3238 61.035 61.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 3.2e-05 512 180 390 483328 36.2154 13.3267 128.111 417.61 595.504 595.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000512 512 170 330 27136 1.56685 0.82944 5.91658 43.7625 52.2066 52.3141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.001024 4096 310 705 11456 2.7393 30.7922 104.813 138.386 138.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 400 6.4e-05 4096 115 4470 106496 182.791 55.5232 2543 1669.76 4451.27 4451.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 3.2e-05 4096 130 18060 560640 373.791 200.773 48095 5755.76 54426.4 54427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 0.000128 4096 230 6255 128256 23.1399 28.3348 3589.63 837.935 4479.11 4479.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 3.2e-05 4096 480 3585 542592 215.039 128.151 11329.4 3811.3 15484.1 15484.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 3.2e-05 1024 140 675 590976 46.4757 26.9456 577.37 838.231 1489.18 1489.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.001024 1024 150 990 13248 0.804864 0.781504 16.2001 51.3148 69.1733 69.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.001024 2048 50 210 18288 1.37043 8.3968 52.3633 62.1734 62.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 3.2e-05 512 180 390 479232 35.883 13.2184 143.508 414.599 607.457 607.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000512 512 170 330 26496 1.57251 0.822592 6.54528 43.2881 52.358 52.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.001024 4096 310 705 11448 2.74131 34.8967 104.94 142.622 142.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 400 6.4e-05 4096 115 4470 105984 183.129 55.6134 2882.98 1670.49 4792.43 4792.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 3.2e-05 4096 130 18060 559872 376.397 201.444 57010.8 5781.09 63370.9 63371.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 0.000128 4096 230 6255 128160 23.1457 28.4193 4094.25 838.662 4984.56 4984.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 3.2e-05 4096 480 3585 542720 215.023 128.162 11052.5 3810.05 15206 15206.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 3.2e-05 1024 140 675 591360 46.3038 26.923 564.963 837.903 1476.25 1476.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.001024 1024 150 990 13120 0.800448 0.782944 15.6914 51.1926 68.5409 68.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.001024 2048 50 210 18320 1.3745 8.24934 52.4231 62.0889 62.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 3.2e-05 512 180 390 491520 35.6581 13.3675 143.496 419.019 611.782 611.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000512 512 170 330 26240 1.56141 0.81936 6.36643 43.5435 52.4242 52.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.001024 4096 310 705 11440 2.7433 33.919 104.843 141.548 141.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 6.4e-05 4096 115 4470 107520 182.843 55.6585 2852.99 1675.81 4767.49 4767.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 3.2e-05 4096 130 18060 560640 373.38 201.015 55740.7 5758.09 62074.3 62075.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 0.000128 4096 230 6255 128160 23.1036 28.3711 3998.16 838.295 4888.01 4888.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 3.2e-05 4096 480 3585 542976 214.004 127.903 11768.5 3806.02 15916.7 15917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 3.2e-05 1024 140 675 589824 46.2648 26.8639 599.992 836.46 1509.74 1509.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.001024 1024 150 990 13248 0.800768 0.780288 16.8973 51.2608 69.8137 69.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.001024 2048 50 210 18240 1.36806 8.79734 52.2526 62.4622 62.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 3.2e-05 512 180 390 479232 35.4046 13.1215 149.287 412.174 610.226 610.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000512 512 170 330 26112 1.56272 0.822464 6.69824 41.8595 51.0733 51.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.001024 4096 310 705 11424 2.73715 36.5107 104.844 144.135 144.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 6.4e-05 4096 115 4470 104448 182.722 55.3501 2946.07 1665.2 4849.55 4849.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 3.2e-05 4096 130 18060 559872 374.237 201.468 59230.6 5776.74 65584.1 65585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 0.000128 4096 230 6255 128064 23.0356 28.3377 4242.58 837.855 5131.88 5131.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 3.2e-05 4096 480 3585 543200 215.647 128.316 11709.1 3809.01 15862.4 15862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 3.2e-05 1024 140 675 590400 46.5303 26.9599 598.072 836.884 1508.61 1508.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.001024 1024 150 990 13200 0.802816 0.781952 16.8858 51.2738 69.8172 69.8839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.001024 2048 50 210 18300 1.37606 8.70138 52.418 62.5379 62.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 3.2e-05 512 180 390 473600 36.0614 13.1666 146.874 412.141 608.481 608.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000512 512 170 330 26400 1.57082 0.8192 6.7569 42.9111 52.1912 52.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.001024 4096 310 705 11400 2.73248 36.055 104.726 143.557 143.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 6.4e-05 4096 115 4470 105600 182.994 55.5338 2963.24 1665.45 4867.41 4867.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 3.2e-05 4096 130 18060 560800 375.01 201.056 58853.4 5759.13 65189.6 65190.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 0.000128 4096 230 6255 128000 23.2448 28.4031 4226.2 837.458 5115.38 5115.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 3.2e-05 4096 480 3585 542976 214.733 128.098 11807.7 3811.24 15962.1 15962.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 3.2e-05 1024 140 675 589568 46.362 26.904 601.045 837.294 1511.77 1511.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.001024 1024 150 990 12992 0.795008 0.776288 16.5038 50.0786 68.2295 68.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.001024 2048 50 210 18256 1.37216 8.78854 52.3839 62.5889 62.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 3.2e-05 512 180 390 473088 36.2077 13.1863 147.448 413.95 611.034 611.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000512 512 170 330 25984 1.57536 0.821248 6.72515 42.0956 51.3483 51.4595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.001024 4096 310 705 11312 2.72358 36.0386 104.429 143.236 143.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 6.4e-05 4096 115 4470 107520 182.591 55.6658 3044.72 1674.79 4957.97 4958.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 3.2e-05 4096 130 18060 560000 375.041 201.586 59272.4 5783.32 65633.4 65634.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 0.000128 4096 230 6255 128128 23.0912 28.3695 4256.4 838.896 5146.84 5146.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 3.2e-05 4096 480 3585 542400 214.652 138.504 11657.6 3789.55 15800.6 15800.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 3.2e-05 1024 140 675 589440 46.5542 26.9339 591.44 837.792 1502.88 1503.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.001024 1024 150 990 12960 0.79856 0.776896 16.1785 50.0033 67.8316 67.8985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.001024 2048 50 210 18240 1.37011 8.71014 52.3709 62.4932 62.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 3.2e-05 512 180 390 476160 35.794 13.1559 145.885 412.587 607.667 607.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000512 512 170 330 25920 1.57347 0.82048 6.56704 41.8984 50.993 51.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.001024 4096 310 705 11400 2.73798 35.8332 104.945 143.56 143.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 6.4e-05 4096 115 4470 103680 184.285 55.6225 2903.62 1670.6 4814.32 4814.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 3.2e-05 4096 130 18060 559680 375.168 200.764 58630.6 5774.02 64981.7 64982.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 0.000128 4096 230 6255 127920 23.1592 28.3793 4213.09 838.374 5103.08 5103.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 3.2e-05 4096 480 3585 542720 215.106 128.096 11177.2 3813.14 15333.9 15334.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 3.2e-05 1024 140 675 589824 46.441 26.8861 567.138 838.47 1479.1 1479.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.001024 1024 150 990 13056 0.798176 0.77824 15.7008 50.0128 67.3635 67.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.001024 2048 50 210 18176 1.37011 8.32387 52.2014 61.9379 61.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 3.2e-05 512 180 390 475136 36.9912 13.328 139.471 417.991 608.017 608.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000512 512 170 330 26624 1.5825 0.831552 6.50752 42.785 51.8362 51.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.001024 4096 310 705 11392 2.74186 34.3799 104.918 142.086 142.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 6.4e-05 4096 115 4470 106496 182.682 55.5663 2854.07 1672.09 4764.61 4764.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 3.2e-05 4096 130 18060 560128 374.748 201.112 56143 5783.41 62503.4 62504.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 0.000128 4096 230 6255 128000 23.0851 28.3315 4031.99 837.657 4921.14 4921.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 3.2e-05 4096 480 3585 542208 214.316 127.867 12864.7 3803.47 17010.6 17010.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 3.2e-05 1024 140 675 589824 46.2801 26.8637 657.917 836.707 1567.93 1568.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.001024 1024 150 990 13056 0.795008 0.777568 18.6368 50.0771 70.36 70.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.001024 2048 50 210 18048 1.36426 9.63789 51.9987 63.0455 63.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 3.2e-05 512 180 390 466944 36.5432 13.1232 160.176 412.304 622.394 622.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000512 512 170 330 26112 1.57296 0.8192 7.3993 41.9251 51.848 51.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.001024 4096 310 705 11328 2.73818 39.366 104.858 147.005 147.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 6.4e-05 4096 115 4470 98304 183.427 54.934 3035.06 1653.46 4927.08 4927.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 3.2e-05 4096 130 18060 559104 374.654 201.485 64502.2 5797.67 70877.2 70878.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 0.000128 4096 230 6255 127872 23.0504 28.3346 4619.08 837.63 5508.17 5508.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 3.2e-05 4096 480 3585 542400 215.527 128.219 12995 3809.75 17148.8 17149.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 3.2e-05 1024 140 675 588800 46.6658 26.9353 654.979 837.907 1566.65 1566.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.001024 1024 150 990 12800 0.79984 0.773984 18.7385 50.111 70.4968 70.5615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.001024 2048 50 210 18200 1.37594 9.55776 52.4733 63.4491 63.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 3.2e-05 512 180 390 460800 37.2342 13.1642 158.925 412.646 622.209 622.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000512 512 170 330 25600 1.58477 0.821248 7.41152 43.0076 52.958 53.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.001024 4096 310 705 11200 2.72054 38.8931 104.301 145.959 146.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 6.4e-05 4096 115 4470 102400 182.473 55.0492 3200.38 1650.54 5088.64 5088.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 3.2e-05 4096 130 18060 560000 374.211 200.675 66594.9 5765.33 72936.2 72937.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 0.000128 4096 230 6255 128000 23.1711 28.3955 4737.4 838.801 5627.84 5627.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 3.2e-05 4096 480 3585 542720 214.969 128.111 11882.4 3795.75 16021.6 16021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 3.2e-05 1024 140 675 585728 46.6189 26.8227 599.411 836.02 1509.03 1509.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.001024 1024 150 990 12800 0.7904 0.76144 16.5621 49.8461 68.032 68.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.001024 2048 50 210 17920 1.35709 8.85706 51.8636 62.1202 62.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 3.2e-05 512 180 390 458752 38.4251 13.3247 144.59 418.118 614.696 614.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000512 512 170 330 24576 1.52528 0.779904 6.64726 42.4837 51.5682 51.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.001024 4096 310 705 11264 2.74022 36.096 104.932 143.812 143.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 6.4e-05 4096 115 4470 106496 182.549 55.554 3030.98 1672.71 4941.99 4942.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 3.2e-05 4096 130 18060 559104 378.594 202.803 59473.7 5828.29 65884.5 65885.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 0.000128 4096 230 6255 127488 23.0785 28.3173 4263.86 837.147 5152.48 5152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 3.2e-05 4096 480 3600 543232 214.495 128.018 9078.86 3790.35 13212 13212.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 3.2e-05 1024 140 680 592384 46.3154 26.8841 575.688 837.858 1486.91 1487.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 0.001024 1024 150 1000 13312 0.800768 0.766208 12.8124 51.2617 65.7147 65.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.001024 2048 50 220 18336 1.37766 6.79952 52.4789 60.7019 60.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 3.2e-05 512 180 400 487424 35.848 13.3245 115.643 417.738 582.819 583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000512 512 170 320 27136 1.56058 0.831488 5.14675 42.6396 50.309 50.4318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 840 0.001024 4096 310 700 11552 2.7304 54.3867 104.882 162.043 162.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 400 6.4e-05 4096 115 4460 107520 182.666 55.5956 2329.6 1675.41 4243.48 4243.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 3.2e-05 4096 130 18060 560896 373.143 200.626 45506.9 5757.15 51838.9 51839.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 0.000128 4096 230 6260 128256 23.1077 28.3332 3273.62 837.93 4163.07 4163.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 3.2e-05 4096 480 3600 543360 215.434 128.491 10213.1 3801.67 14359 14359.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 3.2e-05 1024 140 680 592640 46.3435 26.9578 524.001 838.354 1435.82 1435.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 0.001024 1024 150 1000 13280 0.7992 0.78592 14.5278 51.2687 67.4542 67.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.001024 2048 50 220 18320 1.37626 7.75386 52.4941 61.6656 61.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 3.2e-05 512 180 400 486400 36.1847 13.3812 131.355 419.392 600.553 600.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000512 512 170 320 26880 1.56893 0.826752 5.79898 43.8237 52.145 52.2549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 840 0.001024 4096 310 700 11520 2.73037 59.8467 104.825 167.448 167.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 400 6.4e-05 4096 115 4460 107520 183.234 55.7197 2619.49 1676.65 4535.29 4535.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 3.2e-05 4096 130 18060 560960 375.177 201.209 51308.1 5762.11 57647.7 57648.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 0.000128 4096 230 6260 128240 23.1834 28.3873 3691.69 838.601 4581.94 4582.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 3.2e-05 4096 480 3600 542976 215.294 128.174 9475.69 3809.76 13629.2 13629.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 3.2e-05 1024 140 680 592128 46.3078 26.9171 484.197 837.524 1395.1 1395.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.001024 1024 150 1000 13248 0.79856 0.77824 13.3566 51.1909 66.1957 66.2635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.001024 2048 50 220 18288 1.37296 7.20986 52.3918 61.018 61.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 3.2e-05 512 180 400 485376 35.6877 13.3014 121.634 416.268 587.13 587.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000512 512 170 320 26880 1.56637 0.827392 5.4113 42.6033 50.5431 50.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 840 0.001024 4096 310 700 11520 2.73642 53.3597 104.793 160.932 160.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 400 6.4e-05 4096 115 4460 105984 183.671 55.6485 2397.3 1672.99 4309.81 4309.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 3.2e-05 4096 130 18060 560640 374.326 201.167 47522.6 5762.36 53861.5 53862.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 0.000128 4096 230 6260 128256 23.1452 28.3791 3426.64 838.206 4316.45 4316.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 3.2e-05 4096 480 3600 542976 215.592 128.184 9611.96 3809.79 13765.8 13766.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 3.2e-05 1024 140 680 592256 46.4281 26.9492 493.791 838.284 1405.61 1405.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.001024 1024 150 1000 13216 0.800384 0.776352 13.8544 51.2025 66.7061 66.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.001024 2048 50 220 18312 1.37734 7.34416 52.5184 61.2814 61.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 3.2e-05 512 180 400 487424 35.9996 13.3758 124.239 418.741 592.597 592.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000512 512 170 320 26880 1.5841 0.831456 5.53805 43.6708 51.7528 51.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.001024 4096 310 700 11480 2.72544 29.4052 104.7 136.874 136.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 400 6.4e-05 4096 115 4460 105728 184.28 55.7098 2428.89 1674.04 4343.11 4343.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 3.2e-05 4096 130 18060 560448 375.221 201.045 48248.9 5763.05 54589.2 54590.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 0.000128 4096 230 6260 128128 23.1997 28.3814 3472.63 838.529 4362.81 4362.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 3.2e-05 4096 480 3600 542720 215.115 128.045 9743.16 3793.89 13880.5 13880.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 3.2e-05 1024 140 680 591872 46.252 26.8821 499.791 838.6 1411.68 1411.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.001024 1024 150 1000 13312 0.8032 0.784896 13.8707 51.3258 66.8578 66.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.001024 2048 50 220 18304 1.38112 7.5305 52.5217 61.4764 61.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 3.2e-05 512 180 400 483328 36.1695 13.3243 124.303 418.116 592.148 592.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000512 512 170 320 27136 1.56515 0.831552 5.64195 43.6702 51.8412 51.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.001024 4096 310 700 11520 2.73194 29.7921 104.968 137.533 137.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 400 6.4e-05 4096 115 4460 106496 182.708 55.5151 2459.09 1671.53 4369.03 4369.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 3.2e-05 4096 130 18060 560640 373.684 200.792 46356.8 5762.33 52694.7 52695.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 0.000128 4096 230 6260 128256 23.1375 28.3383 3475.29 838.916 4365.76 4365.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 3.2e-05 4096 480 3600 542592 214.977 128.124 11869.1 3810.97 16023.4 16023.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 3.2e-05 1024 140 680 592128 46.2658 26.9455 610.835 838.171 1522.38 1522.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.001024 1024 150 1000 13248 0.805728 0.77712 17.1369 51.3128 70.1067 70.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.001024 2048 50 220 18288 1.37475 9.33069 52.5026 63.2506 63.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 3.2e-05 512 180 400 479232 35.8401 13.2116 151.825 414.573 615.693 615.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000512 512 170 320 26496 1.56986 0.823232 6.77222 42.1468 51.4435 51.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.001024 4096 310 700 11448 2.72637 36.4598 104.625 143.854 143.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 400 6.4e-05 4096 115 4460 105984 182.988 55.6056 3009.59 1670.38 4918.76 4918.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 3.2e-05 4096 130 18060 559872 376.105 201.455 59545.4 5780.58 65904.6 65905.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 0.000128 4096 230 6260 128160 23.1347 28.3791 4285.73 838.571 5175.89 5175.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 3.2e-05 4096 480 3600 542592 214.57 128.156 8220.57 3826.16 12389.7 12390
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 3.2e-05 1024 140 680 592128 46.1326 26.9169 424.043 837.395 1334.65 1334.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.001024 1024 150 1000 12960 0.799168 0.774944 11.9463 51.1857 64.7799 64.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.001024 2048 50 220 18144 1.3703 6.54611 52.247 60.2069 60.2638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 3.2e-05 512 180 400 460800 36.3412 13.0487 102.233 407.974 559.839 560.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000512 512 170 320 25344 1.57197 0.809344 4.70605 41.275 48.4892 48.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.001024 4096 310 700 11376 2.72794 25.4075 104.519 132.697 132.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 400 6.4e-05 4096 115 4460 101376 183.555 55.1943 1993.88 1656.35 3889.16 3889.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 3.2e-05 4096 130 18060 559872 374.865 201.229 41185.9 5777.31 47540.4 47541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 0.000128 4096 230 6260 128160 23.0964 28.379 2963.5 837.955 3853.01 3853.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 3.2e-05 4096 480 3600 542720 214.866 128.197 11533.9 3813.01 15690.3 15690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 3.2e-05 1024 140 680 592640 46.1379 26.9277 590.84 838.735 1502.8 1502.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.001024 1024 150 1000 13120 0.79872 0.781216 16.5015 51.2176 69.3722 69.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.001024 2048 50 220 18240 1.3712 8.84714 52.395 62.6565 62.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 3.2e-05 512 180 400 481280 36.5096 13.3837 147.35 419.377 616.86 617.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000512 512 170 320 26240 1.56384 0.8208 6.52403 41.4033 50.4433 50.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.001024 4096 310 700 11440 2.72589 35.2391 104.624 142.634 142.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 6.4e-05 4096 115 4460 107520 182.736 55.6763 2967.93 1677.05 4883.6 4883.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 3.2e-05 4096 130 18060 560640 373.247 201.003 58426.8 5762.61 64764.8 64765.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 0.000128 4096 230 6260 128160 23.0956 28.3916 4194.65 838.797 5085.02 5085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 3.2e-05 4096 480 3600 542720 214.475 128.084 8030.31 3791.36 12164.5 12164.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 3.2e-05 1024 140 680 591360 46.1721 26.8883 411.83 837.956 1323.01 1323.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.001024 1024 150 1000 12800 0.794912 0.786432 11.3332 50.0309 63.0156 63.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.001024 2048 50 220 18080 1.36701 6.39181 52.1304 59.9312 59.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 3.2e-05 512 180 400 471040 36.1077 13.1231 101.762 412.187 563.441 563.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000512 512 170 320 25600 1.57808 0.8192 4.6089 42.9519 50.0907 50.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.001024 4096 310 700 11360 2.72589 24.7548 104.532 132.057 132.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 400 6.4e-05 4096 115 4460 107520 182.405 55.593 2062.93 1675.97 3977.1 3977.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 3.2e-05 4096 130 18060 560640 372.642 200.765 40452.1 5761.04 46787.6 46788.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 0.000128 4096 230 6260 127680 23.0462 28.3158 2891.68 836.909 3780.03 3780.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 3.2e-05 4096 480 3600 542208 214.73 128.029 10804.4 3793.68 14941.1 14941.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 3.2e-05 1024 140 680 591360 46.0983 27.2228 552.211 837.086 1462.78 1462.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.001024 1024 150 1000 13248 0.79968 0.782528 15.5377 51.2845 68.478 68.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.001024 2048 50 220 18240 1.37418 8.30675 52.4288 62.1535 62.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 3.2e-05 512 180 400 479232 35.4036 13.1242 137.047 412.482 598.295 598.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000512 512 170 320 26112 1.56426 0.819072 6.05072 41.8821 50.4455 50.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.001024 4096 310 700 11424 2.72243 33.1123 104.616 140.495 140.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 6.4e-05 4096 115 4460 104448 182.756 55.3521 2705.87 1666.28 4610.46 4610.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 3.2e-05 4096 130 18060 559872 374.313 201.462 54799.9 5780.75 61157.6 61158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 0.000128 4096 230 6260 128064 23.0502 28.3333 3925.02 838.475 4814.95 4815.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 3.2e-05 4096 480 3600 540672 215.17 128.107 7651.75 3814.82 11810.1 11810.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 3.2e-05 1024 140 680 589824 46.2685 26.8698 391.428 837.47 1302.2 1302.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.001024 1024 150 1000 13056 0.797408 0.780704 11.0981 50.0994 62.8491 62.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.001024 2048 50 220 18048 1.36397 6.10918 52.1825 59.6976 59.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 3.2e-05 512 180 400 466944 36.5472 13.13 95.6858 412.621 558.226 558.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000512 512 170 320 26112 1.5736 0.821024 4.44333 42.726 49.6956 49.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.001024 4096 310 700 11328 2.72086 23.6076 104.639 131.01 131.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 400 6.4e-05 4096 115 4460 98304 183.455 54.9263 1803.56 1650.43 3692.58 3692.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 3.2e-05 4096 130 18060 559104 374.598 201.466 38640.1 5782.25 44999.5 45000.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 0.000128 4096 230 6260 127872 23.0565 28.3259 2770.59 838.285 3660.33 3660.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 3.2e-05 4096 480 3600 543200 215.608 128.37 11251.8 3812.41 15408.4 15408.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 3.2e-05 1024 140 680 592000 46.2918 26.9575 577.668 837.687 1488.77 1488.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.001024 1024 150 1000 13200 0.803296 0.778496 16.0494 51.3014 69.0086 69.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.001024 2048 50 220 18200 1.36806 8.80365 52.3361 62.5488 62.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 3.2e-05 512 180 400 473600 36.0473 13.1645 141.512 412.523 603.48 603.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000512 512 170 320 26400 1.57264 0.817568 6.46474 42.9375 51.9249 52.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.001024 4096 310 700 11400 2.72394 34.4616 104.516 141.742 141.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 6.4e-05 4096 115 4460 105600 183.049 55.5337 2838.17 1667.07 4744.03 4744.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 3.2e-05 4096 130 18060 560800 375.131 201.128 56457.8 5764.4 62799.6 62800.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 0.000128 4096 230 6260 128000 23.2334 28.4131 4051.58 838.059 4941.37 4941.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 3.2e-05 4096 480 3600 542400 215.49 128.196 7867.08 3809.04 12020.1 12020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 3.2e-05 1024 140 680 592000 46.246 26.9417 406.49 837.725 1317.57 1317.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.001024 1024 150 1000 12800 0.802528 0.7808 11.1904 50.1139 62.9613 63.0292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.001024 2048 50 220 18000 1.36566 6.21606 52.0633 59.6898 59.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 3.2e-05 512 180 400 460800 37.2568 13.1607 97.6956 412.546 560.903 561.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000512 512 170 320 25600 1.58966 0.821888 4.5649 43.0027 50.1128 50.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.001024 4096 310 700 11200 2.71139 23.8346 103.976 130.565 130.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 6.4e-05 4096 115 4460 102400 182.423 55.0441 1926.53 1650.15 3814.34 3814.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 3.2e-05 4096 130 18060 560000 374.13 200.721 39263.5 5764.11 45603.6 45604.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 0.000128 4096 230 6260 128000 23.155 28.3894 2819.56 838.664 3709.85 3709.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 3.2e-05 4096 480 3600 542976 214.634 128.068 14228 3807.54 18378.5 18378.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1580 3.2e-05 1024 140 680 591360 46.1628 26.9189 730.04 836.468 1639.76 1639.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.001024 1024 150 1000 12992 0.796832 0.777056 20.9725 50.0555 72.6781 72.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.001024 2048 50 220 18256 1.37626 11.1217 52.479 65.022 65.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 3.2e-05 512 180 400 473088 36.2153 13.1858 180.303 413.556 643.517 643.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000512 512 170 320 25984 1.57507 0.823296 8.07466 42.0711 52.6786 52.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.001024 4096 310 700 11424 2.72634 43.674 104.625 151.071 151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 6.4e-05 4096 115 4460 103936 184.024 55.6564 3534.01 1673.09 5446.98 5447.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 3.2e-05 4096 130 18060 560000 374.856 201.535 70882.9 5778.12 77238.6 77239.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 0.000128 4096 230 6260 128128 23.0973 28.399 5089.87 838.096 5979.54 5979.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 3.2e-05 4096 480 3600 541184 214.848 127.996 9422.83 3809.31 13575.3 13575.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1580 3.2e-05 1024 140 680 591360 46.092 26.8718 484.112 836.748 1393.99 1394.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.001024 1024 150 1000 12992 0.801184 0.78448 13.662 51.2658 66.5906 66.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.001024 2048 50 220 18144 1.37776 7.56326 52.4893 61.4739 61.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 3.2e-05 512 180 400 458752 35.772 13.0356 116.634 404.083 569.762 569.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000512 512 170 320 25088 1.55392 0.802304 5.40957 40.7328 48.634 48.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.001024 4096 310 700 11200 2.7176 28.0805 104.036 134.878 134.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 6.4e-05 4096 115 4460 100352 183.164 55.0769 2263.46 1654.91 4156.81 4156.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 3.2e-05 4096 130 18060 559104 374.274 201.693 47164.6 5778.53 53520.2 53521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 0.000128 4096 230 6260 127680 23.0237 28.3191 3377.52 837.676 4266.61 4266.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 3.2e-05 4096 480 3600 542400 214.564 128.034 13716.9 3808.41 17868.2 17868.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 3.2e-05 1024 140 680 591360 46.3295 26.9377 701.319 837.702 1612.45 1612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.001024 1024 150 1000 12960 0.796672 0.772384 20.1534 50.0029 71.7981 71.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.001024 2048 50 220 18240 1.37392 10.5923 52.5026 64.5112 64.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 3.2e-05 512 180 400 476160 35.8052 13.1564 175.02 412.541 636.763 636.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000512 512 170 320 25920 1.57501 0.8192 7.82166 42.9514 53.2987 53.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.001024 4096 310 700 11400 2.72976 42.2973 104.628 149.697 149.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 6.4e-05 4096 115 4460 103680 184.21 55.6154 3404.26 1670.49 5314.76 5314.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 3.2e-05 4096 130 18060 559680 374.901 200.773 68575.2 5802.51 74954.5 74955.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 0.000128 4096 230 6260 127920 23.1296 28.3812 4921.63 838.248 5811.46 5811.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 3.2e-05 4096 480 3600 541440 215.434 128.23 9244.49 3799.33 13387.8 13388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 3.2e-05 1024 140 680 587520 46.2575 26.8472 471.712 835.345 1380.32 1380.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.001024 1024 150 1000 12960 0.799136 0.768 13.1461 51.2624 66.0501 66.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.001024 2048 50 220 18000 1.36806 7.41971 52.1762 61.0063 61.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 3.2e-05 512 180 400 460800 37.1823 13.146 114.294 412.675 577.54 577.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000512 512 170 320 24960 1.59821 0.822688 5.20611 41.9754 49.7347 49.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.001024 4096 310 700 11280 2.72362 28.6266 104.634 136.031 136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 6.4e-05 4096 115 4460 99840 183.324 55.0031 2211.16 1650.57 4100.25 4100.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 3.2e-05 4096 130 18060 558720 378.079 202.028 46096.5 5814.07 52491.8 52492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 0.000128 4096 230 6260 127680 23.0924 28.3709 3307.71 838.882 4198.14 4198.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 3.2e-05 4096 480 3600 542720 214.96 128.057 13398.8 3794.37 17536.5 17536.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 3.2e-05 1024 140 680 591872 46.1525 26.9148 682.434 838.568 1594.23 1594.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.001024 1024 150 1000 13056 0.794592 0.77856 19.8666 50.0166 71.5265 71.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.001024 2048 50 220 18176 1.37421 10.542 52.3498 64.3086 64.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 3.2e-05 512 180 400 475136 36.9315 13.3284 170.01 418.038 638.543 638.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000512 512 170 320 26624 1.58118 0.8376 7.80317 43.7653 54.1172 54.2258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.001024 4096 310 700 11392 2.72374 40.7321 104.624 148.121 148.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 6.4e-05 4096 115 4460 106496 182.543 55.5268 3412.93 1671.82 5323.02 5323.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 3.2e-05 4096 130 18060 560128 374.417 201.08 66831 5784.17 73191.8 73192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 0.000128 4096 230 6260 128000 23.0542 28.323 4789.92 837.681 5679.05 5679.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 3.2e-05 4096 480 3600 542720 214.943 128.097 8961.12 3792.06 13096.5 13096.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 3.2e-05 1024 140 680 589824 46.0842 26.8271 457.57 835.154 1365.81 1365.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.001024 1024 150 1000 12800 0.789472 0.764704 12.7348 49.8175 64.1787 64.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.001024 2048 50 220 17920 1.36397 7.14282 51.9566 60.5075 60.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 3.2e-05 512 180 400 458752 38.4199 13.32 110.12 417.712 579.806 579.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000512 512 170 320 24576 1.52845 0.780288 4.82278 41.4048 48.6702 48.7792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.001024 4096 310 700 11264 2.72589 27.1729 104.523 134.463 134.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 6.4e-05 4096 115 4460 106496 182.565 55.5526 2278.62 1670.85 4187.78 4187.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 3.2e-05 4096 130 18060 559104 378.484 202.711 44641 5822.21 51045.5 51046.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 0.000128 4096 230 6260 127488 23.0798 28.318 3197.76 836.222 4085.46 4085.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 3.2e-05 4096 480 3600 540672 215.225 128.086 11676.5 3795.02 15815.1 15815.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 3.2e-05 1024 140 680 589824 46.2741 26.869 594.015 837.315 1504.63 1504.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.001024 1024 150 1000 13056 0.79872 0.777824 16.9313 50.0972 68.6783 68.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.001024 2048 50 220 18048 1.36602 9.12986 52.1769 62.715 62.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 3.2e-05 512 180 400 466944 36.554 13.1241 145.016 412.579 607.509 607.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000512 512 170 320 26112 1.57302 0.821184 6.65811 41.9414 51.1265 51.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.001024 4096 310 700 11328 2.72598 35.5103 104.624 142.902 142.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 6.4e-05 4096 115 4460 98304 183.448 54.9476 2747.79 1650.34 4636.72 4636.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 3.2e-05 4096 130 18060 559104 374.576 201.521 58890.4 5781.14 65248.7 65249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 0.000128 4096 230 6260 127872 23.0567 28.35 4218.99 838.016 5108.49 5108.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 3.2e-05 4096 480 3600 540672 215.261 128.135 8108.53 3816.85 12269.1 12269.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 3.2e-05 1024 140 680 583680 46.4452 26.7415 414.107 833.523 1320.97 1321.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.001024 1024 150 1000 12288 0.774496 0.749376 11.0218 49.3335 61.9521 62.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.001024 2048 50 220 17664 1.35373 6.45859 51.6724 59.5276 59.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 3.2e-05 512 180 400 442368 35.6355 12.8147 97.2024 396.268 542.155 542.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000512 512 170 320 24576 1.53827 0.785856 4.65946 40.7045 47.8202 47.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.001024 4096 310 700 11136 2.72477 24.0951 104.64 131.505 131.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 6.4e-05 4096 115 4460 98304 183.549 54.9545 1910.42 1651.41 3800.53 3800.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 3.2e-05 4096 130 18060 559104 375.337 200.822 40685.2 5790.25 47052.7 47053.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 0.000128 4096 230 6260 126720 23.0625 28.3095 2888.1 835.043 3774.59 3774.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 3.2e-05 4096 480 3600 542400 215.527 128.221 11927.8 3787.4 16059.3 16059.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 3.2e-05 1024 140 680 592000 46.2521 26.9372 614.233 837.237 1524.82 1524.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.001024 1024 150 1000 12800 0.79872 0.776736 17.0343 50.0838 68.766 68.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.001024 2048 50 220 18000 1.36467 9.35795 52.0356 62.8019 62.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 3.2e-05 512 180 400 460800 37.2494 13.1643 148.028 412.295 610.975 611.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000512 512 170 320 25600 1.5849 0.823296 6.88016 41.9334 51.3524 51.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.001024 4096 310 700 11200 2.71341 36.0449 103.907 142.71 142.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 6.4e-05 4096 115 4460 102400 182.418 55.0468 2929.9 1649.26 4816.83 4816.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 3.2e-05 4096 130 18060 560000 374.203 200.711 60852.9 5760.85 67189.7 67190.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 0.000128 4096 230 6260 128000 23.1645 28.4037 4321.16 838.08 5210.89 5210.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 3.2e-05 4096 480 3600 540800 215.585 128.301 8538.25 3797.58 12680 12680.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 3.2e-05 1024 140 680 588800 45.9451 26.7843 433.51 833.252 1339.65 1339.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 0.001024 1024 150 1000 12000 0.774848 0.73984 11.4497 49.2921 62.3284 62.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.001024 2048 50 220 17600 1.34554 6.73622 51.4908 59.6161 59.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 3.2e-05 512 180 400 460800 37.1778 13.1395 105.516 412.365 568.44 568.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000512 512 170 320 25600 1.59475 0.825344 5.02573 41.7879 49.3663 49.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.001024 4096 310 700 10800 2.6753 24.3773 102.818 129.914 129.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 6.4e-05 4096 115 4460 102400 182.086 55.0383 2112.67 1650.02 4000.01 4000.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 3.2e-05 4096 130 18060 560000 374.343 200.023 44222.2 5768.17 50565.8 50566.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 0.000128 4096 230 6260 127200 23.0728 28.3429 3118.73 834.843 4005.07 4005.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 3.2e-05 4096 480 3600 542976 214.674 128.059 8992.48 3794.47 13130 13130.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 3.2e-05 1024 140 672 591872 46.4269 26.8774 560.928 838.401 1472.8 1472.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 0.001024 1024 150 1008 13120 0.798176 0.765952 12.7164 51.2851 65.6374 65.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.001024 2048 50 216 18336 1.37126 6.61821 52.4611 60.4904 60.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 3.2e-05 512 180 384 475136 36.9871 13.3282 110.362 417.975 578.915 579.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000512 512 170 336 26368 1.58122 0.831296 5.1975 43.8573 51.5949 51.7084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 840 0.001024 4096 310 696 11584 2.73408 51.858 104.884 159.518 159.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 400 6.4e-05 4096 115 4464 107520 182.743 55.5827 2307.85 1676.63 4222.99 4223.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 3.2e-05 4096 130 18048 560896 373.013 200.837 45100.3 5761.65 51436.9 51437.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 0.000128 4096 230 6264 128192 23.0891 28.3443 3252.02 838.618 4142.15 4142.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 3.2e-05 4096 480 3600 543040 215.853 128.341 9460.14 3795.69 13600.3 13600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 3.2e-05 1024 140 672 592000 46.4114 27.0057 480.619 852.167 1406.37 1406.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 0.001024 1024 150 1008 13040 0.800768 0.787104 13.2586 51.3107 66.2306 66.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.001024 2048 50 216 18320 1.37421 7.10317 52.4513 60.9736 61.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 3.2e-05 512 180 384 476160 37.1638 13.3816 116.834 419.498 587.12 587.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000512 512 170 336 26240 1.58128 0.827392 5.43261 43.6142 51.586 51.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 840 0.001024 4096 310 696 11560 2.72762 52.8702 104.82 160.462 160.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 400 6.4e-05 4096 115 4464 107520 183.276 55.7254 2428 1677.02 4344.21 4344.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 3.2e-05 4096 130 18048 560960 375.26 201.249 47342.5 5763.6 53683.7 53684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 0.000128 4096 230 6264 128160 23.2249 28.382 3410.54 838.839 4301.06 4301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 3.2e-05 4096 480 3600 542976 215.104 128.209 9320.78 3812.42 13476.8 13477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 3.2e-05 1024 140 672 591360 46.3427 26.9216 474.598 838.059 1386.08 1386.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.001024 1024 150 1008 13056 0.800608 0.780064 13.439 51.2128 66.3048 66.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.001024 2048 50 216 18336 1.37722 7.04147 52.5046 60.9666 61.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 3.2e-05 512 180 384 473088 36.8138 13.2985 115.234 416.569 582.162 582.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000512 512 170 336 26112 1.58429 0.827392 5.38141 42.5232 50.4507 50.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 840 0.001024 4096 310 696 11568 2.73574 56.5784 104.884 164.242 164.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 400 6.4e-05 4096 115 4464 107520 182.721 55.65 2390.61 1687.73 4316.91 4317.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 3.2e-05 4096 130 18048 560640 374.092 201.138 46646 5766.58 52988.8 52989.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 0.000128 4096 230 6264 128256 23.1219 28.3669 3368.85 838.943 4259.36 4259.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 3.2e-05 4096 480 3600 542208 214.757 128.055 6032.56 3813.88 10189.6 10189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1580 3.2e-05 1024 140 672 589824 46.2794 26.8577 306.301 837.331 1216.93 1217.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 0.001024 1024 150 1008 13056 0.801504 0.780288 8.76445 51.2848 61.7068 61.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.001024 2048 50 216 18240 1.36666 4.66534 52.385 58.4586 58.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 3.2e-05 512 180 384 466944 36.5417 13.1175 73.9025 412.554 536.361 536.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000512 512 170 336 25344 1.58166 0.818144 3.50915 41.7115 47.7578 47.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 840 0.001024 4096 310 696 11520 2.7295 55.7363 104.906 163.416 163.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 400 6.4e-05 4096 115 4464 104448 182.808 55.3445 1502.41 1666.33 3407.08 3407.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 3.2e-05 4096 130 18048 559872 374.448 201.573 30152.2 5781.79 36511.1 36512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 0.000128 4096 230 6264 128064 23.054 28.3402 2174.99 838.681 3065.14 3065.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 3.2e-05 4096 480 3600 542528 215.606 128.309 10778.6 3793.69 14916.5 14916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 3.2e-05 1024 140 672 591360 46.4144 26.9537 547.994 838.383 1459.91 1460.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.001024 1024 150 1008 12992 0.799392 0.784192 15.7071 51.2065 68.5703 68.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.001024 2048 50 216 18312 1.37626 8.22656 52.4701 62.1158 62.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 3.2e-05 512 180 384 473088 37.2034 13.3746 133.249 418.729 602.793 602.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000512 512 170 336 26432 1.59008 0.833536 6.40963 43.799 52.7635 52.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.001024 4096 310 696 11536 2.73357 33.0862 104.773 140.636 140.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 400 6.4e-05 4096 115 4464 107520 183.035 55.7142 2771.65 1674.53 4685.13 4685.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 3.2e-05 4096 130 18048 560448 374.661 201.268 53784.3 5763.91 60125.3 60126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 0.000128 4096 230 6264 128128 23.1793 28.3762 3870.88 838.572 4761.09 4761.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 3.2e-05 4096 480 3600 542080 215.557 128.249 6794.83 3793.19 10932.1 10932.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 3.2e-05 1024 140 672 589568 46.3123 26.9023 346.953 836.576 1256.9 1257.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.001024 1024 150 1008 12768 0.798336 0.775456 9.75811 50.0582 61.4625 61.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.001024 2048 50 216 18256 1.37277 5.23984 52.4217 59.0777 59.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 3.2e-05 512 180 384 458752 37.5277 13.1905 82.0403 413.562 546.562 546.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000512 512 170 336 25984 1.57622 0.822656 4.13696 42.8434 49.5119 49.6251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 840 0.001024 4096 310 696 11424 2.71341 65.9938 104.377 173.129 173.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 400 6.4e-05 4096 115 4464 107520 182.546 55.6665 1746.76 1673.1 3658.27 3658.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 3.2e-05 4096 130 18048 560000 374.952 201.569 33938 5777.67 40293.3 40294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 0.000128 4096 230 6264 128128 23.1016 28.3644 2448.11 838.106 3337.76 3337.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 3.2e-05 4096 480 3600 542720 214.908 128.072 10450.2 3813.32 14606.8 14607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 3.2e-05 1024 140 672 591872 46.1878 26.8788 530.89 838.593 1442.79 1442.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.001024 1024 150 1008 13056 0.80192 0.786784 15.076 51.332 68.0691 68.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.001024 2048 50 216 18304 1.37216 7.92618 52.4718 61.8153 61.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 3.2e-05 512 180 384 475136 36.942 13.3263 128.446 418.048 596.997 597.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000512 512 170 336 26112 1.58826 0.829856 6.10736 42.6704 51.328 51.4387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.001024 4096 310 696 11520 2.73216 32.2026 104.73 139.708 139.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 400 6.4e-05 4096 115 4464 106496 182.591 55.526 2638.12 1674.01 4550.44 4550.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 3.2e-05 4096 130 18048 560640 372.89 200.929 49636 5762.86 55973.8 55974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 0.000128 4096 230 6264 128128 23.0748 28.3341 3721.05 838.907 4611.44 4611.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 3.2e-05 4096 480 3600 542720 214.973 128.097 6886.89 3810.65 11040.9 11041.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 3.2e-05 1024 140 672 591872 46.1286 26.8882 354.698 838.044 1265.91 1266.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.001024 1024 150 1008 12800 0.795296 0.777088 9.77747 49.99 61.4141 61.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.001024 2048 50 216 18176 1.36602 5.30227 52.2503 58.9605 59.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 3.2e-05 512 180 384 475136 36.9525 13.3265 86.083 417.696 554.297 554.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000512 512 170 336 25600 1.60154 0.835328 4.09846 42.4098 49.0725 49.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 840 0.001024 4096 310 696 11392 2.71293 58.9429 104.294 165.992 166.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 400 6.4e-05 4096 115 4464 106496 182.527 55.529 1727.96 1670.46 3636.66 3636.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 3.2e-05 4096 130 18048 560128 374.632 201.117 31279.8 5779.17 37635.7 37636.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 0.000128 4096 230 6264 127744 23.0871 28.3243 2406.99 837.053 3295.53 3295.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 3.2e-05 4096 480 3600 542592 214.936 128.123 11431.5 3789.06 15564 15564.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 3.2e-05 1024 140 672 590976 46.3873 26.9493 581.035 837.572 1492.11 1492.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.001024 1024 150 1008 13104 0.804864 0.78064 16.4574 51.2969 69.4115 69.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.001024 2048 50 216 18288 1.37626 8.71485 52.4108 62.5444 62.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 3.2e-05 512 180 384 470016 36.701 13.2157 140.489 414.272 604.92 605.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000512 512 170 336 25920 1.58051 0.822464 6.61677 42.1298 51.282 51.3951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.001024 4096 310 696 11520 2.73178 35.2887 104.691 142.755 142.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 6.4e-05 4096 115 4464 105984 183.015 55.6159 2897.56 1669.08 4805.48 4805.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 3.2e-05 4096 130 18048 560448 374.133 200.645 57407.8 5754.68 63738.4 63739.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 0.000128 4096 230 6264 128160 23.1348 28.3832 4135.65 837.911 5025.15 5025.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 3.2e-05 4096 480 3600 542592 214.617 128.155 8003.56 3844.64 12191.3 12191.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 3.2e-05 1024 140 672 589824 46.4698 26.9128 407.817 845.738 1327.1 1327.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.001024 1024 150 1008 12960 0.800768 0.77824 11.4539 51.4346 64.5389 64.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.001024 2048 50 216 18144 1.36925 6.1744 52.7173 60.3022 60.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 3.2e-05 512 180 384 460800 36.3635 13.05 97.3136 412.083 559.045 559.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000512 512 170 336 25344 1.56989 0.811328 4.65162 41.53 48.6939 48.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.001024 4096 310 696 11376 2.72413 24.5109 105.312 132.591 132.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 400 6.4e-05 4096 115 4464 101376 183.511 55.1834 1939.85 1673.2 3851.94 3852.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 3.2e-05 4096 130 18048 559872 374.877 201.179 40112.2 5835.28 46524.6 46525.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 0.000128 4096 230 6264 128160 23.0953 28.3689 2888.69 846.394 3786.63 3786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 3.2e-05 4096 480 3600 542720 214.953 128.204 10914.8 3791.43 15049.7 15049.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 3.2e-05 1024 140 672 591360 46.3109 26.9204 555.209 837.905 1466.51 1466.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.001024 1024 150 1008 12960 0.79872 0.782208 15.5416 51.1991 68.3917 68.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.001024 2048 50 216 18240 1.36806 8.3497 52.298 62.0591 62.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 3.2e-05 512 180 384 471040 37.5612 13.3734 134.169 419.075 604.425 604.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000512 512 170 336 25600 1.57648 0.816928 6.26758 41.4396 50.232 50.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.001024 4096 310 696 11520 2.73037 33.3691 104.736 140.882 140.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 6.4e-05 4096 115 4464 107520 182.707 55.6603 2805.84 1676.07 4720.48 4720.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 3.2e-05 4096 130 18048 560640 373.193 201.006 54934.7 5759.1 61269.1 61270.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 0.000128 4096 230 6264 128160 23.1159 28.3791 3951.08 838.405 4841.06 4841.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 3.2e-05 4096 480 3600 542720 214.391 128.083 7759.71 3809.43 11911.9 11912.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 3.2e-05 1024 140 672 591360 46.1779 26.8866 397.022 837.771 1308.02 1308.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.001024 1024 150 1008 12800 0.794624 0.777248 11.0693 50.0342 62.749 62.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.001024 2048 50 216 18080 1.36707 5.92384 52.0752 59.4076 59.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 3.2e-05 512 180 384 450560 38.1296 13.1277 92.3951 412.152 556.045 556.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000512 512 170 336 25600 1.58106 0.822752 4.60976 41.8946 49.0409 49.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.001024 4096 310 696 11360 2.72662 24.023 104.275 131.068 131.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 400 6.4e-05 4096 115 4464 107520 182.401 55.5807 1995.59 1675.9 3909.67 3909.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 3.2e-05 4096 130 18048 560640 372.677 200.868 38936.7 5809.76 45322 45322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 0.000128 4096 230 6264 127680 23.0646 28.3402 2785.47 836.857 3673.81 3673.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 3.2e-05 4096 480 3600 542208 214.671 128.044 13760.6 3812.48 17916.1 17916.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 3.2e-05 1024 140 672 589824 46.2097 26.8676 701.566 837.108 1611.91 1612.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.001024 1024 150 1008 13056 0.800608 0.7808 20.5454 51.2798 73.4797 73.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.001024 2048 50 216 18240 1.37421 10.6562 52.3717 64.4491 64.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 3.2e-05 512 180 384 466944 36.5108 13.1236 169.751 412.457 632.08 632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000512 512 170 336 25344 1.58086 0.820096 7.93398 42.9318 53.3964 53.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.001024 4096 310 696 11520 2.73613 42.7336 104.879 150.391 150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 6.4e-05 4096 115 4464 104448 182.678 55.337 3437.47 1665.95 5341.63 5341.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 3.2e-05 4096 130 18048 559872 374.126 201.488 68542.6 5780.34 74899.7 74900.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 0.000128 4096 230 6264 128064 23.0362 28.3238 4920.93 838.431 5810.8 5810.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 3.2e-05 4096 480 3600 540672 215.176 128.086 9003.59 3828.31 13175.5 13175.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 3.2e-05 1024 140 672 589824 46.2797 26.8708 457.745 844.622 1375.68 1375.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.001024 1024 150 1008 12672 0.796672 0.778176 12.9445 51.3745 65.9652 66.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.001024 2048 50 216 18048 1.36602 6.88861 52.5764 60.8723 60.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 3.2e-05 512 180 384 466944 36.5508 13.1252 111.918 416.191 578.025 578.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000512 512 170 336 24576 1.60243 0.819808 5.17792 43.2153 50.9471 51.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.001024 4096 310 696 11328 2.71974 27.4012 105.291 135.455 135.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 6.4e-05 4096 115 4464 98304 183.476 54.9278 2115.39 1664.7 4018.69 4018.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 3.2e-05 4096 130 18048 559104 374.607 201.544 45223.9 5831.68 51632.8 51633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 0.000128 4096 230 6264 127872 23.0526 28.3331 3231.71 845.405 4128.58 4128.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 3.2e-05 4096 480 3600 542400 215.959 128.476 13667.8 3816.71 17829.3 17829.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 3.2e-05 1024 140 672 590400 46.4786 26.9595 694.575 837.676 1605.85 1605.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.001024 1024 150 1008 13000 0.803072 0.778304 20.505 51.2974 73.457 73.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.001024 2048 50 216 18200 1.37011 10.519 52.2798 64.2112 64.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 3.2e-05 512 180 384 460800 37.2161 13.1663 166.269 412.52 629.413 629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000512 512 170 336 25600 1.5831 0.8192 7.97437 42.9363 53.444 53.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.001024 4096 310 696 11500 2.7361 42.122 104.809 149.71 149.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 6.4e-05 4096 115 4464 105600 183.024 55.5377 3452.65 1666.89 5358.3 5358.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 3.2e-05 4096 130 18048 560800 374.794 201.062 68078.4 5764.69 74420.1 74421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 0.000128 4096 230 6264 128000 23.222 28.414 4881.12 838.05 5770.88 5770.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 3.2e-05 4096 480 3600 540800 216.041 128.435 9213.5 3813.82 13372.1 13372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 3.2e-05 1024 140 672 588800 46.6762 26.9947 467.995 836.9 1378.72 1378.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.001024 1024 150 1008 12800 0.800704 0.776416 13.0454 50.0855 64.7808 64.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.001024 2048 50 216 18000 1.36413 7.00826 51.9539 60.37 60.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 3.2e-05 512 180 384 460800 37.2556 13.1584 111.898 412.13 574.679 574.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000512 512 170 336 25600 1.58566 0.817728 5.50474 42.9757 51.017 51.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.001024 4096 310 696 11400 2.72915 28.6275 104.696 136.093 136.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 6.4e-05 4096 115 4464 102400 182.415 55.0433 2262.09 1648.5 4148.23 4148.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 3.2e-05 4096 130 18048 560000 374.052 200.735 45982.1 5757.95 52315.9 52316.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 0.000128 4096 230 6264 128000 23.1553 28.391 3305.37 837.765 4194.75 4194.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 3.2e-05 4096 480 3600 542080 215.434 128.302 13402.1 3792.69 17538.9 17539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 3.2e-05 1024 140 672 589568 46.3245 26.9617 680.809 836.398 1590.65 1590.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.001024 1024 150 1008 12768 0.799904 0.774624 19.368 50.0513 71.0674 71.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.001024 2048 50 216 18256 1.37104 10.2644 52.4169 64.0952 64.1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 3.2e-05 512 180 384 458752 37.5354 13.1891 161.73 413.513 626.197 626.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000512 512 170 336 25984 1.5751 0.821248 8.01808 42.0711 52.62 52.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.001024 4096 310 696 11424 2.72266 40.9682 104.364 148.099 148.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 6.4e-05 4096 115 4464 107520 182.551 55.6851 3449.31 1673.04 5360.78 5360.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 3.2e-05 4096 130 18048 560000 374.797 201.586 66795.6 5777.3 73150.4 73151.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 0.000128 4096 230 6264 128128 23.0937 28.3697 4800.67 838.013 5690.22 5690.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 3.2e-05 4096 480 3600 541184 214.947 127.998 8791.78 3789.96 12925 12925.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 3.2e-05 1024 140 672 587776 46.5914 26.9734 448.742 836.721 1359.19 1359.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.001024 1024 150 1008 12544 0.80032 0.784416 12.3348 51.2592 65.253 65.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.001024 2048 50 216 18144 1.37616 6.77459 52.4292 60.6244 60.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 3.2e-05 512 180 384 430080 38.4944 13.0392 100.466 404.076 556.318 556.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000512 512 170 336 25088 1.55472 0.800768 5.22848 40.7328 48.4474 48.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.001024 4096 310 696 11200 2.71027 26.7428 103.791 133.288 133.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 6.4e-05 4096 115 4464 100352 183.191 55.0671 2113.27 1654.97 4006.7 4006.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 3.2e-05 4096 130 18048 559104 374.358 201.634 43786.8 5778.59 50142.5 50143.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 0.000128 4096 230 6264 127680 23.0153 28.3444 3143.62 837.792 4032.85 4032.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 3.2e-05 4096 480 3600 541440 216.093 128.308 12884.7 3810.46 17039.9 17040.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 3.2e-05 1024 140 672 591360 46.312 26.9312 662.939 837.003 1573.36 1573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.001024 1024 150 1008 12720 0.795328 0.772928 18.3052 49.9848 69.9326 69.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.001024 2048 50 216 18240 1.37626 10.0925 52.4036 63.916 63.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 3.2e-05 512 180 384 460800 37.2308 13.159 156.807 412.196 619.636 619.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000512 512 170 336 25920 1.57437 0.818912 7.59984 42.9285 53.0519 53.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.001024 4096 310 696 11400 2.72346 39.5776 104.29 146.636 146.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 6.4e-05 4096 115 4464 103680 184.191 55.6094 3199.69 1669.03 5108.73 5108.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 3.2e-05 4096 130 18048 559680 375.596 201.597 64112.3 5768.22 70458.9 70459.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 0.000128 4096 230 6264 127920 23.1349 28.3762 4607.73 837.462 5496.78 5496.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 3.2e-05 4096 480 3600 541440 215.512 128.227 8334.44 3792.55 12471 12471.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 3.2e-05 1024 140 672 587520 46.235 26.8738 425.949 834.591 1333.81 1333.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.001024 1024 150 1008 12480 0.796672 0.766272 11.7936 51.1932 64.6253 64.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.001024 2048 50 216 18000 1.36397 6.23718 52.0766 59.7206 59.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 3.2e-05 512 180 384 460800 37.1894 13.142 103.134 412.263 565.974 566.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000512 512 170 336 24960 1.59683 0.821248 4.92845 41.9576 49.4369 49.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.001024 4096 310 696 11280 2.72374 25.8317 104.289 132.886 132.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 6.4e-05 4096 115 4464 99840 183.285 55.0041 1988.15 1649.19 3875.82 3875.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 3.2e-05 4096 130 18048 558720 378.13 202.013 41626.8 5809.51 48017.5 48018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 0.000128 4096 230 6264 127680 23.1029 28.3786 2999.94 838.301 3889.8 3889.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 3.2e-05 4096 480 3600 542720 214.945 128.083 12341.3 3793.38 16478 16478.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 3.2e-05 1024 140 672 591872 46.147 26.8882 631.64 837.653 1542.49 1542.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.001024 1024 150 1008 12800 0.794848 0.776224 17.6599 49.9861 69.2907 69.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.001024 2048 50 216 18176 1.36912 9.36755 52.2332 63.0129 63.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 3.2e-05 512 180 384 475136 36.9627 13.326 154.254 417.584 622.372 622.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000512 512 170 336 25600 1.60426 0.832512 7.22691 43.7436 53.5398 53.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.001024 4096 310 696 11392 2.72179 37.3908 104.261 144.418 144.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 6.4e-05 4096 115 4464 106496 182.51 55.5295 3141.25 1670.07 5049.56 5049.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 3.2e-05 4096 130 18048 560128 374.501 201.145 61305.6 5777.87 67660.2 67661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 0.000128 4096 230 6264 127744 23.0645 28.3332 4397.18 836.841 5285.5 5285.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 3.2e-05 4096 480 3600 542720 214.953 128.115 8444.97 3793.2 12581.5 12581.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 3.2e-05 1024 140 672 589824 46.0675 26.8273 429.316 835.411 1337.78 1337.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.001024 1024 150 1008 12288 0.791872 0.774144 11.5361 49.8249 62.9995 63.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.001024 2048 50 216 17920 1.36166 6.59046 51.9158 59.911 59.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 3.2e-05 512 180 384 458752 38.4128 13.322 102.803 417.829 572.609 572.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000512 512 170 336 22528 1.57677 0.780288 4.39325 41.412 48.294 48.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.001024 4096 310 696 11264 2.72042 24.9831 104.304 132.048 132.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 6.4e-05 4096 115 4464 106496 182.508 55.5431 2144.3 1671.34 4053.9 4054.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 3.2e-05 4096 130 18048 559104 378.464 202.758 42074.8 5823.86 48481 48481.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 0.000128 4096 230 6264 127488 23.0564 28.3177 3015.7 836.523 3903.67 3903.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 3.2e-05 4096 480 3600 542976 214.585 128.086 10126.1 3811.33 14280.4 14280.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 3.2e-05 1024 140 675 591872 46.2502 26.9496 631.065 837.857 1542.29 1542.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 0.001024 1024 150 1000 13248 0.802944 0.763552 14.4907 51.2658 67.3957 67.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.001024 2048 50 225 18304 1.37626 7.85203 52.4717 61.7412 61.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 3.2e-05 512 180 400 475136 36.9641 13.3227 127.964 417.68 596.191 596.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000512 512 170 325 27392 1.56006 0.831328 5.85386 41.6414 50.014 50.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 840 0.001024 4096 310 700 11552 2.74157 59.3207 104.894 167 167.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 400 6.4e-05 4096 115 4475 107520 182.64 55.5786 2605.83 1675.75 4520 4520.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 3.2e-05 4096 130 18050 560640 373.796 201.133 50779.9 5767.74 57123.7 57124.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 0.000128 4096 230 6250 128320 23.0818 28.3402 3655.88 838.075 4545.46 4545.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 3.2e-05 4096 480 3600 543040 215.769 128.33 9087.18 3811.89 13243.5 13243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 3.2e-05 1024 140 675 592000 46.4568 27.0111 460.62 837.881 1372.13 1372.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 0.001024 1024 150 1000 13200 0.79904 0.782336 12.7396 51.2578 65.6516 65.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.001024 2048 50 225 18280 1.3728 7.09018 52.4354 60.9408 60.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 3.2e-05 512 180 400 476160 37.1884 13.3873 115.31 419.063 585.281 585.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000512 512 170 325 27200 1.56406 0.826528 5.16794 42.6724 50.3588 50.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 840 0.001024 4096 310 700 11520 2.73651 51.0092 104.767 158.559 158.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 400 6.4e-05 4096 115 4475 107520 183.293 55.7179 2337.61 1691.27 4268.08 4268.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 3.2e-05 4096 130 18050 560640 376.533 201.637 45519.9 5771.05 51870.2 51871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 0.000128 4096 230 6250 128320 23.2231 28.3792 3272.44 838.183 4162.31 4162.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 3.2e-05 4096 480 3600 542720 215.085 128.179 5856.57 3793.5 9993.62 9993.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1580 3.2e-05 1024 140 675 591360 46.4584 26.9234 432.815 838.59 1344.94 1345.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 0.001024 1024 150 1000 13120 0.797984 0.761024 8.3801 51.2192 61.228 61.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.001024 2048 50 225 18240 1.37578 4.75373 52.458 58.6308 58.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 3.2e-05 512 180 400 471040 37.5983 13.3755 73.7232 419.432 544.383 544.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000512 512 170 325 26880 1.5487 0.819584 3.45382 43.369 49.3162 49.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 840 0.001024 4096 310 700 11440 2.71824 49.2925 104.611 156.663 156.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 400 6.4e-05 4096 115 4475 107520 182.827 55.7028 1505.88 1676.86 3421.46 3421.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 3.2e-05 4096 130 18050 560000 376.009 201.912 29244.7 5786.16 35609.9 35610.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 0.000128 4096 230 6250 128320 23.0956 28.3671 2103.47 838.788 2993.8 2993.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 3.2e-05 4096 480 3600 542976 215.083 128.201 9686.93 3793.95 13824.5 13824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 3.2e-05 1024 140 675 591360 46.3649 26.9169 490.056 838.198 1401.7 1401.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.001024 1024 150 1000 13152 0.79872 0.782336 13.8345 51.2167 66.7075 66.7747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.001024 2048 50 225 18288 1.37878 7.58038 52.5083 61.5122 61.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 3.2e-05 512 180 400 473088 36.8137 13.2984 122.314 416.653 589.318 589.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000512 512 170 325 27264 1.55942 0.83024 5.58285 42.5621 50.6646 50.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 840 0.001024 4096 310 700 11520 2.73818 55.775 104.892 163.448 163.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 400 6.4e-05 4096 115 4475 105984 183.534 55.6623 2458.64 1674.42 4372.45 4372.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 3.2e-05 4096 130 18050 560640 374.061 201.19 48641 5767.55 54984.9 54985.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 0.000128 4096 230 6250 128352 23.1246 28.3741 3498.29 839.063 4388.92 4389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 3.2e-05 4096 480 3600 542208 214.806 128.053 6276.87 3810.86 10430.9 10431.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1580 3.2e-05 1024 140 675 589824 46.2903 26.8653 315.898 836.697 1225.91 1226.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 0.001024 1024 150 1000 13056 0.80224 0.781536 8.8424 51.2631 61.7594 61.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.001024 2048 50 225 18240 1.3705 5.02307 52.474 58.9105 58.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 3.2e-05 512 180 400 466944 36.5414 13.1289 78.3362 412.244 540.493 540.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000512 512 170 325 26880 1.54685 0.819648 3.72256 41.6743 47.8958 48.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 840 0.001024 4096 310 700 11424 2.72038 54.541 104.555 161.862 161.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 400 6.4e-05 4096 115 4475 104448 182.799 55.3412 1569.43 1665.05 3472.82 3472.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 3.2e-05 4096 130 18050 559872 374.503 201.472 31474.5 5777.72 37829.3 37830.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 0.000128 4096 230 6250 128256 23.0584 28.3246 2266.59 838.06 3156.11 3156.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 3.2e-05 4096 480 3600 542528 215.659 128.328 10349.7 3793.25 14487.2 14487.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 3.2e-05 1024 140 675 591360 46.4095 26.9502 523.618 838.313 1435.45 1435.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.001024 1024 150 1000 13104 0.800768 0.78 14.9938 51.2038 67.854 67.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.001024 2048 50 225 18256 1.37334 8.22886 52.4434 62.0878 62.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 3.2e-05 512 180 400 473088 37.246 13.3755 131.223 418.677 600.763 600.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000512 512 170 325 27328 1.57242 0.833248 6.02947 43.8619 52.4298 52.5391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.001024 4096 310 700 11480 2.72794 31.9994 104.712 139.482 139.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 400 6.4e-05 4096 115 4475 105728 184.096 55.7179 2620.29 1674.45 4534.77 4534.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 3.2e-05 4096 130 18050 560448 374.633 201.305 51656.3 5763.66 57997.1 57998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 0.000128 4096 230 6250 128240 23.1683 28.3924 3708.99 838.615 4599.25 4599.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 3.2e-05 4096 480 3600 542080 215.512 128.274 6528.54 3796.45 10669.1 10669.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 3.2e-05 1024 140 675 589568 46.3136 26.8964 332.194 837.279 1242.84 1242.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.001024 1024 150 1000 12992 0.796992 0.769856 9.35834 50.0796 61.0791 61.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.001024 2048 50 225 18144 1.36557 5.24288 52.2897 58.9397 58.9966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 3.2e-05 512 180 400 458752 37.4871 13.185 80.5591 413.896 545.371 545.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000512 512 170 325 26880 1.55424 0.822368 3.85203 42.8708 49.2298 49.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 840 0.001024 4096 310 700 11424 2.72134 63.7106 104.711 171.187 171.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 400 6.4e-05 4096 115 4475 103936 184.086 55.6796 1627.48 1674.51 3541.95 3542.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 3.2e-05 4096 130 18050 560000 374.966 201.612 32668.4 5782.71 39028.8 39029.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 0.000128 4096 230 6250 128128 23.1181 28.3696 2350.67 838.959 3241.19 3241.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 3.2e-05 4096 480 3600 542720 214.934 128.073 10711.4 3790.45 14845.1 14845.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 3.2e-05 1024 140 675 591872 46.2069 26.8841 545.616 837.756 1456.63 1456.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.001024 1024 150 1000 13184 0.80176 0.788256 15.2656 51.3048 68.2325 68.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.001024 2048 50 225 18240 1.37267 8.49091 52.3757 62.2805 62.3386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 3.2e-05 512 180 400 475136 36.9633 13.3295 136.625 417.643 604.803 605.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000512 512 170 325 27136 1.56752 0.831488 6.25667 43.7599 52.5511 52.6561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.001024 4096 310 700 11520 2.73613 33.4379 104.876 141.092 141.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 400 6.4e-05 4096 115 4475 106496 182.658 55.5305 2722.8 1684.02 4645.21 4645.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 3.2e-05 4096 130 18050 560128 374.758 201.498 52056.2 5776.43 58410 58410.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 0.000128 4096 230 6250 128256 23.081 28.3376 3816.19 838.133 4705.82 4705.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 3.2e-05 4096 480 3600 542720 214.97 128.075 7120 3813.55 11276.9 11277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 3.2e-05 1024 140 675 591872 46.1597 26.8818 365.083 843.995 1282.28 1282.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.001024 1024 150 1000 12800 0.79648 0.77808 10.1217 61.5757 73.3409 73.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.001024 2048 50 225 18176 1.37354 5.7344 52.4219 59.5701 59.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 3.2e-05 512 180 400 475136 36.973 17.2237 91.7118 422.494 568.643 568.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000512 512 170 325 26624 1.58272 0.833536 4.22189 42.7137 49.4831 49.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 840 0.001024 4096 310 700 11392 2.72598 58.2273 104.63 165.627 165.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 400 6.4e-05 4096 115 4475 106496 182.602 55.5287 1792.78 1684.8 3715.9 3716.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 3.2e-05 4096 130 18050 560128 374.692 201.116 32857.1 5792.96 39227 39227.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 0.000128 4096 230 6250 128000 23.083 28.3157 2506.47 850.17 3408.12 3408.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 3.2e-05 4096 480 3600 542592 214.978 128.11 11438.9 3787.65 15569.9 15570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 3.2e-05 1024 140 675 590976 46.4498 26.9414 578.518 837.255 1489.32 1489.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.001024 1024 150 1000 13248 0.803008 0.78192 16.5069 51.2885 69.4553 69.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.001024 2048 50 225 18216 1.36931 9.0127 52.3201 62.7425 62.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 3.2e-05 512 180 400 470016 36.7079 13.2137 143.259 414.12 607.536 607.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000512 512 170 325 27072 1.55789 0.826976 6.59952 43.1766 52.2912 52.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.001024 4096 310 700 11448 2.72998 35.0655 104.513 142.353 142.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 6.4e-05 4096 115 4475 105984 183.018 55.6114 2912.18 1668.8 4819.81 4819.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 3.2e-05 4096 130 18050 559872 376.106 201.468 57748 5774.77 64101.5 64102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 0.000128 4096 230 6250 128160 23.1444 28.3747 4146.2 837.66 5035.45 5035.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 3.2e-05 4096 480 3600 542592 214.586 128.143 8153.06 3803.84 12299.9 12300.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 3.2e-05 1024 140 675 589824 46.4765 26.9115 413.746 838.356 1325.65 1325.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.001024 1024 150 1000 12960 0.799136 0.779296 11.5239 51.2192 64.3932 64.4619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.001024 2048 50 225 18144 1.37011 6.53379 52.3857 60.3323 60.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 3.2e-05 512 180 400 460800 36.3395 13.0396 101.554 408.472 559.646 559.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000512 512 170 325 26496 1.54464 0.807904 4.80883 41.311 48.6052 48.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.001024 4096 310 700 11376 2.72589 25.3194 104.64 132.727 132.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 400 6.4e-05 4096 115 4475 101376 183.54 55.1947 1987 1658.38 3884.31 3884.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 3.2e-05 4096 130 18050 559872 374.831 201.228 41026.1 5784.15 47387.4 47388.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 0.000128 4096 230 6250 128160 23.0884 28.3812 2947.14 839.059 3837.75 3837.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 3.2e-05 4096 480 3600 542720 214.908 128.183 11100.8 3790.54 15234.7 15235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 3.2e-05 1024 140 675 591360 46.2883 26.9227 562.237 837.754 1473.36 1473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.001024 1024 150 1000 13120 0.796672 0.781824 15.6413 51.1956 68.4851 68.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.001024 2048 50 225 18240 1.37251 8.93194 52.4161 62.7638 62.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 3.2e-05 512 180 400 471040 37.546 13.3714 139.595 418.987 609.743 609.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000512 512 170 325 26880 1.54605 0.817152 6.43974 43.4872 52.4217 52.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.001024 4096 310 700 11440 2.72541 34.0132 104.537 141.32 141.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 6.4e-05 4096 115 4475 107520 182.762 55.6727 2860.8 1692.42 4791.86 4792.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 3.2e-05 4096 130 18050 560000 375.696 201.899 55826.7 5786.05 62191.5 62192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 0.000128 4096 230 6250 128320 23.0904 28.3624 4010.19 838.044 4899.77 4899.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 3.2e-05 4096 480 3600 542720 214.429 128.058 7772.89 3809.46 11925.1 11925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1580 3.2e-05 1024 140 675 591360 46.1652 26.9006 395.539 837.781 1306.55 1306.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.001024 1024 150 1000 12800 0.796672 0.782336 11.0905 50.0321 62.7751 62.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.001024 2048 50 225 18080 1.36806 6.15178 52.1911 59.7536 59.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 3.2e-05 512 180 400 450560 38.1454 13.1256 94.7484 412.153 558.414 558.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000512 512 170 325 26880 1.54998 0.818848 4.6959 42.9518 50.1502 50.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.001024 4096 310 700 11360 2.72179 24.2972 104.523 131.584 131.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 400 6.4e-05 4096 115 4475 107520 182.345 55.582 2001.52 1687.25 3926.9 3927.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 3.2e-05 4096 130 18050 559360 377.09 202.423 38849.2 5828.93 45258.7 45259.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 0.000128 4096 230 6250 128000 23.0525 28.3197 2781.36 850.633 3683.45 3683.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 3.2e-05 4096 480 3600 542208 214.664 128.049 13452.6 3813.72 17609.3 17609.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 3.2e-05 1024 140 675 589824 46.2147 26.8595 680.997 837.257 1591.49 1591.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.001024 1024 150 1000 13056 0.801056 0.781248 20.0682 51.2848 73.0081 73.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.001024 2048 50 225 18240 1.37558 10.8011 52.5129 64.7321 64.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 3.2e-05 512 180 400 466944 36.5061 13.1248 170.068 412.568 632.508 632.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000512 512 170 325 26880 1.55021 0.816864 7.96246 41.878 52.3399 52.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.001024 4096 310 700 11424 2.72589 41.5683 104.639 148.976 149.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 6.4e-05 4096 115 4475 104448 182.629 55.3387 3371.23 1666.37 5275.76 5275.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 3.2e-05 4096 130 18050 559872 374.109 201.46 67204 5781.93 73562.6 73563.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 0.000128 4096 230 6250 128256 23.0277 28.332 4812.42 838.652 5702.51 5702.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 3.2e-05 4096 480 3600 540672 215.213 128.162 9043.45 3792.46 13179.6 13179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 3.2e-05 1024 140 675 589824 46.2747 26.8616 458.361 836.719 1368.38 1368.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.001024 1024 150 1000 12672 0.796064 0.776192 12.6632 50.0799 64.3885 64.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.001024 2048 50 225 18048 1.36806 7.27245 52.2092 60.8911 60.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 3.2e-05 512 180 400 466944 36.5651 13.1236 114.17 412.287 576.388 576.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000512 512 170 325 26112 1.57862 0.81808 5.13712 42.9816 50.6441 50.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.001024 4096 310 700 11328 2.72803 27.9168 104.555 135.243 135.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 6.4e-05 4096 115 4475 98304 183.495 54.9366 2133.9 1649.05 4021.57 4021.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 3.2e-05 4096 130 18050 559104 374.458 201.508 45377.8 5777.29 51732.1 51733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 0.000128 4096 230 6250 127872 23.0457 28.33 3239.11 837.442 4128 4128.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 3.2e-05 4096 480 3600 542400 215.956 128.469 13591.8 3797.59 17734.1 17734.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 3.2e-05 1024 140 675 590400 46.4477 26.9609 683.587 837.664 1594.83 1594.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.001024 1024 150 1000 13200 0.80224 0.776256 20.2669 51.3017 73.2201 73.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.001024 2048 50 225 18200 1.37139 10.8887 52.4092 64.7141 64.7738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 3.2e-05 512 180 400 460800 37.1798 13.1681 168.761 412.516 631.873 632.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000512 512 170 325 26400 1.56554 0.82048 7.71494 42.9396 53.1745 53.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.001024 4096 310 700 11400 2.72253 41.749 104.516 149.031 149.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 6.4e-05 4096 115 4475 105600 182.954 55.5459 3447.05 1666.91 5352.66 5352.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 3.2e-05 4096 130 18050 560000 377.727 202.191 67745.1 5812.38 74138.5 74139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 0.000128 4096 230 6250 128000 23.2191 28.4092 4846.43 838.049 5736.19 5736.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 3.2e-05 4096 480 3600 540800 216.014 128.385 9032.61 3814.88 13192.2 13192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1580 3.2e-05 1024 140 675 588800 46.6667 26.935 454.815 837.182 1365.76 1365.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.001024 1024 150 1000 12800 0.800608 0.77824 12.9197 50.1357 64.707 64.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.001024 2048 50 225 18000 1.37018 7.18922 52.0961 60.7013 60.7594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 3.2e-05 512 180 400 460800 37.2497 13.1604 112.73 412.25 575.629 575.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000512 512 170 325 25600 1.58944 0.820832 5.09904 42.9835 50.6314 50.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.001024 4096 310 700 11200 2.71315 27.7381 103.895 134.391 134.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 6.4e-05 4096 115 4475 102400 182.46 55.0452 2226.03 1648.99 4112.72 4112.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 3.2e-05 4096 130 18050 558400 379.806 202.973 45087.8 5819.71 51491.4 51492.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 0.000128 4096 230 6250 128000 23.1465 28.396 3237.59 838.071 4127.29 4127.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 3.2e-05 4096 480 3600 542080 215.486 128.254 13028.8 3793.16 17166 17166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 3.2e-05 1024 140 675 589568 46.3455 26.8943 664.96 836.474 1574.84 1574.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.001024 1024 150 1000 12992 0.796736 0.77824 18.8494 50.0546 70.5512 70.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.001024 2048 50 225 18144 1.37011 10.4407 52.2466 64.0989 64.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 3.2e-05 512 180 400 458752 37.5277 13.1807 161.452 413.562 625.972 626.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000512 512 170 325 26880 1.5552 0.822112 7.58947 42.0775 52.1772 52.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.001024 4096 310 700 11424 2.72998 40.4468 104.624 147.845 147.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 6.4e-05 4096 115 4475 103936 184.051 55.6557 3248.95 1673.17 5162.04 5162.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 3.2e-05 4096 130 18050 560000 374.801 201.571 64989.5 5777.72 71344.7 71345.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 0.000128 4096 230 6250 128128 23.0927 28.3699 4657.07 838.104 5546.72 5546.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 3.2e-05 4096 480 3600 541184 214.872 127.994 8471.08 3789.56 12603.8 12604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 3.2e-05 1024 140 675 587776 46.5813 26.8905 431.056 836.636 1341.33 1341.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.001024 1024 150 1000 12992 0.802368 0.780864 12.1169 51.2564 65.0321 65.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.001024 2048 50 225 17920 1.36438 6.80829 51.9459 60.163 60.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 3.2e-05 512 180 400 430080 38.501 13.0372 99.3154 404.02 555.113 555.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000512 512 170 325 25088 1.55702 0.802816 4.83162 40.7263 48.0488 48.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.001024 4096 310 700 11200 2.71709 25.9792 104.021 132.761 132.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 6.4e-05 4096 115 4475 100352 183.174 55.0751 2041.51 1654.47 3934.43 3934.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 3.2e-05 4096 130 18050 559104 374.249 201.637 42153.1 5808.29 48538.4 48539.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 0.000128 4096 230 6250 127680 23.0178 28.325 3018.29 855.302 3925.01 3925.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 3.2e-05 4096 480 3600 541440 216.138 128.312 12571.5 3794.75 16711 16711.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 3.2e-05 1024 140 675 591360 46.3195 26.9348 640.762 837.82 1552 1552.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.001024 1024 150 1000 12960 0.79728 0.775808 18.0267 50.0052 69.6766 69.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.001024 2048 50 225 18120 1.36746 9.84659 52.2522 63.5076 63.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 3.2e-05 512 180 400 460800 37.2201 13.1604 156.326 412.59 619.541 619.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000512 512 170 325 26880 1.55782 0.821248 7.33434 41.9004 51.7446 51.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.001024 4096 310 700 11400 2.72794 39.1485 104.639 146.558 146.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 6.4e-05 4096 115 4475 103680 184.182 55.6114 3129.97 1670.63 5040.59 5040.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 3.2e-05 4096 130 18050 559680 375.619 201.615 62644.7 5773.65 68996.6 68997.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 0.000128 4096 230 6250 128160 23.118 28.3769 4498.25 838.348 5388.17 5388.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 3.2e-05 4096 480 3600 541440 215.451 128.233 8427.14 3795.64 12566.8 12567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 3.2e-05 1024 140 675 587520 46.2249 26.8431 425.153 835.326 1333.71 1333.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.001024 1024 150 1000 12960 0.801824 0.767584 11.9757 51.2159 64.8334 64.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.001024 2048 50 225 18000 1.36256 6.53536 52.2448 60.1874 60.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 3.2e-05 512 180 400 460800 37.1863 13.1463 105.435 412.623 568.628 568.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000512 512 170 325 26880 1.55827 0.820768 5.10134 41.7053 49.3172 49.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.001024 4096 310 700 11280 2.71565 25.584 104.623 132.967 133.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 6.4e-05 4096 115 4475 99840 183.32 54.9914 2017.65 1650.49 3906.64 3906.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 3.2e-05 4096 130 18050 558720 378.107 202.002 42118 5839.17 48538.4 48539.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 0.000128 4096 230 6250 128160 23.0953 28.3761 3024.96 846.224 3922.74 3922.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 3.2e-05 4096 480 3600 542720 214.963 128.081 12108.4 3810.52 16262.2 16262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 3.2e-05 1024 140 675 591872 46.1557 26.8841 611.316 837.878 1522.39 1522.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.001024 1024 150 1000 12800 0.796672 0.773792 17.54 49.9963 69.1779 69.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.001024 2048 50 225 18176 1.3689 9.50342 52.3759 63.2938 63.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 3.2e-05 512 180 400 475136 36.9573 13.3304 154.901 417.688 623.118 623.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000512 512 170 325 26624 1.58458 0.835584 7.06758 43.746 53.3669 53.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.001024 4096 310 700 11392 2.72579 36.8968 104.539 144.205 144.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 6.4e-05 4096 115 4475 106496 182.53 55.5295 3088.13 1670.43 4996.82 4996.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 3.2e-05 4096 130 18050 560128 374.426 201.109 60318.2 5790.27 66685.2 66686.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 0.000128 4096 230 6250 128000 23.0651 28.3156 4315.22 836.982 5203.66 5203.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 3.2e-05 4096 480 3600 542720 214.942 128.103 8668.15 3792.62 12804.1 12804.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 3.2e-05 1024 140 675 589824 46.0871 26.825 435.11 835.426 1343.61 1343.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.001024 1024 150 1000 12288 0.792512 0.768032 11.7777 49.8568 63.2668 63.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.001024 2048 50 225 17920 1.36605 7.10861 52.031 60.5489 60.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 3.2e-05 512 180 400 458752 38.436 13.3243 106.781 417.841 576.624 576.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000512 512 170 325 24576 1.53181 0.780224 4.81568 42.459 49.719 49.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.001024 4096 310 700 11264 2.72704 26.6657 104.538 133.975 134.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 6.4e-05 4096 115 4475 106496 182.55 55.5446 2208.72 1671.11 4118.14 4118.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 3.2e-05 4096 130 18050 559104 378.434 202.745 43133.7 5822.87 49538.9 49539.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 0.000128 4096 230 6250 127488 23.0759 28.3166 3082.46 836.367 3970.3 3970.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 3.2e-05 4096 480 3584 543488 214.19 127.916 8819.59 3788.08 12950.1 12950.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1580 3.2e-05 1024 140 672 591872 46.3349 26.9516 501.871 837.652 1412.98 1413.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 0.001024 1024 150 992 13312 0.800768 0.767104 12.3358 51.258 65.233 65.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.001024 2048 50 224 18304 1.37011 6.82214 52.4379 60.6725 60.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 3.2e-05 512 180 384 487424 35.8106 13.3263 113.387 417.53 580.292 580.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000512 512 170 320 25856 1.58829 0.831712 4.82378 43.5951 50.965 51.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 840 0.001024 4096 310 704 11488 2.73133 48.0716 104.756 155.603 155.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 400 6.4e-05 4096 115 4480 106496 183.273 55.5791 2256.88 1675.1 4171.02 4171.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 3.2e-05 4096 130 18048 560640 373.995 201.199 44298.6 5765.55 50640.5 50641.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 0.000128 4096 230 6272 128256 23.0763 28.3197 3194.36 837.847 4083.69 4083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 3.2e-05 4096 480 3584 543232 214.533 127.905 5679.58 3807.9 9830.2 9830.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1580 3.2e-05 1024 140 672 591872 46.3827 26.882 419.034 838.003 1330.47 1330.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 0.001024 1024 150 992 13312 0.799904 0.771488 8.2271 51.3773 61.2474 61.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 0.001024 2048 50 224 18240 1.3752 4.59725 52.3752 58.3922 58.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 3.2e-05 512 180 384 483328 36.1583 13.3261 72.7751 417.811 540.339 540.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000512 512 170 320 25600 1.59987 0.831552 6.83248 43.5036 52.8989 52.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 840 0.001024 4096 310 704 11456 2.72742 48.4152 104.792 155.979 156.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 400 6.4e-05 4096 115 4480 104448 183.898 55.537 1424.52 1670.33 3334.5 3334.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 3.2e-05 4096 130 18048 560128 375.126 201.647 28411.6 5777.29 34766.8 34767.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 0.000128 4096 230 6272 128256 23.0892 28.3403 2050.58 838.266 2940.35 2940.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 3.2e-05 4096 480 3584 543360 215.404 128.204 9036.36 3793.39 13173.6 13173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 3.2e-05 1024 140 672 592000 46.3989 26.9461 457.582 838.444 1369.53 1369.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 0.001024 1024 150 992 13280 0.799296 0.783872 12.9677 51.2727 65.8949 65.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.001024 2048 50 224 18280 1.37427 7.12704 52.4482 60.9932 61.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 3.2e-05 512 180 384 491520 35.7153 13.3868 117.392 419.437 586.171 586.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000512 512 170 320 25600 1.60278 0.825312 4.91341 43.5931 51.0654 51.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 840 0.001024 4096 310 704 11480 2.72998 49.8697 104.865 157.508 157.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 400 6.4e-05 4096 115 4480 106240 184.071 55.7158 2306.64 1676.83 4223.44 4223.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 3.2e-05 4096 130 18048 560640 376.269 201.584 45494.1 5774.91 51847.9 51848.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 0.000128 4096 230 6272 128240 23.2027 28.3882 3285.91 838.697 4176.28 4176.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 3.2e-05 4096 480 3584 542720 214.977 128.206 5828.29 3794.8 9966.58 9966.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1580 3.2e-05 1024 140 672 591360 46.3017 26.9146 295.614 838.789 1207.78 1207.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 0.001024 1024 150 992 13120 0.797504 0.78112 8.27149 51.2179 61.1387 61.2046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.001024 2048 50 224 18240 1.37421 4.63616 52.4561 58.513 58.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 3.2e-05 512 180 384 491520 35.6574 13.3737 76.3264 419.425 545.02 545.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000512 512 170 320 24960 1.58982 0.8192 3.23898 42.2715 48.05 48.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 840 0.001024 4096 310 704 11440 2.72794 50.6716 104.878 158.322 158.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 400 6.4e-05 4096 115 4480 104960 183.937 55.6811 1472.73 1677.26 3389.8 3389.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 3.2e-05 4096 130 18048 560000 375.875 201.93 29323.5 5787.52 35689.9 35690.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 0.000128 4096 230 6272 128160 23.1024 28.3697 2117.66 839.111 3008.32 3008.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 3.2e-05 4096 480 3584 543360 214.509 128.046 9782.49 3807.52 13932.9 13933.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 3.2e-05 1024 140 672 591360 46.2902 26.9272 494.582 837.425 1405.39 1405.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.001024 1024 150 992 13248 0.80128 0.780384 14.3175 51.1939 67.168 67.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.001024 2048 50 224 18288 1.37376 7.75933 52.448 61.6243 61.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 3.2e-05 512 180 384 485376 35.622 13.2978 126.048 416.249 591.46 591.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000512 512 170 320 25728 1.59322 0.826016 5.39341 43.556 51.5016 51.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 840 0.001024 4096 310 704 11472 2.73629 59.6854 104.776 167.242 167.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 400 6.4e-05 4096 115 4480 105984 183.418 55.6719 2493.67 1672.84 4405.79 4405.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 3.2e-05 4096 130 18048 560640 373.703 201.142 49248.5 5762.18 55586.6 55587.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 0.000128 4096 230 6272 128256 23.1096 28.375 3552.44 838.291 4442.29 4442.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 3.2e-05 4096 480 3584 542976 213.968 127.914 6215.34 3786.99 10344.5 10344.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 3.2e-05 1024 140 672 589824 46.2181 26.8631 316.997 859.055 1249.29 1249.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 0.001024 1024 150 992 13248 0.801312 0.777984 9.21091 51.2576 62.1214 62.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.001024 2048 50 224 18240 1.36851 5.04662 52.4496 58.9084 58.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 3.2e-05 512 180 384 479232 35.3912 13.1236 80.5615 412.173 541.49 541.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000512 512 170 320 25344 1.58256 0.818432 3.48989 42.6434 48.6637 48.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 840 0.001024 4096 310 704 11424 2.72746 59.4764 104.778 167.027 167.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 400 6.4e-05 4096 115 4480 104448 182.732 55.3406 1562.57 1664.76 3465.6 3465.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 3.2e-05 4096 130 18048 559872 374.337 201.516 31105.3 5777.07 37459.3 37460.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 0.000128 4096 230 6272 128064 23.0604 28.3317 2239.74 837.999 3129.21 3129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 3.2e-05 4096 480 3584 542976 215.343 128.18 9545.34 3807.01 13696.2 13696.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 3.2e-05 1024 140 672 591360 46.4659 26.9535 487.749 837.587 1398.92 1399.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.001024 1024 150 992 13216 0.80144 0.78144 13.7094 51.189 66.552 66.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.001024 2048 50 224 18256 1.37344 7.57555 52.3862 61.3785 61.4359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 3.2e-05 512 180 384 487424 35.9827 13.3775 124.034 418.327 591.961 592.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000512 512 170 320 25984 1.6039 0.832576 5.38774 42.7905 50.7432 50.8544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.001024 4096 310 704 11480 2.7409 30.0093 104.86 137.654 137.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 400 6.4e-05 4096 115 4480 105728 184.119 55.7131 2427.62 1672.95 4340.6 4340.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 3.2e-05 4096 130 18048 560448 374.924 201.352 47841.7 5758.63 54177.7 54178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 0.000128 4096 230 6272 128240 23.1961 28.3951 3448.59 837.903 4338.16 4338.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 3.2e-05 4096 480 3584 542976 214.667 128.088 6148.51 3791.58 10283.1 10283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 3.2e-05 1024 140 672 589568 46.32 26.9025 312.8 837.245 1223.42 1223.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.001024 1024 150 992 12992 0.800032 0.774144 8.57894 50.0734 60.2988 60.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.001024 2048 50 224 18144 1.36573 4.93005 52.2711 58.6099 58.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 3.2e-05 512 180 384 473088 36.1885 13.185 77.5146 413.857 540.976 541.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000512 512 170 320 25088 1.5991 0.820736 3.47146 41.8165 47.8405 47.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 840 0.001024 4096 310 704 11424 2.72627 52.6416 104.944 160.355 160.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 400 6.4e-05 4096 115 4480 103936 184.127 55.6666 1537.1 1674.32 3451.41 3451.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 3.2e-05 4096 130 18048 560000 375.126 201.656 30859.4 5795.34 37232.7 37233.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 0.000128 4096 230 6272 128128 23.1102 28.3852 2222.01 838.785 3112.37 3112.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 3.2e-05 4096 480 3584 541632 215.206 128.12 5043.29 3809.44 9196.33 9196.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 3.2e-05 1024 140 672 588672 46.5465 26.93 257.646 837.487 1168.77 1168.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 0.001024 1024 150 992 12768 0.79872 0.772096 7.03363 50.011 58.6906 58.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.001024 2048 50 224 18144 1.36998 4.28995 52.4331 58.1347 58.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 3.2e-05 512 180 384 473088 37.196 13.3709 64.3813 418.802 533.985 534.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000512 512 170 320 24192 1.57632 0.79872 2.97709 42.6989 48.1787 48.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 840 0.001024 4096 310 704 11256 2.71718 51.6035 104.361 158.725 158.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 400 6.4e-05 4096 115 4480 102144 185.303 55.739 1240.83 1674.98 3157.04 3157.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 3.2e-05 4096 130 18048 559104 376.024 201.654 25314.5 5780.88 31674.1 31675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 0.000128 4096 230 6272 128016 23.1427 28.3797 1825.07 838.061 2714.73 2714.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 3.2e-05 4096 480 3584 543232 214.459 127.891 9734.53 3807.65 13884.8 13885.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 3.2e-05 1024 140 672 591872 46.2182 26.8847 498.8 838.148 1410.22 1410.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.001024 1024 150 992 13312 0.80128 0.788672 14.0898 51.309 67.0636 67.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.001024 2048 50 224 18240 1.37011 7.81168 52.3695 61.5947 61.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 3.2e-05 512 180 384 483328 36.1551 13.3288 125.509 417.705 592.944 593.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000512 512 170 320 25600 1.60282 0.830752 5.42669 42.6967 50.6914 50.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.001024 4096 310 704 11456 2.73818 30.2318 104.793 137.802 137.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 400 6.4e-05 4096 115 4480 104448 183.853 55.532 2426.27 1670.43 4336.29 4336.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 3.2e-05 4096 130 18048 560128 375.021 201.671 46573.7 5777.6 52929.1 52930
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 0.000128 4096 230 6272 128256 23.1014 28.3443 3479.59 838.251 4369.37 4369.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 3.2e-05 4096 480 3584 542720 214.972 128.091 6583.44 3810.09 10736.9 10737.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 3.2e-05 1024 140 672 591872 46.1648 26.9298 335.513 837.835 1246.6 1246.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.001024 1024 150 992 13056 0.795712 0.779904 9.44003 50.0508 61.138 61.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.001024 2048 50 224 18176 1.36621 5.28605 52.3541 59.0505 59.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 3.2e-05 512 180 384 475136 36.9572 13.3258 83.8391 417.678 552.095 552.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000512 512 170 320 25600 1.6024 0.832128 3.78435 42.4401 48.7946 48.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.001024 4096 310 704 11392 2.72778 20.6829 104.763 128.217 128.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 400 6.4e-05 4096 115 4480 102400 184.335 55.5295 1603.01 1670.17 3513.24 3513.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 3.2e-05 4096 130 18048 560128 374.854 201.13 29770.9 5791.61 36139.6 36140.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 0.000128 4096 230 6272 128000 23.0678 28.3199 2316.02 836.906 3204.39 3204.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 3.2e-05 4096 480 3584 542208 214.328 127.821 5393.27 3787.38 9523.09 9523.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 3.2e-05 1024 140 672 589824 46.2682 26.8721 277.088 847.625 1198.01 1198.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.001024 1024 150 992 13056 0.797824 0.776032 7.81475 50.1087 59.5691 59.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.001024 2048 50 224 18048 1.36294 4.42573 52.2404 58.0709 58.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 3.2e-05 512 180 384 466944 36.5308 13.1215 68.1866 412.631 530.708 530.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000512 512 170 320 24576 1.60672 0.817152 3.10682 41.6717 47.3324 47.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 840 0.001024 4096 310 704 11328 2.72608 48.5089 104.881 156.16 156.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 400 6.4e-05 4096 115 4480 98304 183.518 54.9429 1259.27 1650.4 3148.33 3148.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 3.2e-05 4096 130 18048 559104 374.656 201.524 24737.6 5781.99 31096.9 31097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 0.000128 4096 230 6272 127872 23.0461 28.3341 1901.48 838.13 2791.07 2791.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 3.2e-05 4096 480 3584 542592 214.905 128.103 13700.2 3793.46 17836.9 17837.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 3.2e-05 1024 140 672 590976 46.3865 26.9415 696.724 837.434 1607.65 1607.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.001024 1024 150 992 13248 0.802816 0.784384 20.3594 51.2899 73.3116 73.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.001024 2048 50 224 18216 1.37043 11.0984 52.3202 64.8332 64.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 3.2e-05 512 180 384 479232 35.8597 13.2123 176.11 414.201 639.63 639.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000512 512 170 320 25344 1.59245 0.821248 7.6041 42.1247 52.275 52.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.001024 4096 310 704 11448 2.73408 42.7653 104.772 150.313 150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 6.4e-05 4096 115 4480 103680 184.109 55.6135 3420.49 1668.79 5329.21 5329.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 3.2e-05 4096 130 18048 559872 375.882 201.439 68404 5774.99 74757.4 74758.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 0.000128 4096 230 6272 128160 23.1237 28.3873 4920.26 837.7 5809.55 5809.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 3.2e-05 4096 480 3584 542592 214.545 128.145 8946.13 3812.26 13101.4 13101.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 3.2e-05 1024 140 672 589824 46.4556 26.9182 451.364 838.35 1363.25 1363.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.001024 1024 150 992 12960 0.798496 0.77488 13.0453 51.217 65.906 65.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.001024 2048 50 224 18144 1.3719 6.96125 52.3705 60.7449 60.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 3.2e-05 512 180 384 460800 36.3633 13.0458 111.693 408.471 569.819 570.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000512 512 170 320 24192 1.59254 0.811008 4.91712 42.359 49.8125 49.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.001024 4096 310 704 11376 2.7313 27.7219 104.878 135.375 135.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 400 6.4e-05 4096 115 4480 101376 183.553 55.1834 2189.13 1658.53 4086.61 4086.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 3.2e-05 4096 130 18048 559872 374.793 201.185 45176.8 5783.71 51537.6 51538.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 0.000128 4096 230 6272 128160 23.0825 28.3732 3239.27 839.011 4129.82 4129.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 3.2e-05 4096 480 3584 540864 215.968 128.363 7286.14 3813.25 11444 11444.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 3.2e-05 1024 140 672 587520 46.3422 26.8718 373.131 834.792 1281.29 1281.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.001024 1024 150 992 12528 0.794624 0.761856 10.324 49.8638 61.8158 61.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.001024 2048 50 224 17928 1.35987 5.92048 51.9457 59.2674 59.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 3.2e-05 512 180 384 470016 35.6306 13.058 94.7159 408.188 551.833 552.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000512 512 170 320 24192 1.60298 0.814976 4.20336 41.3428 48.0973 48.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.001024 4096 310 704 11232 2.7281 22.3279 104.406 129.505 129.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 400 6.4e-05 4096 115 4480 103680 184.128 55.6569 1829.11 1669.79 3738.88 3739.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 3.2e-05 4096 130 18048 558144 380.216 203.26 36940.2 5822.4 43347.1 43348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 0.000128 4096 230 6272 127872 23.1151 28.3756 2648.34 837.845 3537.76 3537.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 3.2e-05 4096 480 3584 542720 214.813 128.175 12959.6 3790.61 17093.5 17093.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 3.2e-05 1024 140 672 591360 46.2458 26.921 655.639 837.79 1566.75 1566.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.001024 1024 150 992 13120 0.797312 0.77824 19.4648 51.1942 72.3081 72.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.001024 2048 50 224 18240 1.37376 10.2994 52.4077 64.1226 64.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 3.2e-05 512 180 384 491520 35.6453 13.3717 171.003 419.018 639.277 639.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000512 512 170 320 24960 1.58726 0.81632 7.16307 43.4839 53.1804 53.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.001024 4096 310 704 11440 2.73053 40.1288 104.778 147.679 147.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 6.4e-05 4096 115 4480 104960 183.778 55.6737 3273.01 1675.77 5188.44 5188.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 3.2e-05 4096 130 18048 560000 375.486 201.913 64994.2 5781.66 71354.3 71355.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 0.000128 4096 230 6272 128160 23.0945 28.3763 4660.2 838.088 5549.84 5549.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 3.2e-05 4096 480 3584 542720 214.375 128.076 8680.46 3791.54 12814.7 12815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 3.2e-05 1024 140 672 591360 46.1747 26.8804 434.429 837.894 1345.54 1345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.001024 1024 150 992 12800 0.795424 0.77824 12.4139 50.038 64.0974 64.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.001024 2048 50 224 18080 1.36675 6.91558 52.188 60.5135 60.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 3.2e-05 512 180 384 471040 36.1052 13.1197 108.978 412.215 570.659 570.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000512 512 170 320 24320 1.6063 0.8192 4.83581 41.9037 49.2953 49.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.001024 4096 310 704 11360 2.73549 27.2404 104.772 134.789 134.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 6.4e-05 4096 115 4480 102400 184.652 55.5809 2140.14 1680.73 4061.3 4061.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 3.2e-05 4096 130 18048 559360 377.05 202.399 43378.8 5809.36 49768.7 49769.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 0.000128 4096 230 6272 127680 23.0383 28.3275 3108.57 836.887 3996.9 3996.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 3.2e-05 4096 480 3584 541440 215.385 128.711 7302.48 3961.96 11608.8 11609.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 3.2e-05 1024 140 672 587520 46.2388 26.8452 364.659 834.856 1272.76 1272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.001024 1024 150 992 12960 0.80016 0.766592 10.2915 51.1986 63.1357 63.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.001024 2048 50 224 18000 1.36234 5.7769 52.1941 59.3775 59.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 3.2e-05 512 180 384 460800 37.1539 13.142 89.9499 412.334 552.824 553.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000512 512 170 320 24960 1.60042 0.821248 4.19578 42.7469 49.5005 49.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.001024 4096 310 704 11280 2.72947 22.6403 104.794 130.207 130.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 400 6.4e-05 4096 115 4480 99840 183.274 54.999 1756.43 1649.3 3644.21 3644.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 3.2e-05 4096 130 18048 558720 378.022 202.006 36703 5810.02 43094.1 43095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 0.000128 4096 230 6272 127680 23.0796 28.3742 2629.85 838.228 3519.61 3519.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 3.2e-05 4096 480 3584 542976 213.899 127.921 12187.1 3786.6 16315.8 16316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 3.2e-05 1024 140 672 589824 46.2041 26.8615 621.141 836.433 1530.8 1530.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.001024 1024 150 992 13248 0.800608 0.778432 17.732 51.2644 70.6502 70.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.001024 2048 50 224 18240 1.37216 9.76122 52.4472 63.6258 63.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 3.2e-05 512 180 384 479232 35.4027 13.1254 156.442 412.15 617.361 617.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000512 512 170 320 25344 1.5808 0.81808 6.68832 41.8575 51.0769 51.1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.001024 4096 310 704 11424 2.73203 37.9595 104.777 145.512 145.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 6.4e-05 4096 115 4480 104448 182.686 55.3345 3061.6 1664.83 4964.65 4964.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 3.2e-05 4096 130 18048 559872 374.135 201.423 61027.2 5776.16 67380 67380.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 0.000128 4096 230 6272 128064 23.0343 28.3296 4381.4 837.825 5270.67 5270.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 3.2e-05 4096 480 3584 542208 214.31 127.836 7985.35 3783.74 12111.5 12111.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 3.2e-05 1024 140 672 589824 46.2809 26.878 404.975 836.591 1314.88 1315.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.001024 1024 150 992 13056 0.798432 0.776416 11.7821 50.0758 63.5053 63.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.001024 2048 50 224 18048 1.36326 6.37565 52.1903 59.9716 60.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 3.2e-05 512 180 384 466944 36.5482 13.1256 101.104 412.236 563.247 563.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000512 512 170 320 24576 1.60416 0.820192 4.392 41.6675 48.612 48.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.001024 4096 310 704 11328 2.72592 24.9959 104.782 132.548 132.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 6.4e-05 4096 115 4480 98304 183.473 54.9302 1885.76 1648.8 3773.16 3773.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 3.2e-05 4096 130 18048 559104 374.584 201.54 40304.5 5776.41 46658.1 46658.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 0.000128 4096 230 6272 127872 23.0513 28.33 2877.51 837.425 3766.39 3766.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 3.2e-05 4096 480 3584 541440 215.238 128.199 6829.23 3797.86 10970.8 10971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 3.2e-05 1024 140 672 585216 46.5078 26.8109 346.453 834.917 1254.85 1254.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.001024 1024 150 992 12672 0.794176 0.76928 9.77926 49.9522 61.3671 61.4318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.001024 2048 50 224 17856 1.36397 5.7649 51.9414 59.1124 59.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 3.2e-05 512 180 384 442368 35.584 12.8127 81.8346 395.865 526.335 526.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000512 512 170 320 23040 1.56099 0.780288 3.75776 40.3568 46.5854 46.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.001024 4096 310 704 11232 2.72208 21.3621 104.791 128.919 128.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 6.4e-05 4096 115 4480 92160 184.537 54.6209 1519.9 1633.08 3392.32 3392.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 3.2e-05 4096 130 18048 559872 374.649 200.876 34148.5 5785.19 40510.2 40511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 0.000128 4096 230 6272 127296 23.0176 28.3107 2440.04 835.881 3327.32 3327.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 3.2e-05 4096 480 3584 543200 215.58 128.341 12027.3 3812.96 16184.5 16184.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 3.2e-05 1024 140 672 590400 46.4734 26.9619 608.498 837.795 1519.89 1520.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.001024 1024 150 992 13200 0.80304 0.782336 17.8662 51.298 70.8206 70.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.001024 2048 50 224 18200 1.37181 9.4761 52.4023 63.2931 63.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 3.2e-05 512 180 384 473600 36.0674 13.1692 152.996 412.563 615.031 615.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000512 512 170 320 24800 1.60189 0.8192 6.6481 41.8872 51.0861 51.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.001024 4096 310 704 11400 2.73347 36.8345 104.774 144.385 144.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 6.4e-05 4096 115 4480 102400 184.091 55.5606 2960.42 1667.15 4867.41 4867.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 3.2e-05 4096 130 18048 560000 377.678 202.202 59974.9 5795.14 66351 66351.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 0.000128 4096 230 6272 128000 23.2243 28.4036 4308.54 838.165 5198.41 5198.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 3.2e-05 4096 480 3584 542400 215.529 128.238 8506.81 3790.54 12641.4 12641.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 3.2e-05 1024 140 672 588800 46.6636 26.9409 428.566 837.93 1340.26 1340.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.001024 1024 150 992 12800 0.802464 0.7784 12.1654 50.1105 63.9318 64.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.001024 2048 50 224 18000 1.37261 6.89357 52.1322 60.4432 60.5022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 3.2e-05 512 180 384 460800 37.2591 13.1561 105.362 412.636 568.662 568.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000512 512 170 320 24000 1.62813 0.822336 4.62854 43.0083 50.2171 50.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.001024 4096 310 704 11200 2.71462 26.4454 104.236 133.44 133.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 6.4e-05 4096 115 4480 96000 185.09 55.0601 1963.85 1650.44 3854.64 3854.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 3.2e-05 4096 130 18048 558400 379.94 202.983 42589.7 5825.1 48998.9 48999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 0.000128 4096 230 6272 128000 23.1584 28.3874 3066.71 838.754 3957.09 3957.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 3.2e-05 4096 480 3584 542400 215.333 128.339 7023.42 3810.02 11177.4 11177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 3.2e-05 1024 140 672 590400 46.5064 26.9637 356.841 837.838 1268.31 1268.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.001024 1024 150 992 12600 0.806048 0.784384 10.1539 51.2969 63.1179 63.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.001024 2048 50 224 18000 1.36806 6.13619 52.3911 59.9385 59.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 3.2e-05 512 180 384 460800 37.3022 13.1746 87.6269 412.598 550.949 551.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000512 512 170 320 24000 1.63158 0.82384 4.05104 43.0635 49.7004 49.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.001024 4096 310 704 11100 2.7176 21.2614 104.209 128.232 128.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 6.4e-05 4096 115 4480 96000 185.243 55.0953 1622.45 1650.64 3513.63 3513.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 3.2e-05 4096 130 18048 559200 378.205 202.031 35123.2 5797.81 41502.4 41503.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 0.000128 4096 230 6272 127200 23.1854 28.4054 2511.45 835.859 3398.98 3399.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 3.2e-05 4096 480 3584 542976 214.539 128.118 11810.8 3811.17 15964.9 15965.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 3.2e-05 1024 140 672 589568 46.3588 26.9005 597.316 837.28 1508.01 1508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.001024 1024 150 992 12992 0.79616 0.774528 16.8266 50.0753 68.5446 68.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.001024 2048 50 224 18144 1.36602 9.3321 52.2802 63.0196 63.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 3.2e-05 512 180 384 473088 36.2265 13.185 149.54 413.948 613.137 613.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000512 512 170 320 25088 1.59466 0.821856 6.53923 43.1455 52.2329 52.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.001024 4096 310 704 11424 2.74125 37.0343 104.962 144.781 144.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 6.4e-05 4096 115 4480 103936 184.009 55.6753 2954.11 1674.69 4868.68 4868.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 3.2e-05 4096 130 18048 560000 374.784 201.568 59175.4 5792.93 65545.8 65546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 0.000128 4096 230 6272 128128 23.0837 28.3613 4249.54 838.886 5139.95 5140.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 3.2e-05 4096 480 3584 541184 214.853 127.989 8254.16 3825.96 12423.3 12423.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 3.2e-05 1024 140 672 587776 46.5878 26.8687 420.234 844.696 1338.54 1338.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.001024 1024 150 992 12992 0.802016 0.78688 11.6527 51.5115 64.8256 64.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.001024 2048 50 224 17920 1.36346 6.94477 52.437 60.7878 60.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 3.2e-05 512 180 384 458752 35.7799 13.0376 102.5 407.897 559.452 559.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000512 512 170 320 23296 1.59485 0.80208 4.42605 40.9652 47.9242 48.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.001024 4096 310 704 11200 2.72246 25.8348 105.265 133.864 133.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 6.4e-05 4096 115 4480 100352 183.184 55.0564 1999.29 1670.4 3908.13 3908.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 3.2e-05 4096 130 18048 559104 374.282 201.584 41611.9 5833.14 48022 48022.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 0.000128 4096 230 6272 127680 23.0295 28.3218 2975.9 845.591 3872.92 3872.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 3.2e-05 4096 480 3584 540288 215.741 128.322 6732.91 3814.94 10892.2 10892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 3.2e-05 1024 140 672 585984 46.6741 27.3799 343.433 836.796 1254.44 1254.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.001024 1024 150 992 12096 0.788288 0.765376 9.09715 49.7601 60.4832 60.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.001024 2048 50 224 17808 1.3616 5.69091 51.9291 59.0244 59.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 3.2e-05 512 180 384 430080 38.5786 13.0402 79.4927 404.08 535.432 535.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000512 512 170 320 24192 1.58448 0.804288 4.08906 41.863 48.4707 48.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.001024 4096 310 704 11088 2.7215 20.7839 104.258 127.806 127.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 6.4e-05 4096 115 4480 96768 188.175 55.6585 1576.88 1674.21 3495.12 3495.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 3.2e-05 4096 130 18048 559104 375.61 201.846 34005.2 5782.59 40366.3 40367.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 0.000128 4096 230 6272 127680 23.089 28.3648 2436.37 838.156 3326.05 3326.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 3.2e-05 4096 480 3584 542400 214.594 128.067 11663.4 3808.38 15814.8 15815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 3.2e-05 1024 140 672 591360 46.3056 26.9366 585.005 837.71 1496.12 1496.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.001024 1024 150 992 12960 0.796672 0.776736 16.8556 50.0043 68.5066 68.5733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.001024 2048 50 224 18120 1.36765 9.1464 52.234 62.7913 62.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 3.2e-05 512 180 384 476160 35.8108 13.1579 147.161 412.541 608.909 609.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000512 512 170 320 24960 1.59645 0.821248 6.4705 41.8961 50.9164 51.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.001024 4096 310 704 11400 2.73206 35.6534 104.864 143.295 143.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 6.4e-05 4096 115 4480 103680 184.206 55.6257 2914.75 1670.44 4825.21 4825.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 3.2e-05 4096 130 18048 559680 375.638 201.594 58485.8 5773.19 64837.3 64838.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 0.000128 4096 230 6272 127920 23.1363 28.3872 4202.84 838.161 5092.6 5092.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 3.2e-05 4096 480 3584 541440 215.5 128.202 8167.63 3812.33 12324 12324.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 3.2e-05 1024 140 672 587520 46.2454 26.8478 415.588 834.796 1323.64 1323.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.001024 1024 150 992 12960 0.79872 0.770048 11.5356 51.1961 64.3767 64.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.001024 2048 50 224 18000 1.36512 6.59229 52.2014 60.1996 60.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 3.2e-05 512 180 384 460800 37.1803 13.1477 101.906 412.325 564.804 565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000512 512 170 320 24960 1.6039 0.82096 4.72925 41.9603 49.2475 49.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.001024 4096 310 704 11280 2.73728 25.8662 104.794 133.44 133.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 6.4e-05 4096 115 4480 99840 183.3 54.997 1969.24 1649.43 3857.16 3857.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 3.2e-05 4096 130 18048 558720 378.04 202.062 40790.9 5810.2 47182.3 47183.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 0.000128 4096 230 6272 127680 23.0826 28.381 2931.13 838.403 3821.07 3821.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 3.2e-05 4096 480 3584 538560 216.477 128.251 6873.29 3788.86 11007.2 11007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 3.2e-05 1024 140 672 587520 46.3363 26.8885 345.752 834.923 1254.06 1254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.001024 1024 150 992 12240 0.79184 0.75776 9.40746 49.6661 60.6945 60.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.001024 2048 50 224 17640 1.34829 6.05149 51.5444 58.9885 59.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 3.2e-05 512 180 384 460800 35.3462 16.58 85.4199 402.297 539.883 540.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000512 512 170 320 23040 1.60426 0.797472 3.7912 41.2842 47.6101 47.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.001024 4096 310 704 11160 2.72394 21.8246 104.779 129.371 129.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 6.4e-05 4096 115 4480 103680 184.197 55.6659 1727.49 1670.34 3637.89 3638.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 3.2e-05 4096 130 18048 555840 382.561 203.243 34759.6 5840.16 41186.6 41187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 0.000128 4096 230 6272 127440 23.1766 28.3837 2501.51 836.195 3389.34 3389.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 3.2e-05 4096 480 3584 542720 214.932 128.131 11518.8 3811.06 15673.2 15673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 3.2e-05 1024 140 672 591872 46.175 26.8902 588.074 837.987 1499.28 1499.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.001024 1024 150 992 13056 0.797184 0.77824 16.366 49.9932 68.0079 68.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.001024 2048 50 224 18176 1.37162 9.23203 52.3716 63.0191 63.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 3.2e-05 512 180 384 475136 36.9812 13.3263 146.613 417.744 614.908 615.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000512 512 170 320 25600 1.6064 0.83312 6.48166 42.6913 51.7452 51.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.001024 4096 310 704 11392 2.7321 35.7024 104.79 143.265 143.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 6.4e-05 4096 115 4480 102400 184.294 55.5336 2840.18 1670.68 4750.88 4751.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 3.2e-05 4096 130 18048 560128 374.457 201.085 57494.2 5779.82 63850.6 63851.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 0.000128 4096 230 6272 128000 23.0748 28.332 4132.15 837.106 5020.73 5020.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 3.2e-05 4096 480 3584 542720 214.881 128.08 7836.94 3795.03 11975.2 11975.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 3.2e-05 1024 140 672 589824 46.0555 26.8519 398.217 835.852 1307.14 1307.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.001024 1024 150 992 12800 0.793824 0.762976 10.9129 49.8421 62.3822 62.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.001024 2048 50 224 17920 1.35958 6.6223 52.0499 60.0753 60.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 3.2e-05 512 180 384 458752 38.4109 13.3301 96.9234 418.026 566.935 567.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000512 512 170 320 22528 1.57901 0.780096 4.01981 42.1965 48.7075 48.8193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.001024 4096 310 704 11264 2.72352 24.41 104.843 132.018 132.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 6.4e-05 4096 115 4480 98304 186.527 55.5479 1853.67 1672.12 3768.06 3768.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 3.2e-05 4096 130 18048 559104 378.557 202.744 39177.9 5826.56 45586.9 45587.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 0.000128 4096 230 6272 127488 23.0762 28.3156 2816.4 836.97 3704.85 3704.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 3.2e-05 4096 480 3584 540672 215.262 128.133 7170.31 3797.62 11311.6 11311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 3.2e-05 1024 140 672 583680 46.4082 26.7672 355.351 833.614 1262.3 1262.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.001024 1024 150 992 12288 0.775968 0.74912 9.3951 49.3323 60.3278 60.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.001024 2048 50 224 17664 1.34992 5.57056 51.7836 58.7477 58.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 3.2e-05 512 180 384 442368 35.6185 12.8198 84.7286 396.256 529.667 529.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000512 512 170 320 21504 1.6119 0.78368 3.81805 39.3869 45.732 45.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.001024 4096 310 704 11136 2.72243 21.9228 104.877 129.564 129.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 6.4e-05 4096 115 4480 98304 183.449 54.9617 1702.87 1651.41 3592.88 3593.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 3.2e-05 4096 130 18048 559104 375.325 200.803 35965.1 5790.33 42332.6 42333.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 0.000128 4096 230 6272 126720 23.0593 28.3122 2565.75 835.095 3452.29 3452.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 3.2e-05 4096 480 3600 542720 214.984 128.095 8987.62 3792.95 13124 13124.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 3.2e-05 1024 140 680 588800 46.607 26.9052 468.261 839.819 1381.76 1381.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 0.001024 1024 150 1000 13120 0.800864 0.78848 12.9081 51.2572 65.8292 65.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.001024 2048 50 240 18240 1.3769 7.54304 52.4996 61.4613 61.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 3.2e-05 512 180 400 483328 36.142 13.3347 118.961 417.657 586.342 586.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000512 512 170 320 25856 1.58922 0.831424 5.14848 43.5306 51.231 51.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 840 0.001024 4096 310 720 11296 2.72854 50.5281 104.725 158.028 158.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 400 6.4e-05 4096 115 4480 106496 183.193 55.5725 2299.39 1675.42 4213.79 4213.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 3.2e-05 4096 130 18080 560640 373.43 201.001 45156.3 5783.93 51515.8 51516.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 0.000128 4096 230 6280 128064 23.0488 28.3287 3263.01 838.025 4152.49 4152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 3.2e-05 4096 480 3600 542208 215.445 128.183 5795 3812.88 9951.8 9952.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 3.2e-05 1024 140 680 588800 46.7554 26.8894 450.078 837.905 1361.8 1361.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 0.001024 1024 150 1000 13056 0.800768 0.773312 8.28701 51.3076 61.2414 61.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.001024 2048 50 240 18176 1.3783 5.05197 52.4143 58.8882 58.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 3.2e-05 512 180 400 483328 36.134 13.3243 76.8376 417.794 544.349 544.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000512 512 170 320 25600 1.60333 0.828416 7.09251 43.4925 53.1452 53.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 840 0.001024 4096 310 720 11264 2.72835 51.6195 104.725 159.119 159.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 400 6.4e-05 4096 115 4480 104448 183.877 55.5219 1453.02 1670.1 3362.74 3362.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 3.2e-05 4096 130 18080 560128 374.757 201.486 29065.6 5777.01 35419.9 35420.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 0.000128 4096 230 6280 128000 23.0961 28.3411 2099.98 838.191 2989.69 2989.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 3.2e-05 4096 480 3600 542720 216.013 128.414 10294.8 3812.93 14452.5 14452.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 3.2e-05 1024 140 680 588800 46.7449 26.9484 530.682 837.745 1442.28 1442.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 0.001024 1024 150 1000 13120 0.80096 0.788032 14.8703 51.2499 67.7815 67.8466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.001024 2048 50 240 18200 1.3729 8.72506 52.4137 62.5599 62.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 3.2e-05 512 180 400 486400 36.126 13.3899 136.148 418.998 604.901 605.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000512 512 170 320 25600 1.596 0.827392 5.84621 42.6609 51.0631 51.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 840 0.001024 4096 310 720 11280 2.73936 57.3605 104.681 164.825 164.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 400 6.4e-05 4096 115 4480 106240 183.96 55.702 2626.95 1675.49 4542.29 4542.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 3.2e-05 4096 130 18080 560640 375.266 201.458 51776.8 5770 58124.6 58125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 0.000128 4096 230 6280 128080 23.1732 28.3863 3737.8 837.874 4627.32 4627.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 3.2e-05 4096 480 3600 542080 215.4 128.262 6495.08 3817.07 10656.1 10656.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 3.2e-05 1024 140 680 588800 46.5351 26.9189 338.994 838.767 1251.37 1251.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 0.001024 1024 150 1000 12960 0.800064 0.780512 9.4137 51.2174 62.2864 62.3512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.001024 2048 50 240 18160 1.37149 5.70579 52.4618 59.5832 59.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 3.2e-05 512 180 400 481280 36.513 13.3755 86.9159 419.474 556.512 556.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000512 512 170 320 24960 1.59027 0.816928 3.75917 42.1789 48.4763 48.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 840 0.001024 4096 310 720 11200 2.71792 57.4874 104.568 164.817 164.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 400 6.4e-05 4096 115 4480 104960 183.844 55.6705 1639.84 1677.25 3556.79 3556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 3.2e-05 4096 130 18080 560000 375.302 201.503 32562.9 5787.82 38928.5 38929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 0.000128 4096 230 6280 128000 23.1013 28.3796 2348.27 838.977 3238.8 3238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 3.2e-05 4096 480 3600 541440 216.063 128.313 5281.07 3794.01 9419.74 9419.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1580 3.2e-05 1024 140 680 587520 46.8722 26.936 378.378 837.768 1290.12 1290.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 0.001024 1024 150 1000 12720 0.796704 0.755712 7.63725 50.0058 59.2684 59.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.001024 2048 50 240 18120 1.36947 4.71466 52.4575 58.5846 58.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 3.2e-05 512 180 400 476160 35.7941 13.1545 70.7264 412.489 532.401 532.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000512 512 170 320 24960 1.60192 0.82096 3.27456 42.6702 48.4956 48.6093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 840 0.001024 4096 310 720 11160 2.7136 56.9999 104.544 164.3 164.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 400 6.4e-05 4096 115 4480 103680 184.22 55.6173 1318.49 1670.25 3228.76 3228.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 3.2e-05 4096 130 18080 559680 374.867 200.791 26480.9 5772.93 32830.6 32831.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 0.000128 4096 230 6280 127920 23.1445 28.3727 1908.85 838.182 2798.62 2798.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 3.2e-05 4096 480 3600 542592 215.409 128.232 9411.77 3811.86 13567.6 13567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 3.2e-05 1024 140 680 588288 46.7461 26.9647 490.693 837.426 1402 1402.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.001024 1024 150 1000 13056 0.79808 0.78336 13.3569 51.2002 66.209 66.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.001024 2048 50 240 18192 1.37645 7.95824 52.4126 61.7902 61.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 3.2e-05 512 180 400 479232 36.1947 13.296 123.809 416.262 589.806 590.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000512 512 170 320 25728 1.5913 0.826272 5.3695 43.5271 51.4452 51.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 840 0.001024 4096 310 720 11280 2.73536 50.579 104.726 158.086 158.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 400 6.4e-05 4096 115 4480 105984 183.411 55.6573 2396.94 1672.82 4309.02 4309.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 3.2e-05 4096 130 18080 560640 373.832 201.051 47307.8 5762.2 53646 53646.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 0.000128 4096 230 6280 128064 23.1118 28.3735 3414.85 838.103 4304.51 4304.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 3.2e-05 4096 480 3600 542208 214.681 128.062 6120.64 3812.88 10276.5 10276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 3.2e-05 1024 140 680 586752 46.6117 27.1235 318.264 837.155 1229.31 1229.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.001024 1024 150 1000 13056 0.8032 0.78064 8.73482 51.2758 61.6671 61.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.001024 2048 50 240 18144 1.36685 5.24899 52.4503 59.1098 59.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 3.2e-05 512 180 400 466944 36.523 13.1277 78.9371 412.455 541.289 541.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000512 512 170 320 25344 1.58493 0.819456 3.58406 41.6606 47.7822 47.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 840 0.001024 4096 310 720 11232 2.72237 49.9364 104.797 157.498 157.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 400 6.4e-05 4096 115 4480 104448 182.705 55.3431 1537.21 1665.94 3441.38 3441.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 3.2e-05 4096 130 18080 559872 374.256 201.484 30572.4 5780.72 36929.9 36930.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 0.000128 4096 230 6280 127872 23.0354 28.3361 2202.44 838.496 3092.38 3092.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 3.2e-05 4096 480 3600 541440 215.535 128.351 5054.31 3815 9213.48 9213.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 3.2e-05 1024 140 680 587520 46.6332 26.9167 263.876 837.644 1175.23 1175.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 0.001024 1024 150 1000 12960 0.800768 0.78 7.36701 51.1931 60.2128 60.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.001024 2048 50 240 18000 1.36192 4.58342 52.1557 58.1436 58.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 3.2e-05 512 180 400 460800 36.3303 13.0494 65.0677 408.09 522.777 522.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000512 512 170 320 24192 1.59504 0.80976 2.8897 42.0628 47.491 47.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 840 0.001024 4096 310 720 11088 2.71155 49.5104 104.211 156.478 156.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 400 6.4e-05 4096 115 4480 101376 183.541 55.1956 1232.12 1656.78 3127.84 3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 3.2e-05 4096 130 18080 559872 374.898 201.248 25359.4 5778.52 31715.2 31716.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 0.000128 4096 230 6280 127872 23.081 28.3742 1826.51 838.154 2716.2 2716.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 3.2e-05 4096 480 3600 542528 215.567 128.34 13392.8 3798.04 17535 17535.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 3.2e-05 1024 140 680 588672 46.7504 26.9524 713.195 837.613 1624.68 1624.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.001024 1024 150 1000 12992 0.798208 0.77824 20.0926 51.183 72.9267 72.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.001024 2048 50 240 18200 1.3791 11.3004 52.4575 65.1807 65.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 3.2e-05 512 180 400 480256 36.5932 13.3777 176.296 418.337 644.851 645.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000512 512 170 320 25984 1.60515 0.833376 7.76032 42.7198 53.0504 53.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.001024 4096 310 720 11256 2.72589 42.2871 104.639 149.695 149.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 400 6.4e-05 4096 115 4480 105728 184.031 55.7365 3400.95 1672.82 5313.74 5313.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 3.2e-05 4096 130 18080 560448 374.4 201.046 66700.8 5758.74 73036 73037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 0.000128 4096 230 6280 128016 23.1434 28.3904 4801.75 837.807 5691.17 5691.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 3.2e-05 4096 480 3600 542080 215.438 128.255 8413.08 3815.93 12573 12573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 3.2e-05 1024 140 680 587776 46.602 26.8945 443.243 837.258 1354.16 1354.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.001024 1024 150 1000 12768 0.796672 0.778688 12.1372 50.08 63.8686 63.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.001024 2048 50 240 18144 1.37446 7.35971 52.5066 61.2857 61.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 3.2e-05 512 180 400 473088 36.1996 13.1868 111.681 413.947 575.256 575.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000512 512 170 320 25088 1.59418 0.821344 5.00986 43.1522 50.7099 50.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.001024 4096 310 720 11200 2.72419 26.5757 104.737 134.081 134.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 400 6.4e-05 4096 115 4480 103936 184.015 55.6503 2103.15 1674.8 4017.82 4017.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 3.2e-05 4096 130 18080 560000 374.848 201.664 41918.7 5783.2 48279.5 48280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 0.000128 4096 230 6280 127904 23.0927 28.4047 3020.28 838.972 3910.83 3910.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 3.2e-05 4096 480 3600 541632 215.106 128.146 6863.87 3808.94 11016.3 11016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 3.2e-05 1024 140 680 585984 46.793 26.9342 362.458 837.556 1273.91 1274.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.001024 1024 150 1000 12768 0.79792 0.772096 9.93747 50.0035 61.5841 61.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.001024 2048 50 240 17976 1.36461 6.01674 52.1983 59.6228 59.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 3.2e-05 512 180 400 473088 37.2034 13.381 91.7621 418.755 561.349 561.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000512 512 170 320 24192 1.58118 0.802048 4.01802 41.9213 48.4561 48.5641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 840 0.001024 4096 310 720 11088 2.72637 79.5731 104.422 186.768 186.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 400 6.4e-05 4096 115 4480 102144 185.327 55.7345 1687.92 1674.87 3604.06 3604.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 3.2e-05 4096 130 18080 559104 375.934 201.687 34261.9 5779.96 40620.6 40621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 0.000128 4096 230 6280 127680 23.1363 28.381 2466.02 837.905 3355.52 3355.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 3.2e-05 4096 480 3600 542208 215.214 128.15 12402.9 3816.08 16562.6 16562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 3.2e-05 1024 140 680 588800 46.5438 26.8808 659.559 838.568 1571.71 1571.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.001024 1024 150 1000 13056 0.800768 0.782464 18.5365 51.3246 71.5206 71.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.001024 2048 50 240 18176 1.37261 10.7513 52.4616 64.628 64.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 3.2e-05 512 180 400 483328 36.1076 13.3345 165.658 418.036 633.38 633.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000512 512 170 320 25600 1.60685 0.833344 7.19034 43.5148 53.2777 53.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.001024 4096 310 720 11264 2.72794 38.6562 104.821 146.248 146.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 400 6.4e-05 4096 115 4480 104448 183.724 55.5302 3104.77 1671.64 5015.87 5016.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 3.2e-05 4096 130 18080 560128 374.432 201.524 61223.5 5781.7 67582.2 67583.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 0.000128 4096 230 6280 128000 23.0676 28.3358 4445.4 838.802 5335.68 5335.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 3.2e-05 4096 480 3600 541696 215.63 128.22 7945.22 3799.63 12089 12089.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 3.2e-05 1024 140 680 587776 46.6106 26.8841 420.312 838.5 1332.46 1332.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.001024 1024 150 1000 12800 0.795456 0.77552 11.7356 50.0142 63.3938 63.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.001024 2048 50 240 18048 1.37011 6.91568 52.2772 60.6033 60.6614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 3.2e-05 512 180 400 475136 36.9565 13.3229 106.838 418 575.357 575.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000512 512 170 320 25600 1.60333 0.832512 4.77862 43.7621 51.1054 51.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.001024 4096 310 720 11136 2.7257 25.4036 104.458 132.631 132.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 400 6.4e-05 4096 115 4480 102400 184.282 55.5336 1938.91 1671.66 3850.58 3850.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 3.2e-05 4096 130 18080 560128 374.377 201.108 37248 5783.27 43607.8 43608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 0.000128 4096 230 6280 127744 23.0482 28.3331 2797.02 837.773 3686.25 3686.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 3.2e-05 4096 480 3600 540672 215.194 128.095 6445.37 3814.79 10603.7 10604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 3.2e-05 1024 140 680 586752 46.6554 26.8673 339.937 837.426 1251.05 1251.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.001024 1024 150 1000 12672 0.797216 0.77824 9.34141 50.1021 61.0925 61.1615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.001024 2048 50 240 18048 1.37421 5.80797 52.4654 59.6917 59.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 3.2e-05 512 180 400 466944 36.5858 13.1175 85.7034 412.62 548.266 548.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000512 512 170 320 24576 1.61165 0.819712 3.83114 43.0083 49.4046 49.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.001024 4096 310 720 11136 2.73206 20.6588 104.829 128.263 128.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 400 6.4e-05 4096 115 4480 98304 183.498 54.9212 1510.93 1650.59 3400.13 3400.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 3.2e-05 4096 130 18080 559104 374.622 201.493 30725.5 5781.61 37084.3 37085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 0.000128 4096 230 6280 127488 23.0451 28.3214 2281.98 838.097 3171.52 3171.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 3.2e-05 4096 480 3600 542016 215.824 128.285 12740 3814 16898.4 16898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 3.2e-05 1024 140 680 588672 46.7445 26.9394 670.731 838.153 1582.73 1582.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.001024 1024 150 1000 13104 0.8032 0.782336 18.7119 51.3127 71.6808 71.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.001024 2048 50 240 18144 1.37011 10.9483 52.3947 64.7557 64.8121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 3.2e-05 512 180 400 479232 35.8323 13.2102 170.914 414.556 634.751 634.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000512 512 170 320 25344 1.59597 0.82288 7.39386 41.9381 51.8775 51.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.001024 4096 310 720 11232 2.72486 39.9619 104.685 147.414 147.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 6.4e-05 4096 115 4480 105984 182.951 55.6012 3246.75 1670.16 5155.65 5155.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 3.2e-05 4096 130 18080 559872 375.889 201.469 63729.1 5780.11 70087.7 70088.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 0.000128 4096 230 6280 128016 23.1167 28.386 4586.14 838.427 5476.15 5476.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 3.2e-05 4096 480 3600 541440 215.587 128.36 8226.09 3809.84 12380.2 12380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 3.2e-05 1024 140 680 587520 46.6574 26.9128 431.782 856.246 1361.75 1361.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.001024 1024 150 1000 12960 0.796544 0.7784 11.8559 51.1925 64.6974 64.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.001024 2048 50 240 18000 1.36387 7.35437 52.1626 60.9258 60.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 3.2e-05 512 180 400 460800 36.3383 13.0535 105.944 408.151 563.733 563.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000512 512 170 320 24192 1.58928 0.8096 4.59059 42.0727 49.1946 49.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.001024 4096 310 720 11088 2.71597 25.8502 104.235 132.847 132.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 400 6.4e-05 4096 115 4480 101376 183.528 55.1935 2008.05 1657.06 3904.02 3904.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 3.2e-05 4096 130 18080 559872 374.8 201.215 41088.3 5782.31 47447.7 47448.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 0.000128 4096 230 6280 127872 23.0851 28.375 2957.08 838.412 3847.03 3847.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 3.2e-05 4096 480 3600 540864 215.951 128.334 7277.73 3793.1 11415.4 11415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 3.2e-05 1024 140 680 584064 46.739 26.8736 379.865 834.553 1288.19 1288.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.001024 1024 150 1000 12528 0.794048 0.762688 10.2976 49.8623 61.7882 61.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.001024 2048 50 240 17928 1.37011 6.57818 52.1562 60.1465 60.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 3.2e-05 512 180 400 470016 35.6502 13.056 95.2174 408.13 552.291 552.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000512 512 170 320 24192 1.60419 0.811008 4.33322 42.3886 49.2748 49.3842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.001024 4096 310 720 11016 2.7177 22.984 104.212 129.955 130.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 400 6.4e-05 4096 115 4480 103680 184.127 55.6337 1819.84 1669.48 3729.28 3729.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 3.2e-05 4096 130 18080 558144 380.137 202.473 36296.1 5821.37 42701.2 42702.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 0.000128 4096 230 6280 127872 23.1134 28.3668 2619.36 837.709 3508.63 3508.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 3.2e-05 4096 480 3600 541440 215.305 128.215 6535.34 3797.18 10676.3 10676.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 3.2e-05 1024 140 680 585216 46.4836 26.8114 340.667 834.71 1248.83 1248.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.001024 1024 150 1000 12672 0.79584 0.768288 9.34842 49.9478 60.9336 61.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.001024 2048 50 240 17856 1.36416 5.85114 52.1536 59.4105 59.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 3.2e-05 512 180 400 442368 35.5786 12.8075 81.3797 395.819 525.829 526.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000512 512 170 320 23040 1.56512 0.780288 3.8704 39.2973 45.6422 45.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 840 0.001024 4096 310 720 10944 2.71229 63.1799 104.21 170.147 170.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 400 6.4e-05 4096 115 4480 92160 184.595 54.6085 1451.48 1632.83 3323.71 3323.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 3.2e-05 4096 130 18080 559872 374.63 200.874 32825.4 5784.4 39186.4 39187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 0.000128 4096 230 6280 127296 23.0193 28.3167 2349.44 835.771 3236.62 3236.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 3.2e-05 4096 480 3600 542080 215.427 128.281 11922.7 3810.71 16077.4 16077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 3.2e-05 1024 140 680 588800 46.5855 26.9257 624.243 837.805 1535.72 1535.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.001024 1024 150 1000 12960 0.798816 0.778592 17.6612 51.1947 70.5073 70.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.001024 2048 50 240 18160 1.37421 10.39 52.4145 64.2241 64.2814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 3.2e-05 512 180 400 481280 36.5217 13.3795 159.813 419.022 628.978 629.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000512 512 170 320 24960 1.59226 0.8192 6.85277 43.4806 52.8791 52.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.001024 4096 310 720 11200 2.72384 37.5333 104.471 144.77 144.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 6.4e-05 4096 115 4480 104960 183.831 55.681 3006.99 1675.65 4922.35 4922.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 3.2e-05 4096 130 18080 560000 375.21 201.574 59458.7 5781.86 65818.5 65819.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 0.000128 4096 230 6280 128000 23.0832 28.3791 4284.03 838.091 5173.67 5173.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 3.2e-05 4096 480 3600 541440 215.139 128.199 8241.89 3818.41 12403.9 12404.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 3.2e-05 1024 140 680 588800 46.4953 26.8882 430.945 838.036 1342.53 1342.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.001024 1024 150 1000 12800 0.795328 0.777888 11.9807 50.037 63.6653 63.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.001024 2048 50 240 18080 1.37216 6.83949 52.4194 60.6751 60.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 3.2e-05 512 180 400 471040 36.118 13.1262 109.073 412.269 570.824 571.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000512 512 170 320 24320 1.60512 0.819168 4.73546 41.9026 49.1967 49.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.001024 4096 310 720 11040 2.71891 25.5821 104.061 132.404 132.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 6.4e-05 4096 115 4480 102400 184.664 55.5931 2029.77 1676.32 3946.54 3946.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 3.2e-05 4096 130 18080 559360 376.99 202.473 41593.4 5810.3 47984.3 47985.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 0.000128 4096 230 6280 127680 23.0417 28.3468 2976.45 837.005 3864.93 3865.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 3.2e-05 4096 480 3600 541440 215.479 128.22 6879.38 3791.64 11015 11015.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 3.2e-05 1024 140 680 583680 46.619 26.8456 356.368 849.294 1279.29 1279.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.001024 1024 150 1000 12480 0.798912 0.770048 10.005 51.1903 62.8377 62.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.001024 2048 50 240 18000 1.36787 5.97197 52.4015 59.7833 59.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 3.2e-05 512 180 400 460800 37.1585 13.1502 88.658 412.164 551.373 551.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000512 512 170 320 24960 1.59738 0.823296 4.29235 42.7256 49.5687 49.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.001024 4096 310 720 11040 2.71763 21.864 104.446 129.069 129.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 400 6.4e-05 4096 115 4480 99840 183.26 54.9946 1654.93 1648.9 3542.28 3542.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 3.2e-05 4096 130 18080 558720 378.031 202.036 34607.1 5808.08 40996.3 40997.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 0.000128 4096 230 6280 127680 23.0974 28.3686 2485.23 837.936 3374.71 3374.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 3.2e-05 4096 480 3600 540160 216.481 128.538 6905.17 3829.68 11080.1 11080.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 3.2e-05 1024 140 680 588800 46.574 26.9209 355.011 838.893 1267.56 1267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.001024 1024 150 1000 12800 0.8032 0.784992 9.42458 51.3257 62.4115 62.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.001024 2048 50 240 17920 1.37251 5.67517 52.4601 59.5536 59.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 3.2e-05 512 180 400 450560 38.1736 13.1266 85.638 412.682 549.861 550.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000512 512 170 320 23040 1.65619 0.825344 4.05565 43.0836 49.7569 49.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.001024 4096 310 720 10880 2.71802 20.1379 104.129 127.029 127.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 400 6.4e-05 4096 115 4480 92160 186.566 54.9575 1532.59 1650.89 3425.19 3425.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 3.2e-05 4096 130 18080 558080 382.534 203.623 34825.4 5869.03 41281.7 41282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 0.000128 4096 230 6280 127360 23.0709 28.3163 2494.94 836.662 3383.07 3383.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 3.2e-05 4096 480 3600 542208 214.618 128.051 11444.5 3813.6 15601.1 15601.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 3.2e-05 1024 140 680 586752 46.6223 26.8657 582.128 837.237 1493.02 1493.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.001024 1024 150 1000 13056 0.79712 0.7792 16.8229 51.2852 69.7597 69.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.001024 2048 50 240 18144 1.37216 9.55533 52.4649 63.4344 63.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 3.2e-05 512 180 400 466944 36.521 13.1277 146.124 412.565 608.58 608.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000512 512 170 320 25344 1.58131 0.818144 6.66102 42.9393 52.1303 52.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.001024 4096 310 720 11232 2.73203 35.1458 104.827 142.748 142.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 6.4e-05 4096 115 4480 104448 182.673 55.3469 2868.79 1666.33 4773.34 4773.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 3.2e-05 4096 130 18080 559872 374.085 201.449 57606.3 5781.89 63964.9 63965.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 0.000128 4096 230 6280 127872 23.0411 28.328 4117.09 838.635 5007.17 5007.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 3.2e-05 4096 480 3600 540672 215.227 128.109 8058.48 3811.3 12213.4 12213.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 3.2e-05 1024 140 680 586752 46.6538 27.6746 421.749 836.579 1332.82 1332.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.001024 1024 150 1000 12672 0.79872 0.774144 11.3234 50.0865 63.0564 63.1214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.001024 2048 50 240 18048 1.3736 7.10832 52.4197 60.9424 61.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 3.2e-05 512 180 400 466944 36.5443 13.1271 105.198 412.24 567.346 567.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000512 512 170 320 24576 1.60397 0.821248 4.65773 42.9777 50.1934 50.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.001024 4096 310 720 11136 2.73331 25.5687 104.722 133.067 133.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 6.4e-05 4096 115 4480 98304 183.511 54.9243 1907.49 1648.92 3795.05 3795.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 3.2e-05 4096 130 18080 559104 374.581 201.493 40476.9 5793.84 46847.9 46848.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 0.000128 4096 230 6280 127488 23.0543 28.316 2892.69 850.61 3794.75 3794.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 3.2e-05 4096 480 3600 541440 215.249 128.213 6651.73 3796.69 10792.2 10792.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 3.2e-05 1024 140 680 585216 46.5185 26.8085 345.526 853.599 1272.61 1272.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.001024 1024 150 1000 12672 0.796256 0.764064 9.42787 49.9471 61.0091 61.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.001024 2048 50 240 17856 1.36394 5.95053 52.1452 59.5002 59.5579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 3.2e-05 512 180 400 442368 35.5693 12.815 82.5255 395.767 526.919 527.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000512 512 170 320 23040 1.56278 0.780288 3.94902 40.3494 46.7717 46.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.001024 4096 310 720 10944 2.71312 21.5819 104.194 128.531 128.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 6.4e-05 4096 115 4480 92160 184.504 54.6323 1473.64 1632.62 3345.6 3345.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 3.2e-05 4096 130 18080 559872 374.59 200.837 33663.8 5783.73 40024.1 40024.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 0.000128 4096 230 6280 127296 23.0318 28.3095 2386.6 835.774 3273.79 3273.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 3.2e-05 4096 480 3600 540672 215.161 128.139 6170.45 3805.65 10319.7 10319.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 3.2e-05 1024 140 680 583680 46.3904 26.7385 322.564 832.79 1228.64 1228.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.001024 1024 150 1000 11520 0.776128 0.745472 8.44342 49.3098 59.3486 59.4125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.001024 2048 50 240 17664 1.35955 5.94134 51.8968 59.2421 59.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 3.2e-05 512 180 400 442368 35.632 12.8193 77.3222 395.892 521.908 522.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000512 512 170 320 21504 1.61322 0.784224 3.42426 39.3627 45.3181 45.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.001024 4096 310 720 10752 2.70115 19.777 103.694 126.214 126.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 400 6.4e-05 4096 115 4480 98304 183.497 54.9544 1466.19 1649.84 3354.68 3354.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 3.2e-05 4096 130 18080 559104 375.316 200.855 30887.1 5784.43 37248.8 37249.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 0.000128 4096 230 6280 126720 23.0461 28.3218 2199.58 834.244 3085.27 3085.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 3.2e-05 4096 480 3600 542400 215.959 128.473 11753.6 3816.73 15915 15915.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 3.2e-05 1024 140 680 587200 46.869 26.9613 615.281 837.681 1526.95 1527.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.001024 1024 150 1000 13000 0.80896 0.779264 16.6908 51.2989 69.6522 69.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.001024 2048 50 240 18100 1.37274 9.81178 52.3521 63.5786 63.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 3.2e-05 512 180 400 473600 36.0393 13.1645 154.987 412.516 616.949 617.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000512 512 170 320 24800 1.60477 0.821248 6.72918 42.937 52.2239 52.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.001024 4096 310 720 11200 2.72851 36.6469 104.665 144.081 144.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 6.4e-05 4096 115 4480 102400 184.147 55.5334 2894.75 1666.87 4801.49 4801.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 3.2e-05 4096 130 18080 560000 377.734 202.243 58641.3 5794.36 65016.7 65017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 0.000128 4096 230 6280 127800 23.2243 28.418 4216.32 838.051 5106.09 5106.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 3.2e-05 4096 480 3600 540800 216.049 128.394 7977.14 3817.98 12139.9 12140.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 3.2e-05 1024 140 680 585600 46.7839 26.9719 417.946 837.831 1329.7 1329.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.001024 1024 150 1000 12800 0.798336 0.776192 11.4007 50.1132 63.1609 63.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.001024 2048 50 240 18000 1.36797 6.65997 52.3545 60.4257 60.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 3.2e-05 512 180 400 460800 37.2372 13.1537 103.524 412.589 566.742 566.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000512 512 170 320 24000 1.62797 0.821248 4.62205 43.0016 50.204 50.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.001024 4096 310 720 11000 2.71594 24.787 104.129 131.675 131.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 6.4e-05 4096 115 4480 96000 185.092 55.0532 1844.66 1653.04 3738.04 3738.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 3.2e-05 4096 130 18080 558400 379.932 202.949 39839.7 5824.47 46248.2 46249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 0.000128 4096 230 6280 127600 23.1605 28.3843 2866.95 838.755 3757.32 3757.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 3.2e-05 4096 480 3600 540000 217.109 128.667 7156.37 3818.59 11321 11321.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 3.2e-05 1024 140 680 585600 46.8397 26.9627 366.422 842.15 1282.54 1282.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.001024 1024 150 1000 12600 0.802816 0.780544 9.92589 51.2785 62.8601 62.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.001024 2048 50 240 17700 1.35763 6.5001 51.7773 59.6785 59.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 3.2e-05 512 180 400 460800 37.2844 13.1633 91.2596 412.369 554.318 554.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000512 512 170 320 24000 1.62819 0.823616 4.34755 41.9994 48.9296 49.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.001024 4096 310 720 10800 2.70602 21.6818 103.516 127.948 128.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 6.4e-05 4096 115 4480 96000 185.222 55.0885 1659.38 1649.61 3549.49 3549.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 3.2e-05 4096 130 18080 559200 378.254 201.995 36113.6 5794.86 42489.8 42490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 0.000128 4096 230 6280 127200 23.176 28.3957 2583.88 835.324 3470.85 3470.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 3.2e-05 4096 480 3600 540800 215.564 128.351 6342.77 3808.42 10495.4 10495.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 3.2e-05 1024 140 680 582400 46.5842 26.7844 329.944 833.089 1236.56 1236.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 0.001024 1024 150 1000 12000 0.777792 0.739328 9.31699 49.2848 60.1926 60.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.001024 2048 50 240 17600 1.35261 5.37728 51.759 58.5315 58.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 3.2e-05 512 180 400 460800 37.213 13.1444 82.6938 412.257 545.55 545.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000512 512 170 320 22400 1.67866 0.823808 3.67702 42.834 49.1458 49.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.001024 4096 310 720 10800 2.7095 21.1542 104.018 127.926 127.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 6.4e-05 4096 115 4480 89600 188.026 55.0687 1371.08 1649.49 3263.87 3264.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 3.2e-05 4096 130 18080 556800 384.991 204.53 31668.7 5886.59 38145.9 38146.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 0.000128 4096 230 6280 126400 23.0639 28.3404 2266.11 834.454 3152.04 3152.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 3.2e-05 4096 480 3600 542208 215.019 128.197 9729.4 3798.92 13871.8 13872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1580 3.2e-05 1024 140 672 587264 46.5962 26.8726 507.916 838.67 1420.21 1420.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 0.001024 1024 150 1008 13120 0.800768 0.786048 14.2606 51.285 67.206 67.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.001024 2048 50 240 18240 1.38035 8.11216 52.5478 62.0828 62.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 3.2e-05 512 180 384 462848 37.9604 13.3239 117.74 417.975 587.239 587.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000512 512 170 336 25344 1.60061 0.832608 5.63142 43.7863 51.9812 52.0934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 840 0.001024 4096 310 720 11296 2.73408 60.1538 104.816 167.745 167.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 400 6.4e-05 4096 115 4464 103424 184.12 55.5804 2404.36 1676.87 4321.12 4321.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 3.2e-05 4096 130 18048 560640 373.38 201.189 48593.2 5771.76 54940.5 54941.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 0.000128 4096 230 6288 128128 23.0661 28.3401 3518.05 838.63 4408.16 4408.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 3.2e-05 4096 480 3600 541696 215.606 128.215 6193.71 3818.2 10356 10356.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1580 3.2e-05 1024 140 672 586752 46.6186 26.8796 491.407 838.558 1403.62 1403.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 0.001024 1024 150 1008 13056 0.802464 0.770048 9.26864 51.3921 62.3064 62.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.001024 2048 50 240 18176 1.37981 5.30227 52.4519 59.1758 59.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 3.2e-05 512 180 384 458752 38.3822 13.324 75.4714 418.106 545.538 545.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000512 512 170 336 25088 1.61354 0.830656 3.74598 42.4262 48.7453 48.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 840 0.001024 4096 310 720 11264 2.72806 60.0661 104.809 167.647 167.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 400 6.4e-05 4096 115 4464 102400 184.32 55.5427 1518.23 1671.39 3429.66 3429.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 3.2e-05 4096 130 18048 560128 374.643 201.616 30791.8 5781.19 37150.3 37151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 0.000128 4096 230 6288 128128 23.0745 28.3397 2223.2 838.698 3113.38 3113.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 3.2e-05 4096 480 3600 541440 215.138 128.19 5127.69 3817.16 9288.45 9288.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1580 3.2e-05 1024 140 672 585216 46.6473 26.8675 451.167 837.241 1362.08 1362.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 0.001024 1024 150 1008 13056 0.802272 0.763424 7.49546 51.2811 60.4132 60.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 0.001024 2048 50 240 18144 1.37405 4.38272 52.4573 58.2572 58.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 3.2e-05 512 180 384 454656 37.6558 13.1193 61.7441 412.467 525.239 525.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000512 512 170 336 24576 1.59853 0.81872 7.57357 42.7072 52.83 52.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 840 0.001024 4096 310 720 11232 2.7281 59.6732 104.798 167.245 167.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 400 6.4e-05 4096 115 4464 101376 183.92 55.3467 1244.81 1665.97 3150.25 3150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 3.2e-05 4096 130 18048 559872 374.095 201.498 25459.1 5814.85 31850.6 31851.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 0.000128 4096 230 6288 128064 23.0163 28.3361 1837.43 838.559 2727.41 2727.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 3.2e-05 4096 480 3600 542400 216.208 128.436 9413.06 3818.19 13576.2 13576.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 3.2e-05 1024 140 672 587520 46.7483 26.9465 488.934 838.541 1401.34 1401.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.001024 1024 150 1008 13040 0.799136 0.786752 13.4244 51.2741 66.358 66.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.001024 2048 50 240 18200 1.37626 7.93443 52.4669 61.8204 61.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 3.2e-05 512 180 384 465920 38.0207 13.3878 114.724 419.393 585.767 585.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000512 512 170 336 24960 1.60874 0.827392 5.2864 42.6874 50.5388 50.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 840 0.001024 4096 310 720 11280 2.73798 50.8314 104.778 158.393 158.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 400 6.4e-05 4096 115 4464 103680 184.79 55.7029 2333.14 1677.16 4250.99 4251.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 3.2e-05 4096 130 18048 560640 375.962 201.611 47089.2 5775.41 53443.3 53444.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 0.000128 4096 230 6288 128160 23.1875 28.3863 3405.52 838.667 4295.84 4295.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 3.2e-05 4096 480 3600 542080 215.428 128.273 6134.38 3816.1 10294.5 10294.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1580 3.2e-05 1024 140 672 587520 46.5834 26.9247 317.317 838.48 1229.47 1229.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 0.001024 1024 150 1008 12960 0.797408 0.784256 8.78419 51.214 61.6527 61.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.001024 2048 50 240 18160 1.36618 5.23766 52.4478 59.095 59.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 3.2e-05 512 180 384 460800 38.4539 13.3731 74.1601 419.317 545.547 545.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000512 512 170 336 24320 1.60819 0.818016 3.49904 43.2198 49.2777 49.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 840 0.001024 4096 310 720 11200 2.71686 50.5708 104.544 157.876 157.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 400 6.4e-05 4096 115 4464 102400 184.901 55.6667 1502.82 1676.82 3420.42 3420.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 3.2e-05 4096 130 18048 560000 375.621 201.957 30489.2 5786.04 36854 36854.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 0.000128 4096 230 6288 128160 23.0973 28.3678 2203.96 838.717 3094.21 3094.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 3.2e-05 4096 480 3600 541440 216.072 128.305 5036.08 3823.28 9204.02 9204.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1580 3.2e-05 1024 140 672 585600 46.7124 26.9293 262.061 854.145 1190.01 1190.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 0.001024 1024 150 1008 12720 0.79872 0.772288 7.18918 49.9814 58.8178 58.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.001024 2048 50 240 18120 1.36867 4.55763 52.4134 58.3838 58.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 3.2e-05 512 180 384 445440 38.6795 13.1598 59.9817 412.186 524.239 524.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000512 512 170 336 24000 1.61891 0.820608 3.03322 41.6013 47.2008 47.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 840 0.001024 4096 310 720 11160 2.71856 50.9193 104.461 158.142 158.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 400 6.4e-05 4096 115 4464 99840 185.697 55.6181 1204.12 1668.97 3114.6 3114.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 3.2e-05 4096 130 18048 559680 375.67 201.639 25116.6 5768.25 31463.2 31464.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 0.000128 4096 230 6288 127920 23.1346 28.3799 1815.88 837.549 2705.02 2705.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 3.2e-05 4096 480 3600 542208 215.371 128.318 13070.5 3797.45 17212 17212.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 3.2e-05 1024 140 672 586752 46.6228 26.9165 689.454 838.036 1601.19 1601.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.001024 1024 150 1008 13056 0.797664 0.776672 19.4663 51.2116 72.3274 72.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.001024 2048 50 240 18192 1.3744 10.9324 52.4495 64.8001 64.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 3.2e-05 512 180 384 460800 37.8393 13.2957 156.547 416.56 624.484 624.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000512 512 170 336 24960 1.60806 0.827392 7.30534 42.4486 52.3209 52.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 840 0.001024 4096 310 720 11280 2.73395 78.2831 104.8 185.86 185.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 400 6.4e-05 4096 115 4464 102912 184.447 55.6442 3214.79 1673.97 5129.05 5129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 3.2e-05 4096 130 18048 560256 374.949 201.775 64686.9 5780.45 71045.2 71046.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 0.000128 4096 230 6288 128160 23.0989 28.3737 4670.35 838.713 5560.62 5560.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 3.2e-05 4096 480 3600 541440 215.032 128.193 8189.77 3795.18 12328.5 12328.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 3.2e-05 1024 140 672 585216 46.6005 26.8663 428.721 836.465 1338.81 1338.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.001024 1024 150 1008 13056 0.802816 0.780416 11.8713 51.2615 64.7891 64.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.001024 2048 50 240 18144 1.37059 6.86352 52.4166 60.695 60.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 3.2e-05 512 180 384 454656 37.6589 13.1226 99.7221 412.172 562.915 563.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000512 512 170 336 24576 1.60058 0.817696 4.77837 42.9094 50.2389 50.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 840 0.001024 4096 310 720 11232 2.73818 78.082 104.726 185.589 185.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 400 6.4e-05 4096 115 4464 101376 183.905 55.3513 1990.17 1664.77 3894.4 3894.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 3.2e-05 4096 130 18048 559872 374.082 201.495 40721.1 5776.19 47074 47074.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 0.000128 4096 230 6288 128064 23.0392 28.3271 2938.38 837.853 3827.68 3827.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 3.2e-05 4096 480 3600 541440 215.445 128.342 6650.57 3795.8 10790.4 10790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 3.2e-05 1024 140 672 585216 46.6845 26.9167 346.645 837.647 1258.05 1258.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 0.001024 1024 150 1008 12960 0.79872 0.774976 9.91216 51.1917 62.7504 62.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.001024 2048 50 240 18000 1.36403 5.90979 52.1547 59.4717 59.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 3.2e-05 512 180 384 442368 38.0945 13.0428 79.16 408.085 538.619 538.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000512 512 170 336 24192 1.59933 0.811008 3.80678 42.0689 48.4171 48.5253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 840 0.001024 4096 310 720 11088 2.71008 76.5317 104.425 183.711 183.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 400 6.4e-05 4096 115 4464 96768 185.247 55.1985 1539.01 1656.79 3436.43 3436.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 3.2e-05 4096 130 18048 559872 374.817 201.197 33151.2 5778.3 39506.5 39507.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 0.000128 4096 230 6288 127872 23.0851 28.3666 2389.76 838.095 3279.39 3279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 3.2e-05 4096 480 3600 540672 215.171 128.121 5592.36 3791.99 9727.93 9728.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1580 3.2e-05 1024 140 672 583680 46.7338 26.8696 292.222 836.975 1202.96 1203.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 0.001024 1024 150 1008 12672 0.798272 0.772096 8.41139 50.0786 60.1312 60.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.001024 2048 50 240 18048 1.36941 4.67021 52.4143 58.495 58.5523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 3.2e-05 512 180 384 442368 38.8672 13.1239 67.1524 412.238 531.621 531.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000512 512 170 336 24576 1.60621 0.819424 3.43981 41.6505 47.6445 47.7529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 840 0.001024 4096 310 720 11136 2.72323 76.7865 104.725 184.278 184.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 400 6.4e-05 4096 115 4464 98304 183.46 54.9228 1315.05 1648.8 3213.19 3213.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 3.2e-05 4096 130 18048 559104 374.589 201.549 27885.2 5776.19 34238.7 34239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 0.000128 4096 230 6288 127872 23.0494 28.3297 2012.12 837.331 2900.9 2900.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 3.2e-05 4096 480 3600 541632 216.379 128.485 12004.7 3831.31 16181.2 16181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 3.2e-05 1024 140 672 586880 46.7208 26.9497 637.651 845.634 1557.11 1557.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.001024 1024 150 1008 12992 0.79968 0.777184 18.3572 51.4238 71.4317 71.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.001024 2048 50 240 18200 1.37373 10.0611 52.9592 64.4349 64.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 3.2e-05 512 180 384 465920 37.8868 13.3691 146.709 422.335 620.537 620.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000512 512 170 336 25088 1.62163 0.83328 6.92198 42.7487 52.2599 52.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.001024 4096 310 720 11256 2.72589 37.5992 105.642 146.008 146.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 400 6.4e-05 4096 115 4464 102144 185.307 55.7301 2931.16 1688.83 4861.22 4861.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 3.2e-05 4096 130 18048 560000 375.955 201.912 59592.1 5830.62 66001.7 66002.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 0.000128 4096 230 6288 128128 23.1404 28.3808 4303.3 845.833 5200.73 5200.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 3.2e-05 4096 480 3600 541184 215.8 128.473 7627.29 3817.74 11789.6 11789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 3.2e-05 1024 140 672 585984 46.6962 26.8997 405.395 836.586 1315.73 1315.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.001024 1024 150 1008 12768 0.798624 0.775904 11.5978 50.0556 63.2996 63.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.001024 2048 50 240 18144 1.37472 6.42454 52.4554 60.2984 60.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 3.2e-05 512 180 384 458752 37.5466 13.1763 96.09 413.591 560.642 560.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000512 512 170 336 24192 1.62029 0.8192 4.59277 42.0727 49.237 49.3468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.001024 4096 310 720 11200 2.72941 24.7382 104.648 132.158 132.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 400 6.4e-05 4096 115 4464 100352 185.549 55.6687 1833.02 1673.2 3747.64 3747.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 3.2e-05 4096 130 18048 560000 374.844 201.56 37967.9 5778.16 44323.5 44324.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 0.000128 4096 230 6288 128128 23.0948 28.3708 2740.92 838.22 3630.68 3630.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 3.2e-05 4096 480 3600 540288 216.299 128.382 6263.42 3816.32 10424.7 10425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 3.2e-05 1024 140 672 585984 46.7608 26.9242 329.06 837.43 1240.33 1240.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.001024 1024 150 1008 12768 0.80064 0.771488 9.2648 50.0054 60.9139 60.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.001024 2048 50 240 17976 1.36397 5.21626 52.2005 58.8224 58.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 3.2e-05 512 180 384 451584 39.2859 13.3753 76.4057 418.752 548.059 548.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000512 512 170 336 22848 1.61046 0.80064 3.41053 42.6964 48.6496 48.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 840 0.001024 4096 310 720 11088 2.71974 67.5002 104.427 174.691 174.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 400 6.4e-05 4096 115 4464 102144 185.249 55.7281 1534.02 1674.84 3450.03 3450.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 3.2e-05 4096 130 18048 559104 375.962 201.724 31171.8 5780.38 37531 37531.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 0.000128 4096 230 6288 127680 23.1425 28.3783 2247.43 837.904 3136.94 3137.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 3.2e-05 4096 480 3600 539392 215.703 128.249 5644.65 3802.82 9791.7 9791.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 3.2e-05 1024 140 672 584192 46.6367 26.8677 297.507 837.503 1208.67 1208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.001024 1024 150 1008 12544 0.800768 0.782496 8.56163 51.2826 61.5018 61.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.001024 2048 50 240 17920 1.36266 4.74678 52.2038 58.3566 58.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 3.2e-05 512 180 384 430080 38.462 13.0333 66.0552 404.401 522.193 522.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000512 512 170 336 23296 1.59814 0.800768 3.44272 41.536 47.5083 47.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 840 0.001024 4096 310 720 10976 2.7097 66.7145 104.137 173.607 173.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 400 6.4e-05 4096 115 4464 93184 186.719 55.045 1264.14 1656.02 3162.12 3162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 3.2e-05 4096 130 18048 559104 374.111 201.595 28153.1 5783 34512.8 34513.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 0.000128 4096 230 6288 127680 23.0036 28.3271 2028.02 838.285 2917.72 2917.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 3.2e-05 4096 480 3600 541696 215.522 128.251 11663 3796.03 15803.1 15803.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 3.2e-05 1024 140 672 586752 46.547 26.8943 614.172 837.782 1525.55 1525.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.001024 1024 150 1008 13056 0.803232 0.780288 17.3493 51.3086 70.3162 70.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.001024 2048 50 240 18176 1.36854 9.79354 52.4126 63.6176 63.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 3.2e-05 512 180 384 458752 38.3921 13.322 143.762 417.649 613.363 613.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000512 512 170 336 25088 1.61146 0.829472 6.89981 43.4876 52.9582 53.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.001024 4096 310 720 11264 2.72982 36.2449 104.725 143.741 143.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 400 6.4e-05 4096 115 4464 102400 184.262 55.5213 2844.4 1670.1 4754.48 4754.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 3.2e-05 4096 130 18048 560128 374.489 201.728 56064.1 5776.31 62417.7 62418.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 0.000128 4096 230 6288 128128 23.0746 28.3474 4145.73 838.016 5035.25 5035.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 3.2e-05 4096 480 3600 541696 215.703 128.247 7572.42 3819.58 11736.2 11736.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 3.2e-05 1024 140 672 585728 46.6373 26.8861 395.879 838.706 1308.27 1308.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.001024 1024 150 1008 12800 0.798624 0.775936 10.9222 50.0198 62.588 62.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.001024 2048 50 240 18048 1.36771 6.65795 52.2909 60.3595 60.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 3.2e-05 512 180 384 458752 38.4283 13.3366 92.6484 418.083 562.731 562.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000512 512 170 336 24576 1.62854 0.83184 4.59571 43.7668 50.9542 51.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.001024 4096 310 720 11136 2.72515 24.1859 104.482 131.435 131.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 400 6.4e-05 4096 115 4464 102400 184.323 55.5398 1841.52 1686.59 3768.16 3768.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 3.2e-05 4096 130 18048 560128 374.42 201.104 35611.5 5805.82 41993.9 41994.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 0.000128 4096 230 6288 127744 23.0523 28.3395 2662.71 856.287 3570.47 3570.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 3.2e-05 4096 480 3600 540672 215.174 128.078 6322.27 3795.57 10461.4 10461.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 3.2e-05 1024 140 672 583680 46.7215 26.867 332.059 837.54 1243.35 1243.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.001024 1024 150 1008 12672 0.79872 0.774144 9.25264 50.1023 61.0032 61.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.001024 2048 50 240 18048 1.37184 5.32858 52.4622 59.2044 59.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 3.2e-05 512 180 384 442368 38.8771 13.1256 75.0407 412.622 539.9 540.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000512 512 170 336 24576 1.60774 0.819904 3.8649 42.7257 49.1538 49.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.001024 4096 310 720 11136 2.72179 19.7231 104.826 127.314 127.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 400 6.4e-05 4096 115 4464 98304 183.469 54.9222 1473.12 1650.38 3362.09 3362.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 3.2e-05 4096 130 18048 559104 374.542 201.45 29165.6 5781.71 35524.3 35525.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 0.000128 4096 230 6288 127872 23.0601 28.3199 2218.59 838.138 3108.18 3108.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 3.2e-05 4096 480 3600 540672 215.957 128.398 5565.61 3803.57 9713.81 9714.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 3.2e-05 1024 140 672 581632 46.7362 26.8305 290.547 835.349 1199.62 1199.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.001024 1024 150 1008 12288 0.791712 0.765952 7.66288 49.8203 59.1095 59.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.001024 2048 50 240 17920 1.36781 5.35757 52.2378 59.0049 59.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 3.2e-05 512 180 384 458752 38.4195 13.3263 68.7732 417.753 538.508 538.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000512 512 170 336 22528 1.58227 0.780448 3.14995 41.13 46.7747 46.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 840 0.001024 4096 310 720 11008 2.72125 59.6642 104.376 166.806 166.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 400 6.4e-05 4096 115 4464 98304 186.521 55.5459 1297.73 1671.1 3211.09 3211.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 3.2e-05 4096 130 18048 559104 378.55 202.73 25580.4 5822.84 31985.5 31986.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 0.000128 4096 230 6288 127488 23.0633 28.3119 1946.58 836.258 2834.29 2834.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 3.2e-05 4096 480 3600 541440 216.132 128.41 11635.9 3814.13 15794.8 15795.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 3.2e-05 1024 140 672 586368 46.7475 26.9365 596.951 837.474 1508.27 1508.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.001024 1024 150 1008 13104 0.803136 0.780064 17.5119 51.2933 70.4615 70.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.001024 2048 50 240 18144 1.37021 9.8304 52.3494 63.5917 63.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 3.2e-05 512 180 384 460800 37.4822 13.2053 141.652 414.226 606.806 606.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000512 512 170 336 24768 1.61008 0.824256 6.6929 42.1237 51.3856 51.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.001024 4096 310 720 11232 2.72835 36.0193 104.595 143.386 143.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 6.4e-05 4096 115 4464 101376 184.983 55.5992 2823 1668.87 4732.65 4732.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 3.2e-05 4096 130 18048 559872 375.839 201.448 58086.8 5775.62 64440.8 64441.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 0.000128 4096 230 6288 128016 23.1134 28.3874 4179.34 837.829 5068.74 5068.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 3.2e-05 4096 480 3600 541440 215.534 128.311 8023.6 3817.9 12185.6 12185.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 3.2e-05 1024 140 672 585216 46.7245 26.9087 414.858 838.237 1326.88 1327.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.001024 1024 150 1008 12960 0.79936 0.774912 11.7452 51.2165 64.6086 64.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.001024 2048 50 240 18000 1.37136 7.0457 52.1978 60.6577 60.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 3.2e-05 512 180 384 442368 38.1225 13.0437 94.5987 408.423 554.428 554.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000512 512 170 336 24192 1.59344 0.80896 4.58909 42.3599 49.4816 49.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.001024 4096 310 720 11088 2.71779 24.3159 104.295 131.372 131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 6.4e-05 4096 115 4464 96768 185.261 55.191 1858.36 1658.15 3757.16 3757.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 3.2e-05 4096 130 18048 559872 374.805 201.147 40330.2 5783.14 46690.4 46691.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 0.000128 4096 230 6288 127872 23.0845 28.3764 2890.77 838.969 3781.27 3781.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 3.2e-05 4096 480 3600 540864 216.003 128.356 6763.35 3793.52 10901.5 10901.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 3.2e-05 1024 140 672 584064 46.7156 26.8742 349.219 834.716 1257.68 1257.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.001024 1024 150 1008 12528 0.79552 0.759808 9.57523 49.8504 61.0552 61.1214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.001024 2048 50 240 17928 1.36061 6.27712 52.1548 59.8351 59.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 3.2e-05 512 180 384 442368 38.1741 13.0601 79.7097 408.137 539.315 539.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000512 512 170 336 24192 1.60278 0.811328 4.15094 42.1106 48.8078 48.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.001024 4096 310 720 11016 2.71046 21.6266 104.211 128.59 128.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 400 6.4e-05 4096 115 4464 96768 187.739 55.6428 1571.24 1669.53 3484.34 3484.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 3.2e-05 4096 130 18048 558144 380.257 203.268 33829 5830.2 40243.8 40244.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 0.000128 4096 230 6288 127872 23.1212 28.402 2441.96 837.889 3331.45 3331.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 3.2e-05 4096 480 3600 541440 215.251 128.213 6776.8 3819.53 10940.1 10940.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 3.2e-05 1024 140 672 580608 46.7638 26.8186 348.71 835.339 1257.79 1257.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.001024 1024 150 1008 12672 0.795104 0.763904 9.68144 49.9731 61.2856 61.3515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.001024 2048 50 240 17856 1.36723 6.13338 52.2007 59.7437 59.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 3.2e-05 512 180 384 405504 39.1339 12.8138 73.4106 396.157 521.751 521.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000512 512 170 336 23040 1.56531 0.783072 3.92122 40.4407 46.8404 46.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.001024 4096 310 720 10944 2.71802 21.975 104.295 129.032 129.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 400 6.4e-05 4096 115 4464 92160 184.541 54.6234 1500.41 1650.63 3390.4 3390.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 3.2e-05 4096 130 18048 559872 374.579 200.865 33803.4 5789.52 40169.5 40170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 0.000128 4096 230 6288 127296 23.0195 28.3159 2420.69 836.471 3308.58 3308.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 3.2e-05 4096 480 3600 542080 215.362 128.242 11500.4 3813.41 15657.7 15657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 3.2e-05 1024 140 672 587520 46.6073 26.9252 581.465 837.794 1492.95 1493.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.001024 1024 150 1008 12960 0.798624 0.782336 16.9853 51.1935 69.8308 69.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.001024 2048 50 240 18160 1.37443 9.61014 52.4126 63.4411 63.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 3.2e-05 512 180 384 460800 38.46 13.3731 138.098 419.02 609.189 609.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000512 512 170 336 24320 1.60848 0.819136 6.53309 43.4858 52.5796 52.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.001024 4096 310 720 11200 2.7249 34.8759 104.462 142.105 142.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 6.4e-05 4096 115 4464 102400 184.903 55.6558 2817.8 1675.64 4734.2 4734.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 3.2e-05 4096 130 18048 560000 375.53 201.891 57459.1 5782.11 63819.7 63820.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 0.000128 4096 230 6288 128160 23.0991 28.3784 4134.83 838.083 5024.48 5024.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 3.2e-05 4096 480 3600 541440 215.132 135.87 8153.67 3820.58 12325.5 12325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 3.2e-05 1024 140 672 586240 46.5572 26.8889 424.228 838.54 1336.37 1336.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.001024 1024 150 1008 12800 0.793888 0.779584 11.4702 50.055 63.17 63.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.001024 2048 50 240 18080 1.37421 7.28778 52.4556 61.161 61.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 3.2e-05 512 180 384 450560 38.1127 13.1236 97.6396 412.52 561.633 561.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000512 512 170 336 24320 1.60838 0.81808 4.72 41.915 49.1953 49.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.001024 4096 310 720 11040 2.72179 25.8289 104.116 132.707 132.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 6.4e-05 4096 115 4464 102400 184.672 55.5909 2000.58 1677.42 3918.46 3918.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 3.2e-05 4096 130 18048 559360 377.038 202.391 40616.3 5813.52 47010.3 47011.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 0.000128 4096 230 6288 127680 23.0512 28.3252 2919.3 837.598 3808.35 3808.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 3.2e-05 4096 480 3600 541440 215.467 128.241 6751.89 3791.7 10887.6 10887.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 3.2e-05 1024 140 672 583680 46.6405 26.8492 347.161 845.842 1266.64 1266.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.001024 1024 150 1008 12480 0.798336 0.766944 9.5248 51.1884 62.3496 62.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.001024 2048 50 240 18000 1.36806 5.97197 52.4023 59.7859 59.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 3.2e-05 512 180 384 430080 40.0063 13.1475 77.2607 412.169 542.817 543.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000512 512 170 336 23040 1.65126 0.82064 3.97891 42.7297 49.31 49.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.001024 4096 310 720 11040 2.7177 21.7785 104.442 128.98 129.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 6.4e-05 4096 115 4464 92160 186.598 55.0031 1487.39 1648.65 3377.82 3377.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 3.2e-05 4096 130 18048 558720 378.155 201.999 33872.1 5807.72 40261.1 40261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 0.000128 4096 230 6288 127680 23.0914 28.373 2432.03 837.975 3321.55 3321.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 3.2e-05 4096 480 3600 540160 216.492 128.497 6200.17 3829.09 10374.5 10374.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 3.2e-05 1024 140 672 583680 46.8635 26.9387 324.133 838.742 1236.83 1236.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.001024 1024 150 1008 12800 0.800768 0.785888 9.46739 51.3252 62.4524 62.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.001024 2048 50 240 17920 1.37459 6.19523 52.4514 60.065 60.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 3.2e-05 512 180 384 450560 38.1749 13.1318 75.5958 412.616 539.763 539.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000512 512 170 336 23040 1.65389 0.826848 3.76528 43.0838 49.4589 49.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.001024 4096 310 720 10880 2.71798 19.9398 104.112 126.812 126.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 400 6.4e-05 4096 115 4464 92160 186.612 54.9612 1376.47 1650.7 3268.93 3269.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 3.2e-05 4096 130 18048 558080 382.52 203.554 30791.9 5868.29 37247.3 37248.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 0.000128 4096 230 6288 127360 23.0728 28.3241 2215.38 836.676 3103.54 3103.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 3.2e-05 4096 480 3600 542464 214.91 128.138 10188.2 3816.73 14348.3 14348.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1580 3.2e-05 1024 140 700 588288 46.589 26.8742 525.519 838.467 1437.62 1437.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 0.001024 1024 150 1000 13056 0.802816 0.77968 14.7797 51.2855 67.722 67.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.001024 2048 50 250 18176 1.37418 8.88122 52.5161 62.8139 62.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 3.2e-05 512 180 400 458752 38.3441 13.3219 126.904 417.982 596.792 596.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000512 512 170 350 26880 1.57114 0.830336 6.40272 43.7768 52.7152 52.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 840 0.001024 4096 310 700 11552 2.73968 58.6508 104.971 166.41 166.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 400 6.4e-05 4096 115 4500 102400 184.589 55.5745 2514.78 1681.52 4436.66 4436.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 3.2e-05 4096 130 18050 560640 373.323 206.209 51145.5 5797.52 57523.6 57524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 0.000128 4096 230 6250 128320 23.0422 28.3299 3678.37 838.572 4568.4 4568.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 3.2e-05 4096 480 3600 542208 215.245 128.177 6456.44 3812.82 10613 10613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1580 3.2e-05 1024 140 700 587776 46.705 26.8841 483.766 851.437 1408.96 1409.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 0.001024 1024 150 1000 13056 0.800768 0.763488 9.44954 51.3075 62.3965 62.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.001024 2048 50 250 18112 1.37216 5.73261 52.3898 59.5357 59.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 3.2e-05 512 180 400 458752 38.3903 13.3242 81.8755 417.642 561.455 561.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000512 512 170 350 26624 1.5833 0.83072 4.1767 43.4729 50.19 50.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 840 0.001024 4096 310 700 11520 2.7345 56.5668 104.876 164.222 164.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 400 6.4e-05 4096 115 4500 100352 185.197 55.559 1561.21 1670.09 3472.27 3472.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 3.2e-05 4096 130 18050 560128 374.569 201.494 32331.2 5786.4 38694.8 38695.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 0.000128 4096 230 6250 128256 23.0953 28.3378 2326.16 838.175 3215.84 3215.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 3.2e-05 4096 480 3600 541440 215.059 128.17 5273.06 3798.64 9415.23 9415.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1580 3.2e-05 1024 140 700 586752 46.6754 26.8617 440.13 837.392 1351.23 1351.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 0.001024 1024 150 1000 12864 0.79984 0.752192 7.77626 51.2864 60.6878 60.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 0.001024 2048 50 250 18048 1.37002 4.74931 52.3482 58.5108 58.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 3.2e-05 512 180 400 442368 38.8427 13.1312 65.0066 412.758 530.003 530.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000512 512 170 350 26112 1.56941 0.81696 8.37059 42.661 53.5461 53.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 840 0.001024 4096 310 700 11424 2.71709 55.849 104.639 163.253 163.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 400 6.4e-05 4096 115 4500 98304 185.266 55.3368 1251.28 1666.35 3158.45 3158.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 3.2e-05 4096 130 18050 559872 374.159 201.469 26398.8 5781.96 32757.5 32758.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 0.000128 4096 230 6250 128256 23.03 28.3252 1897.59 838.694 2787.73 2787.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 3.2e-05 4096 480 3600 542400 216.282 128.425 9422.7 3818.5 13586.2 13586.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 3.2e-05 1024 140 700 588160 46.826 26.9436 492.577 838.551 1405.06 1405.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.001024 1024 150 1000 13040 0.799872 0.78608 13.586 51.2766 66.5195 66.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.001024 2048 50 250 18160 1.37491 8.32515 52.4989 62.2433 62.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 3.2e-05 512 180 400 460800 38.5181 13.3874 119.17 419.396 590.718 590.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000512 512 170 350 26880 1.56538 0.82688 5.92979 43.7591 52.2116 52.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 840 0.001024 4096 310 700 11520 2.73318 50.6867 104.85 158.316 158.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 400 6.4e-05 4096 115 4500 102400 185.191 55.7186 2324.13 1677.15 4242.39 4242.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 3.2e-05 4096 130 18050 560640 375.881 201.59 47213.8 5814.31 53619.6 53620.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 0.000128 4096 230 6250 128320 23.1888 28.3853 3393.4 846.712 4291.77 4291.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 3.2e-05 4096 480 3600 542080 215.503 128.27 6050.7 3814.09 10208.9 10209.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1580 3.2e-05 1024 140 700 587520 46.5958 26.9148 315.095 838.085 1226.85 1226.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 0.001024 1024 150 1000 12960 0.799968 0.778464 8.64826 51.1918 61.4912 61.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.001024 2048 50 250 18080 1.36733 5.39427 52.349 59.1534 59.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 3.2e-05 512 180 400 460800 38.4768 13.3729 76.7762 419.128 547.998 548.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000512 512 170 350 26240 1.56886 0.816896 3.86579 43.3164 49.6973 49.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 840 0.001024 4096 310 700 11440 2.72384 50.0436 104.551 157.364 157.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 400 6.4e-05 4096 115 4500 102400 184.952 55.6783 1493.59 1675.87 3410.28 3410.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 3.2e-05 4096 130 18050 560000 375.703 201.964 30229.7 5782.59 36591.1 36592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 0.000128 4096 230 6250 128320 23.1055 28.3709 2175.11 838.26 3064.93 3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 3.2e-05 4096 480 3600 541440 216.067 128.332 5047.76 3813.25 9205.68 9205.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1580 3.2e-05 1024 140 700 587520 46.7886 26.9313 264.598 837.685 1176.16 1176.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 0.001024 1024 150 1000 12720 0.796672 0.774144 7.29088 50.0019 58.935 59.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.001024 2048 50 250 18000 1.36221 4.76144 52.2693 58.4351 58.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 3.2e-05 512 180 400 445440 38.6486 13.1587 62.437 412.489 526.975 527.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000512 512 170 350 25920 1.57482 0.816032 3.28198 42.6729 48.4786 48.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 840 0.001024 4096 310 700 11400 2.71565 49.9054 104.616 157.28 157.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 400 6.4e-05 4096 115 4500 99840 185.67 55.6276 1217.35 1670.28 3129.11 3129.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 3.2e-05 4096 130 18050 559680 375.648 201.641 25198.6 5786.94 31563.9 31564.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 0.000128 4096 230 6250 128160 23.1342 28.3755 1812.22 858.048 2721.85 2721.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 3.2e-05 4096 480 3600 541440 215.18 128.268 4342.29 3798.16 8484.19 8484.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1580 3.2e-05 1024 140 700 586240 46.6309 26.8868 378.463 838.018 1290.16 1290.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 0.001024 1024 150 1000 12800 0.796704 0.7568 6.32726 50.0408 57.995 58.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.001024 2048 50 250 17920 1.36445 4.16768 52.1218 57.6984 57.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 3.2e-05 512 180 400 450560 38.1227 13.1267 54.8768 412.266 518.656 518.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000512 512 170 350 25600 1.58611 0.820736 2.88189 41.67 47.085 47.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 840 0.001024 4096 310 700 11360 2.72179 49.5877 104.538 156.892 156.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 400 6.4e-05 4096 115 4500 102400 184.67 55.5831 1072.1 1675.96 2988.51 2988.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 3.2e-05 4096 130 18050 559360 377.147 202.41 21728.6 5808.81 28118.1 28119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 0.000128 4096 230 6250 128000 23.0564 28.3233 1561.21 836.818 2449.49 2449.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 3.2e-05 4096 480 3600 542208 215.317 128.293 12785.7 3816.41 16946.1 16946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 3.2e-05 1024 140 700 587520 46.6648 26.9186 676.009 838.009 1587.76 1587.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.001024 1024 150 1000 12960 0.800096 0.776768 18.7916 51.2166 71.6571 71.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.001024 2048 50 250 18144 1.37331 11.1685 52.4605 65.0457 65.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 3.2e-05 512 180 400 454656 38.4072 13.2915 157.648 416.555 626.136 626.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000512 512 170 350 26880 1.56442 0.826496 8.04768 43.2829 53.8507 53.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 840 0.001024 4096 310 700 11520 2.7295 74.7541 104.868 182.397 182.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 400 6.4e-05 4096 115 4500 101376 185.102 55.6527 3121.1 1673.95 5036 5036.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 3.2e-05 4096 130 18050 560640 373.326 201.141 63773.8 5766.13 70115.5 70116.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 0.000128 4096 230 6250 128352 23.0915 28.3717 4577.8 838.692 5468.04 5468.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 3.2e-05 4096 480 3600 541440 215.088 128.199 7907.22 3798.7 12049.5 12049.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 3.2e-05 1024 140 700 586752 46.6126 26.8616 416.586 837.311 1327.54 1327.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.001024 1024 150 1000 12864 0.802016 0.77824 11.5878 51.2809 64.5196 64.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.001024 2048 50 250 18048 1.36541 6.95754 52.3438 60.7114 60.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 3.2e-05 512 180 400 442368 38.8488 13.1222 98.1536 412.567 562.941 563.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000512 512 170 350 26112 1.57382 0.81856 4.83808 41.8816 49.2425 49.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 840 0.001024 4096 310 700 11424 2.72758 73.8393 104.639 181.249 181.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 400 6.4e-05 4096 115 4500 98304 185.336 55.3385 1877.52 1666.37 3784.77 3784.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 3.2e-05 4096 130 18050 559872 374.086 201.485 39391.5 5781.72 45749.9 45750.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 0.000128 4096 230 6250 128256 23.0339 28.322 2827.13 838.634 3717.2 3717.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 3.2e-05 4096 480 3600 541440 215.526 128.355 6500.63 3818.63 10663.4 10663.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 3.2e-05 1024 140 700 587520 46.6847 26.9315 342.516 838.411 1254.7 1254.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 0.001024 1024 150 1000 12672 0.804736 0.776192 9.34989 51.2176 62.218 62.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.001024 2048 50 250 18000 1.36621 6.07846 52.3476 59.8337 59.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 3.2e-05 512 180 400 442368 38.1116 13.0521 80.573 408.702 540.678 540.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000512 512 170 350 25344 1.5736 0.81088 4.04512 42.3646 48.9247 49.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 840 0.001024 4096 310 700 11376 2.72227 74.1085 104.635 181.51 181.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 400 6.4e-05 4096 115 4500 96768 185.256 55.1919 1518.14 1658.38 3417.16 3417.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 3.2e-05 4096 130 18050 559872 374.903 201.211 32465.7 5783.86 38826.7 38827.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 0.000128 4096 230 6250 128160 23.0801 28.374 2330.39 838.893 3220.81 3220.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 3.2e-05 4096 480 3600 540672 215.169 128.096 5529.38 3795.21 9668.15 9668.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1580 3.2e-05 1024 140 700 586752 46.649 26.8641 290.919 837.671 1202.27 1202.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 0.001024 1024 150 1000 12672 0.804288 0.77392 8.22979 50.1007 59.9833 60.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.001024 2048 50 250 17856 1.3561 4.81914 52.0824 58.3022 58.3594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 3.2e-05 512 180 400 442368 38.8851 13.1296 69.0988 412.574 533.937 534.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000512 512 170 350 26112 1.57283 0.821088 3.57302 42.7269 48.8244 48.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 840 0.001024 4096 310 700 11328 2.72525 73.1751 104.628 180.573 180.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 400 6.4e-05 4096 115 4500 92160 186.492 54.9253 1231.39 1650.17 3123.18 3123.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 3.2e-05 4096 130 18050 559104 374.618 201.524 27688.4 5781.01 34046.7 34047.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 0.000128 4096 230 6250 127872 23.05 28.3244 1985.36 838.026 2874.84 2874.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 3.2e-05 4096 480 3600 542080 216.136 128.387 11774 3796.06 15914.9 15915.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 3.2e-05 1024 140 700 587776 46.8005 26.9555 628.578 838.399 1540.89 1541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.001024 1024 150 1000 12992 0.800768 0.780288 17.97 51.2026 70.8259 70.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.001024 2048 50 250 18144 1.37626 10.2935 52.4983 64.2114 64.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 3.2e-05 512 180 400 458752 38.6056 13.3736 147.487 418.722 618.426 618.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000512 512 170 350 26880 1.58426 0.831456 7.52608 42.7456 52.8173 52.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.001024 4096 310 700 11480 2.7224 36.8023 104.719 144.286 144.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 400 6.4e-05 4096 115 4500 102144 185.334 55.7138 2902.08 1674.39 4817.72 4817.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 3.2e-05 4096 130 18050 560448 374.33 201.317 58496.4 5763.99 64837.1 64838.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 0.000128 4096 230 6250 128240 23.1557 28.3834 4202.59 838.583 5092.79 5092.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 3.2e-05 4096 480 3600 542080 215.48 128.27 7485.69 3814.79 11644.5 11644.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 3.2e-05 1024 140 700 585984 46.6734 26.8991 397.793 837.048 1308.57 1308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.001024 1024 150 1000 12768 0.800768 0.778112 11.2781 50.0779 63.005 63.0716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.001024 2048 50 250 18032 1.36582 6.57536 52.3325 60.3185 60.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 3.2e-05 512 180 400 444416 38.9793 13.1833 95.2144 413.839 561.457 561.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000512 512 170 350 25984 1.58022 0.821248 4.85744 43.1447 50.5331 50.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.001024 4096 310 700 11424 2.73334 23.2248 104.694 130.694 130.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 400 6.4e-05 4096 115 4500 100352 185.56 55.6953 1811.05 1689.85 3742.35 3742.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 3.2e-05 4096 130 18050 560000 374.836 201.59 37318.5 5781.68 43677.7 43678.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 0.000128 4096 230 6250 128128 23.0973 28.3668 2675.64 838.855 3566.04 3566.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 3.2e-05 4096 480 3600 540288 216.333 128.387 6110.4 3812.56 10268 10268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 3.2e-05 1024 140 700 585984 46.7541 26.9252 322.888 836.514 1233.24 1233.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.001024 1024 150 1000 12768 0.796672 0.774144 9.0935 49.9761 60.7156 60.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.001024 2048 50 250 17976 1.36602 5.30992 52.2886 59.0049 59.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 3.2e-05 512 180 400 451584 39.2906 13.3775 77.8764 418.324 549.105 549.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000512 512 170 350 25536 1.55014 0.800032 3.97331 42.6689 49.1202 49.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 840 0.001024 4096 310 700 11256 2.71299 64.23 104.005 170.991 171.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 400 6.4e-05 4096 115 4500 102144 185.308 55.726 1510.69 1673.11 3425.04 3425.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 3.2e-05 4096 130 18050 559104 375.938 201.659 30569.8 5786.65 36935.1 36936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 0.000128 4096 230 6250 128016 23.1553 28.375 2194.74 845.308 3091.65 3091.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 3.2e-05 4096 480 3600 541184 214.755 128.011 5519.6 3811.55 9674.19 9674.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 3.2e-05 1024 140 700 584192 46.6641 26.8616 290.247 837.33 1201.26 1201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.001024 1024 150 1000 12544 0.801856 0.78064 8.25773 51.2819 61.1954 61.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.001024 2048 50 250 17920 1.36602 4.86243 52.3404 58.6116 58.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 3.2e-05 512 180 400 430080 38.5038 13.0352 67.131 404.358 523.266 523.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000512 512 170 350 25088 1.55456 0.800768 3.70918 41.5836 47.7799 47.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 840 0.001024 4096 310 700 11200 2.71779 64.248 104.11 171.122 171.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 400 6.4e-05 4096 115 4500 93184 186.68 55.0584 1242.52 1656.03 3140.48 3140.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 3.2e-05 4096 130 18050 559104 374.268 201.639 27487.6 5782.77 33847.4 33848.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 0.000128 4096 230 6250 127680 23.0052 28.3238 1967.82 838.254 2857.48 2857.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 3.2e-05 4096 480 3600 542208 215.214 128.151 11624.6 3811.72 15779.9 15780.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 3.2e-05 1024 140 700 587776 46.6104 26.8775 611.944 837.59 1523.18 1523.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.001024 1024 150 1000 13056 0.804704 0.78272 17.0899 51.3009 70.05 70.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.001024 2048 50 250 18112 1.37098 10.1881 52.3738 63.9763 64.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 3.2e-05 512 180 400 458752 38.3904 13.3284 149.018 417.549 618.527 618.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000512 512 170 350 26624 1.58157 0.83152 7.42141 42.6393 52.6054 52.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.001024 4096 310 700 11520 2.7383 36.8345 104.853 144.468 144.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 400 6.4e-05 4096 115 4500 100352 185.124 55.534 2804.03 1669.7 4714.58 4714.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 3.2e-05 4096 130 18050 560128 374.391 201.486 56334.6 5775.25 62686.8 62687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 0.000128 4096 230 6250 128256 23.0789 28.3381 4116.75 837.878 5006.12 5006.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 3.2e-05 4096 480 3600 541696 215.657 128.239 7557.03 3814.96 11716.2 11716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 3.2e-05 1024 140 700 587776 46.5733 26.8833 395.472 837.848 1306.94 1307.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.001024 1024 150 1000 12800 0.796672 0.775136 10.9856 49.9881 62.6201 62.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.001024 2048 50 250 18048 1.36477 6.94886 52.3782 60.7357 60.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 3.2e-05 512 180 400 458752 38.3947 13.3249 97.3958 417.641 566.996 567.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000512 512 170 350 26624 1.58922 0.83488 4.98397 43.5093 51.0456 51.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.001024 4096 310 700 11392 2.72096 23.9466 104.526 131.233 131.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 400 6.4e-05 4096 115 4500 98304 186.284 55.5414 1781.51 1670.26 3693.78 3693.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 3.2e-05 4096 130 18050 560128 374.485 201.12 36709.2 5778.5 43064.3 43065.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 0.000128 4096 230 6250 128000 23.0563 28.3376 2678.61 836.975 3567.05 3567.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 3.2e-05 4096 480 3600 540672 215.224 128.119 6371.93 3795.3 10510.9 10511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 3.2e-05 1024 140 700 586752 46.6524 26.8636 336.209 837.359 1247.24 1247.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.001024 1024 150 1000 12672 0.797024 0.77616 9.38685 50.0965 61.1303 61.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.001024 2048 50 250 17856 1.35818 5.62826 52.0809 59.1103 59.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 3.2e-05 512 180 400 442368 38.8685 13.1256 78.8158 412.586 543.63 543.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000512 512 170 350 26112 1.58106 0.820192 4.10397 41.6692 48.308 48.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.001024 4096 310 700 11328 2.7175 20.6131 104.636 128.008 128.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 400 6.4e-05 4096 115 4500 92160 186.435 54.9233 1410.16 1650.32 3302.05 3302.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 3.2e-05 4096 130 18050 559104 374.57 201.539 30097.8 5781.58 36456.6 36457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 0.000128 4096 230 6250 127872 23.0518 28.3206 2243.61 838.096 3133.15 3133.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 3.2e-05 4096 480 3600 540672 215.946 128.338 5696.2 3822.05 9862.82 9863.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 3.2e-05 1024 140 700 585728 46.6129 26.8359 299.868 835.346 1208.83 1208.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.001024 1024 150 1000 12288 0.7928 0.763808 8.14333 49.8227 59.596 59.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.001024 2048 50 250 17920 1.3705 5.62141 52.384 59.4194 59.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 3.2e-05 512 180 400 458752 38.4218 13.3263 73.3636 417.774 543.133 543.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000512 512 170 350 24576 1.53626 0.7784 3.83094 42.2352 48.5137 48.6209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 840 0.001024 4096 310 700 11264 2.72342 58.8964 104.541 166.205 166.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 400 6.4e-05 4096 115 4500 98304 186.462 55.552 1337.17 1671.26 3250.64 3250.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 3.2e-05 4096 130 18050 559104 378.539 202.838 26241.2 5823.29 32647 32647.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 0.000128 4096 230 6250 127488 23.0766 28.3178 1992.35 836.394 2880.21 2880.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 3.2e-05 4096 480 3600 542016 215.803 128.327 11978.8 3795.27 16118.5 16118.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 3.2e-05 1024 140 700 587520 46.7562 26.9476 617.106 838.256 1529.22 1529.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.001024 1024 150 1000 12960 0.802848 0.780256 17.5385 51.3164 70.5106 70.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.001024 2048 50 250 18144 1.37626 10.5431 52.545 64.5074 64.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 3.2e-05 512 180 400 451584 38.3806 13.2134 148.075 414.613 614.525 614.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000512 512 170 350 26496 1.57517 0.823296 7.63722 41.9509 52.1162 52.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.001024 4096 310 700 11448 2.72384 36.5497 104.638 143.954 144.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 6.4e-05 4096 115 4500 101376 184.991 55.6071 2933.5 1670.35 4844.65 4844.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 3.2e-05 4096 130 18050 559872 375.915 201.453 59902.9 5785.06 66266.4 66267.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 0.000128 4096 230 6250 128160 23.1117 28.4213 4296.37 838.509 5186.49 5186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 3.2e-05 4096 480 3600 541440 215.531 128.32 8527 3814.93 12686.1 12686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 3.2e-05 1024 140 700 587520 46.6715 26.921 443.887 837.531 1355.17 1355.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.001024 1024 150 1000 12672 0.800128 0.77568 12.0614 51.1982 64.9086 64.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.001024 2048 50 250 18000 1.36829 7.80522 52.53 61.7485 61.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 3.2e-05 512 180 400 442368 38.1313 13.0438 104.374 408.086 563.872 564.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000512 512 170 350 25344 1.56944 0.80912 5.21418 42.3399 50.0644 50.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.001024 4096 310 700 11376 2.7279 27.0787 104.538 134.387 134.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 6.4e-05 4096 115 4500 96768 185.248 55.1978 1994.04 1656.89 3891.58 3891.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 3.2e-05 4096 130 18050 559872 374.757 201.241 42729 5778.34 49084.4 49085.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 0.000128 4096 230 6250 128160 23.0871 28.373 3057.65 838.165 3947.36 3947.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 3.2e-05 4096 480 3600 540864 215.991 128.326 7004.79 3811.63 11161 11161.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 3.2e-05 1024 140 700 584064 46.7477 26.8677 365.942 834.325 1274.04 1274.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.001024 1024 150 1000 12528 0.792576 0.765856 10.2692 49.8503 61.7511 61.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.001024 2048 50 250 17928 1.36666 6.93821 52.2846 60.6307 60.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 3.2e-05 512 180 400 442368 38.198 13.0547 86.7756 408.016 546.282 546.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000512 512 170 350 25920 1.56851 0.812384 4.70688 42.4007 49.6182 49.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.001024 4096 310 700 11232 2.72384 21.6535 104.124 128.544 128.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 400 6.4e-05 4096 115 4500 96768 187.666 55.6386 1642.22 1669.06 3554.78 3554.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 3.2e-05 4096 130 18050 558144 380.317 203.23 34914.4 5819.94 41319 41319.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 0.000128 4096 230 6250 127872 23.1158 28.3811 2505.23 837.538 3394.34 3394.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 3.2e-05 4096 480 3600 541440 215.185 128.226 6581.72 3816.56 10742 10742.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 3.2e-05 1024 140 700 585216 46.5358 26.8145 344.39 834.737 1252.64 1252.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.001024 1024 150 1000 12096 0.792576 0.765952 9.33094 49.9484 60.9084 60.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.001024 2048 50 250 17856 1.368 6.19056 52.2977 59.9002 59.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 3.2e-05 512 180 400 405504 39.1456 12.8082 74.8772 395.83 522.901 523.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000512 512 170 350 23040 1.56278 0.780288 4.01683 39.5666 46.0563 46.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.001024 4096 310 700 11232 2.72794 21.723 104.538 129.03 129.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 400 6.4e-05 4096 115 4500 92160 184.513 54.6265 1467.6 1632.88 3351.05 3351.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 3.2e-05 4096 130 18050 559872 374.686 200.852 32791.1 5784.64 39152.4 39153.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 0.000128 4096 230 6250 127296 23.0195 28.3117 2337.36 835.795 3224.57 3224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 3.2e-05 4096 480 3600 538560 216.38 128.275 6010.37 3789.16 10144.5 10144.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 3.2e-05 1024 140 700 581760 46.8286 26.8879 315.564 839.065 1228.5 1228.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.001024 1024 150 1000 12240 0.78912 0.75776 8.88464 49.663 60.1688 60.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.001024 2048 50 250 17640 1.36131 5.82502 51.9199 59.149 59.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 3.2e-05 512 180 400 414720 39.6327 13.046 71.3191 402.106 526.338 526.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000512 512 170 350 23040 1.6089 0.79904 3.91811 40.3061 46.7647 46.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 840 0.001024 4096 310 700 11160 2.72621 54.4811 104.55 161.803 161.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 400 6.4e-05 4096 115 4500 92160 190.12 55.674 1351.01 1670.59 3267.59 3267.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 3.2e-05 4096 130 18050 555840 382.619 203.246 30134.8 5840.94 36562.7 36563.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 0.000128 4096 230 6250 127440 23.167 28.4043 2161.38 836.34 3049.38 3049.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 3.2e-05 4096 480 3600 542080 215.408 128.266 11619.8 3812.8 15776.6 15776.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 3.2e-05 1024 140 700 587520 46.6037 26.9269 609.394 837.654 1520.74 1520.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.001024 1024 150 1000 12960 0.79872 0.78224 16.6558 51.1946 69.5029 69.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.001024 2048 50 250 18080 1.37062 10.2729 52.3345 64.0215 64.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 3.2e-05 512 180 400 460800 38.4475 13.3724 148.983 418.958 620.005 620.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000512 512 170 350 26240 1.56794 0.819072 7.332 42.4247 52.2778 52.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.001024 4096 310 700 11440 2.72656 36.0735 104.522 143.366 143.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 6.4e-05 4096 115 4500 102400 184.89 55.6851 2869.22 1675.61 4785.61 4785.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 3.2e-05 4096 130 18050 560000 375.477 201.909 58085.1 5780.98 64444.6 64445.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 0.000128 4096 230 6250 128320 23.0951 28.3762 4158.04 838.04 5047.63 5047.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 3.2e-05 4096 480 3600 541440 215.123 128.214 7908.68 3835.67 12088 12088.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 3.2e-05 1024 140 700 586240 46.5393 26.8922 414.024 846.339 1333.95 1334.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.001024 1024 150 1000 12800 0.796512 0.77824 11.2625 51.3332 64.2401 64.3045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.001024 2048 50 250 17920 1.3688 7.43834 52.6338 61.4835 61.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 3.2e-05 512 180 400 450560 38.1224 13.1251 99.2597 416.253 567.003 567.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000512 512 170 350 25600 1.58061 0.819392 5.0272 42.1474 49.7063 49.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.001024 4096 310 700 11360 2.72794 24.7221 105.565 133.059 133.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 6.4e-05 4096 115 4500 102400 184.68 55.6126 1954.99 1692.62 3888.1 3888.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 3.2e-05 4096 130 18050 559360 377.119 202.42 39434 5877.09 45891.8 45892.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 0.000128 4096 230 6250 128000 23.0363 28.334 2825.03 862.648 3739.13 3739.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 3.2e-05 4096 480 3600 541440 215.454 128.248 6907.55 3815.09 11066.6 11066.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 3.2e-05 1024 140 700 583680 46.6713 26.8492 354.064 835.354 1263.1 1263.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.001024 1024 150 1000 12480 0.797824 0.766912 9.6823 51.2186 62.5379 62.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.001024 2048 50 250 17760 1.36179 6.37338 51.9538 59.7336 59.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 3.2e-05 512 180 400 430080 40.0223 13.1434 81.9793 412.628 548.017 548.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000512 512 170 350 24960 1.59638 0.822176 4.42378 41.975 48.9508 49.0607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.001024 4096 310 700 11280 2.72832 21.0807 104.628 128.48 128.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 6.4e-05 4096 115 4500 92160 186.555 55.0195 1531.75 1650.47 3424 3424.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 3.2e-05 4096 130 18050 558720 378.058 202.05 34891.3 5814.39 41286.9 41287.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 0.000128 4096 230 6250 128160 23.1018 28.3791 2491.72 838.802 3382.08 3382.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 3.2e-05 4096 480 3600 540160 216.499 128.546 6237.97 3826.4 10409.7 10409.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 3.2e-05 1024 140 700 583680 46.8521 26.8968 325.148 838.3 1237.35 1237.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.001024 1024 150 1000 12800 0.805024 0.782624 9.19142 51.3069 62.1596 62.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.001024 2048 50 250 17600 1.34822 6.18906 51.7018 59.283 59.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 3.2e-05 512 180 400 450560 38.156 13.1359 78.8921 412.33 542.755 542.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000512 512 170 350 25600 1.59594 0.82448 4.22198 42.7865 49.5605 49.6721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.001024 4096 310 700 11200 2.71926 20.7442 104.54 128.047 128.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 400 6.4e-05 4096 115 4500 92160 186.616 54.9498 1395.62 1649.5 3286.89 3287.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 3.2e-05 4096 130 18050 558080 382.619 203.594 31320.9 5864.22 37772.5 37773.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 0.000128 4096 230 6250 127360 23.083 28.3177 2232.69 840.201 3124.38 3124.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 3.2e-05 4096 480 3600 540800 215.57 128.314 6044.99 3820.1 10209.3 10209.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 3.2e-05 1024 140 700 582400 46.6124 26.7837 313.001 833.797 1220.35 1220.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 0.001024 1024 150 1000 12000 0.776224 0.742336 8.67446 49.3147 59.5818 59.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.001024 2048 50 250 17600 1.35734 6.25094 51.9537 59.6044 59.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 3.2e-05 512 180 400 409600 41.9676 13.1441 69.0524 412.723 537.131 537.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000512 512 170 350 25600 1.59622 0.825856 4.28883 41.8668 48.712 48.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.001024 4096 310 700 10800 2.68266 18.6311 102.908 124.266 124.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 400 6.4e-05 4096 115 4500 89600 188.039 55.0297 1310.55 1651.42 3205.24 3205.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 3.2e-05 4096 130 18050 556800 384.892 204.542 30337.2 5893.16 36820.9 36821.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 0.000128 4096 230 6250 127200 23.0646 28.3372 2155.28 835.441 3042.2 3042.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 3.2e-05 4096 480 3600 541952 215.22 128.226 9374.8 3814.4 13532.9 13533.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1580 3.2e-05 1024 140 720 584704 46.7419 26.8739 516.499 837.547 1427.83 1427.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 0.001024 1024 150 1020 13056 0.799872 0.78384 13.4801 51.2569 66.3939 66.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.001024 2048 50 240 18240 1.37667 7.91354 52.4861 61.8209 61.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 3.2e-05 512 180 420 466944 37.587 13.3279 124.596 417.526 593.278 593.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000512 512 170 360 25088 1.61542 0.831488 5.87981 42.6885 51.1447 51.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 840 0.001024 4096 310 720 11296 2.72941 50.0388 104.702 157.514 157.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 400 6.4e-05 4096 115 4500 105472 183.587 55.5844 2371.42 1691.89 4302.68 4302.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 3.2e-05 4096 130 18060 560384 374.416 201.357 46878.1 5775.33 53230.3 53231.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 0.000128 4096 230 6300 127872 23.0409 28.3265 3392.42 837.821 4281.69 4281.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 3.2e-05 4096 480 3600 541696 215.577 128.228 6104.03 3815.02 10263.1 10263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1580 3.2e-05 1024 140 720 584704 46.8591 26.8836 485.779 837.902 1397.59 1397.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 0.001024 1024 150 1020 13056 0.804032 0.768064 8.87878 51.3056 61.8296 61.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.001024 2048 50 240 18176 1.37523 5.24326 52.4169 59.0791 59.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 3.2e-05 512 180 420 466944 37.5997 13.323 81.584 417.634 550.4 550.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000512 512 170 360 25088 1.61757 0.831488 3.97987 42.3777 48.934 49.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 840 0.001024 4096 310 720 11264 2.72909 50.0289 104.724 157.525 157.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 400 6.4e-05 4096 115 4500 104448 183.716 55.5326 1529.95 1670.09 3439.49 3439.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 3.2e-05 4096 130 18060 560128 374.518 201.431 30399.2 5777.06 36753.2 36754.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 0.000128 4096 230 6300 127872 23.0723 28.3467 2197.84 838.171 3087.51 3087.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 3.2e-05 4096 480 3600 541440 215.067 128.185 4966.5 3814.13 9124.17 9124.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1580 3.2e-05 1024 140 720 583680 46.7756 26.8646 442.385 836.505 1352.69 1352.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 0.001024 1024 150 1020 12864 0.800768 0.763904 7.36256 51.2621 60.2611 60.3362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.001024 2048 50 240 18144 1.37011 4.51651 52.4046 58.3354 58.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 3.2e-05 512 180 420 454656 37.6476 13.1204 66.4264 412.179 529.628 529.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000512 512 170 360 24576 1.60342 0.817984 7.41078 42.6846 52.6464 52.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 840 0.001024 4096 310 720 11232 2.72675 49.7909 104.714 157.274 157.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 400 6.4e-05 4096 115 4500 101376 183.894 55.3364 1207.93 1664.56 3111.92 3112.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 3.2e-05 4096 130 18060 559872 374.163 201.493 24782.9 5805.33 31165 31165.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 0.000128 4096 230 6300 127680 23.0257 28.3341 1789.13 846.452 2687.02 2687.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 3.2e-05 4096 480 3600 541696 215.651 128.246 4296.39 3800.36 8440.93 8441.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1580 3.2e-05 1024 140 720 583680 47.0964 26.8841 405.032 838.836 1318.01 1318.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 0.001024 1024 150 1020 12800 0.793376 0.762112 6.35408 50.077 58.0605 58.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 0.001024 2048 50 240 18048 1.37402 3.99654 52.291 57.706 57.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 3.2e-05 512 180 420 458752 38.4419 13.3202 57.8879 418.166 528.069 528.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000512 512 170 360 24576 1.63539 0.834912 7.49811 42.7426 52.8407 52.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 840 0.001024 4096 310 720 11136 2.73338 49.6661 104.493 156.936 156.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 400 6.4e-05 4096 115 4500 102400 184.305 55.5315 1055.83 1672.24 2968.12 2968.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 3.2e-05 4096 130 18060 560128 374.472 201.139 21437.6 5807.7 27822 27822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 0.000128 4096 230 6300 127488 23.0605 28.3197 1546.27 837.859 2435.59 2435.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 3.2e-05 4096 480 3600 542080 216.161 128.515 12837.3 3816.42 16998.7 16999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 3.2e-05 1024 140 720 584960 46.8374 26.9559 716.338 837.747 1628.05 1628.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.001024 1024 150 1020 13040 0.803456 0.782464 19.2273 51.2483 72.1335 72.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.001024 2048 50 240 18200 1.37011 10.7889 52.4132 64.6169 64.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 3.2e-05 512 180 420 465920 37.9867 13.3794 167.935 418.998 638.537 638.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000512 512 170 360 24960 1.61222 0.827392 7.87914 43.4481 53.8991 54.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 840 0.001024 4096 310 720 11280 2.73248 75.7654 104.681 183.223 183.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 400 6.4e-05 4096 115 4500 106240 183.8 55.7323 3264.22 1675.45 5179.4 5179.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 3.2e-05 4096 130 18060 560320 376.547 202.144 63760.1 5781.87 70121.8 70122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 0.000128 4096 230 6300 127840 23.1506 28.3976 4605.08 837.879 5494.58 5494.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 3.2e-05 4096 480 3600 541440 215.679 128.395 7939.83 3800.44 12084.6 12084.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 3.2e-05 1024 140 720 584960 46.7375 26.9292 441.34 838.411 1353.58 1353.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 0.001024 1024 150 1020 12960 0.79872 0.778784 11.8232 51.2188 64.6921 64.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.001024 2048 50 240 18160 1.37216 6.96602 52.4531 60.8338 60.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 3.2e-05 512 180 420 460800 38.4752 13.3754 106.567 419.326 577.985 578.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000512 512 170 360 24320 1.60826 0.817632 5.07683 43.5033 51.1382 51.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 840 0.001024 4096 310 720 11200 2.72429 74.424 104.54 181.732 181.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 400 6.4e-05 4096 115 4500 104960 183.808 55.6718 2002.18 1676.87 3918.72 3918.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 3.2e-05 4096 130 18060 560000 375.448 201.903 39452 5785.87 45816.3 45817.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 0.000128 4096 230 6300 127840 23.081 28.3713 2848.91 838.752 3739.2 3739.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 3.2e-05 4096 480 3600 540480 216.475 128.475 6508.84 3812.3 10666.4 10666.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1580 3.2e-05 1024 140 720 583680 46.9347 26.9444 362.207 837.02 1273.27 1273.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 0.001024 1024 150 1020 12720 0.797536 0.77328 9.66032 49.9826 61.2859 61.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.001024 2048 50 240 18120 1.37306 5.5281 52.4189 59.3639 59.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 3.2e-05 512 180 420 445440 38.6885 13.1604 84.9767 412.195 549.262 549.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000512 512 170 360 24000 1.62406 0.82128 4.21386 41.8805 48.6727 48.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 840 0.001024 4096 310 720 11160 2.72448 74.027 104.467 181.263 181.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 400 6.4e-05 4096 115 4500 103680 184.185 55.6078 1623.89 1669.02 3532.9 3533.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 3.2e-05 4096 130 18060 558720 378.591 202.079 32411.6 5804.1 38797.5 38798.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 0.000128 4096 230 6300 127680 23.1418 28.3791 2342.35 837.461 3231.41 3231.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 3.2e-05 4096 480 3600 541440 215.092 128.207 5526.79 3817.02 9687.39 9687.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1580 3.2e-05 1024 140 720 583680 46.7408 27.3795 306.83 838.706 1219.81 1219.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 0.001024 1024 150 1020 12800 0.799744 0.777728 8.25162 50.0579 59.9605 60.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.001024 2048 50 240 18080 1.37158 4.78432 52.4533 58.6523 58.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 3.2e-05 512 180 420 450560 38.1177 13.1316 73.311 412.523 537.325 537.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000512 512 170 360 24320 1.61072 0.821248 3.72848 41.6448 47.9391 48.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 840 0.001024 4096 310 720 11040 2.71149 73.3688 104.118 180.24 180.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 400 6.4e-05 4096 115 4500 102400 184.665 55.5848 1361.51 1677.33 3279.28 3279.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 3.2e-05 4096 130 18060 559360 377.046 202.489 27565.9 5813.42 33960 33960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 0.000128 4096 230 6300 127360 23.04 28.3401 1986.15 837.428 2875.03 2875.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 3.2e-05 4096 480 3600 541824 215.557 128.371 11791.9 3796.53 15932.6 15932.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 3.2e-05 1024 140 720 584448 46.7443 26.9421 659.709 837.391 1570.95 1571.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.001024 1024 150 1020 12960 0.80032 0.779744 17.8432 51.1939 70.6888 70.7559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.001024 2048 50 240 18192 1.37053 10.1352 52.4098 63.9587 64.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 3.2e-05 512 180 420 460800 37.8428 13.2911 152.677 416.248 620.307 620.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000512 512 170 360 24960 1.6096 0.82736 7.27738 43.2491 53.0937 53.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.001024 4096 310 720 11280 2.73053 36.9069 104.719 144.399 144.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 400 6.4e-05 4096 115 4500 104448 183.894 55.644 2948.12 1672.71 4860.57 4860.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 3.2e-05 4096 130 18060 560256 374.896 201.74 58684.7 5803.18 65065.6 65066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 0.000128 4096 230 6300 127872 23.0973 28.3839 4240.33 838.081 5129.98 5130.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 3.2e-05 4096 480 3600 541440 215.067 128.176 7382.85 3817.03 11543.4 11543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 3.2e-05 1024 140 720 583680 46.6455 26.8705 412.151 837.041 1322.87 1323.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.001024 1024 150 1020 12864 0.799424 0.776224 11.0899 51.2841 64.0216 64.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.001024 2048 50 240 18144 1.36758 6.63027 52.4515 60.4931 60.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 3.2e-05 512 180 420 454656 37.6257 13.1265 100.264 412.462 563.72 563.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000512 512 170 360 24576 1.6009 0.819008 4.75437 42.6596 49.9644 50.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 840 0.001024 4096 310 720 11232 2.72422 64.3822 104.8 171.951 172.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 400 6.4e-05 4096 115 4500 101376 183.926 55.3385 1795.62 1665.95 3701.03 3701.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 3.2e-05 4096 130 18060 559872 374.083 201.472 36696.2 5780.41 43053.3 43054.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 0.000128 4096 230 6300 127680 23.0177 28.3543 2645.57 838.601 3535.62 3535.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 3.2e-05 4096 480 3600 541440 215.6 128.364 6087.83 3799.21 10231.3 10231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 3.2e-05 1024 140 720 582912 46.8955 26.912 336.56 838.508 1249.03 1249.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.001024 1024 150 1020 12672 0.800768 0.775392 8.8823 51.2189 61.7481 61.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.001024 2048 50 240 18000 1.36371 5.41866 52.2038 59.0274 59.0837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 3.2e-05 512 180 420 442368 38.1077 13.0442 78.9862 408.467 538.841 539.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000512 512 170 360 24192 1.59722 0.808832 3.8601 41.0344 47.4338 47.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 840 0.001024 4096 310 720 11088 2.71469 63.6722 104.306 170.737 170.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 400 6.4e-05 4096 115 4500 101376 183.526 55.1875 1483.99 1658.59 3381.47 3381.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 3.2e-05 4096 130 18060 559872 374.803 201.221 30373.8 5783.98 36734.9 36735.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 0.000128 4096 230 6300 127584 23.0909 28.3854 2190.74 838.96 3081.26 3081.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 3.2e-05 4096 480 3600 540672 215.169 128.105 5476.46 3811.98 9631.99 9632.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 3.2e-05 1024 140 720 583680 46.7318 26.8611 302.183 836.868 1212.8 1212.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 0.001024 1024 150 1020 12672 0.798976 0.77488 7.85952 50.0781 59.5855 59.6487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.001024 2048 50 240 18048 1.36998 4.91309 52.4227 58.7484 58.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 3.2e-05 512 180 420 442368 38.8909 13.1308 70.6155 412.3 535.178 535.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000512 512 170 360 24576 1.60986 0.82064 3.73568 42.706 49.0044 49.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 840 0.001024 4096 310 720 11136 2.72077 63.5363 104.74 171.04 171.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 400 6.4e-05 4096 115 4500 98304 183.457 54.9212 1297.4 1649.32 3185.28 3185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 3.2e-05 4096 130 18060 559104 374.457 201.467 27263.6 5777.08 33617.7 33618.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 0.000128 4096 230 6300 127488 23.04 28.33 1965.85 837.449 2854.75 2854.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 3.2e-05 4096 480 3600 539520 216 128.469 4738.26 3825.3 8908.3 8908.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1580 3.2e-05 1024 140 720 579840 46.8875 26.8493 262.327 835.442 1171.66 1171.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 0.001024 1024 150 1020 12480 0.800896 0.768096 6.80022 51.217 59.6588 59.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.001024 2048 50 240 18000 1.36842 4.36838 52.458 58.2388 58.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 3.2e-05 512 180 420 430080 40.0309 13.1478 60.2009 412.62 526.241 526.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000512 512 170 360 23040 1.65062 0.820672 3.37437 42.7619 48.7372 48.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 840 0.001024 4096 310 720 11040 2.71936 63.1559 104.551 170.471 170.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 400 6.4e-05 4096 115 4500 99840 183.316 55 1140.49 1650.49 3029.48 3029.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 3.2e-05 4096 130 18060 558720 378.013 202.051 23629.7 5814.03 30024.9 30025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 0.000128 4096 230 6300 127680 23.0932 28.3668 1708.31 838.879 2598.72 2598.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 3.2e-05 4096 480 3600 541632 216.406 128.443 11267.7 3794.92 15407.7 15408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 3.2e-05 1024 140 720 584192 46.9382 26.9528 623.045 837.611 1534.71 1534.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.001024 1024 150 1020 12992 0.800992 0.77632 16.4905 51.1818 69.3226 69.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.001024 2048 50 240 18200 1.37626 9.82915 52.4572 63.7058 63.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 3.2e-05 512 180 420 465920 37.9063 13.3689 151.502 418.326 621.344 621.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000512 512 170 360 25088 1.62762 0.831904 7.12989 43.7742 53.4961 53.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.001024 4096 310 720 11256 2.72726 35.4015 104.638 142.809 142.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 400 6.4e-05 4096 115 4500 105728 184.016 55.7115 2859.94 1672.93 4772.8 4772.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 3.2e-05 4096 130 18060 560000 375.781 201.665 55944 5775.45 62298 62298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 0.000128 4096 230 6300 127792 23.1588 28.3707 4038.54 837.887 4928.03 4928.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 3.2e-05 4096 480 3600 541184 215.76 128.381 7121.91 3817.29 11283.6 11284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 3.2e-05 1024 140 720 582400 46.8636 26.8969 392.537 836.574 1303.03 1303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.001024 1024 150 1020 12768 0.79616 0.761856 10.679 50.0565 62.3681 62.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.001024 2048 50 240 18144 1.37069 6.21584 52.4534 60.0828 60.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 3.2e-05 512 180 420 458752 37.5257 13.1881 95.6788 413.608 560.239 560.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000512 512 170 360 24192 1.61277 0.822048 4.64928 42.8514 50.0699 50.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.001024 4096 310 720 11200 2.71974 22.5892 104.638 129.991 130.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 400 6.4e-05 4096 115 4500 103936 184.05 55.7005 1777.38 1673.08 3690.41 3690.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 3.2e-05 4096 130 18060 560000 374.906 201.617 35529.2 5778.07 41884.8 41885.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 0.000128 4096 230 6300 127680 23.096 28.3751 2565.49 838.163 3455.21 3455.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 3.2e-05 4096 480 3600 540288 216.324 128.407 6013.79 3797.33 10156.1 10156.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 3.2e-05 1024 140 720 583296 46.908 26.9332 334.748 837.514 1246.27 1246.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.001024 1024 150 1020 12768 0.797472 0.771712 8.99427 50.0051 60.6412 60.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.001024 2048 50 240 17976 1.36362 5.47178 52.2015 59.0791 59.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 3.2e-05 512 180 420 451584 39.2854 13.3741 79.8034 418.794 551.498 551.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000512 512 170 360 22848 1.61088 0.800768 3.66275 41.6492 47.8551 47.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.001024 4096 310 720 11088 2.71184 19.0541 104.434 126.243 126.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 400 6.4e-05 4096 115 4500 102144 185.32 55.7384 1478.7 1674.97 3394.92 3395.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 3.2e-05 4096 130 18060 559104 375.948 201.666 30043.4 5780.68 36402.8 36403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 0.000128 4096 230 6300 127344 23.1455 28.3781 2166.17 838.051 3055.82 3055.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 3.2e-05 4096 480 3600 539392 215.754 128.263 5264.15 3822.84 9431.28 9431.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 3.2e-05 1024 140 720 580608 46.9756 26.8675 291.935 837.292 1203.23 1203.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.001024 1024 150 1020 12544 0.804032 0.774144 7.45795 51.277 60.3832 60.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.001024 2048 50 240 17920 1.36397 4.54141 52.1931 58.141 58.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 3.2e-05 512 180 420 430080 38.4917 13.0296 66.8059 404.264 522.827 523.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000512 512 170 360 23296 1.5991 0.802816 3.73146 40.4821 46.7434 46.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 840 0.001024 4096 310 720 10976 2.70986 56.3637 104.102 163.218 163.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 400 6.4e-05 4096 115 4500 100352 183.21 55.0564 1273.46 1655.58 3167.49 3167.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 3.2e-05 4096 130 18060 559104 374.255 201.56 26295.1 5781.18 32653.2 32654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 0.000128 4096 230 6300 127232 23.0259 28.3207 1894.97 838.066 2784.45 2784.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 3.2e-05 4096 480 3600 539840 216.065 128.243 4650.07 3810.65 8805.32 8805.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 3.2e-05 1024 140 720 582400 46.8318 26.8967 261.053 836.468 1171.41 1171.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.001024 1024 150 1020 12320 0.800768 0.774176 6.70669 50.0062 58.3631 58.4358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.001024 2048 50 240 17920 1.36602 3.99971 52.3551 57.7623 57.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 3.2e-05 512 180 420 430080 39.4456 13.0793 59.493 409.241 521.5 521.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000512 512 170 360 22400 1.6569 0.815104 3.12461 42.2615 47.9919 48.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 840 0.001024 4096 310 720 10920 2.71094 56.0783 104.139 162.973 163.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 400 6.4e-05 4096 115 4500 98560 182.623 54.7103 1105.47 1637.1 2980.09 2980.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 3.2e-05 4096 130 18060 557760 378.181 201.424 23181.2 5797.71 29559.5 29560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 0.000128 4096 230 6300 127120 23.1892 28.3775 1673.52 837.377 2562.54 2562.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 3.2e-05 4096 480 3600 541696 215.564 128.219 10684.4 3818.13 14846.7 14846.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 3.2e-05 1024 140 720 584704 46.7304 26.8785 594.668 838.569 1507.01 1507.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.001024 1024 150 1020 13056 0.802848 0.78576 16.0835 51.3262 69.0725 69.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.001024 2048 50 240 18176 1.37062 9.1095 52.4694 62.9931 63.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 3.2e-05 512 180 420 466944 37.5952 13.3295 146.827 418.036 616.023 616.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000512 512 170 360 25088 1.61117 0.831328 6.99286 42.4467 52.0163 52.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.001024 4096 310 720 11264 2.73203 34.048 104.825 141.647 141.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 6.4e-05 4096 115 4500 104448 183.723 55.5254 2661.91 1671.68 4573.04 4573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 3.2e-05 4096 130 18060 560128 374.481 201.47 51323.6 5808.98 57709.6 57710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 0.000128 4096 230 6300 127872 23.0851 28.3398 3804.94 843.282 4699.73 4699.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 3.2e-05 4096 480 3600 541696 215.583 128.285 7307.21 3819.48 11470.8 11471.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 3.2e-05 1024 140 720 583680 46.8034 26.8765 403.917 838.745 1316.5 1316.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.001024 1024 150 1020 12800 0.794912 0.784384 10.5769 50.0857 62.3143 62.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.001024 2048 50 240 18048 1.37011 6.55043 52.2836 60.2465 60.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 3.2e-05 512 180 420 458752 38.3905 13.3263 98.1792 418.037 568.173 568.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000512 512 170 360 24576 1.63261 0.835456 4.84698 43.7644 51.213 51.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.001024 4096 310 720 11136 2.72832 23.3841 104.468 130.625 130.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 400 6.4e-05 4096 115 4500 102400 184.232 55.5377 1779.96 1671.83 3691.76 3691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 3.2e-05 4096 130 18060 560128 374.428 201.132 34131.1 5783.97 40491.7 40492.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 0.000128 4096 230 6300 127488 23.0564 28.3138 2573.78 837.812 3463.04 3463.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 3.2e-05 4096 480 3600 540672 215.165 128.118 6052.71 3811.28 10207.6 10207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 3.2e-05 1024 140 720 583680 46.7321 26.8617 335.85 836.734 1246.34 1246.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.001024 1024 150 1020 12672 0.79808 0.779648 8.76112 50.0741 60.4893 60.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.001024 2048 50 240 18048 1.36877 5.41565 52.4128 59.2414 59.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 3.2e-05 512 180 420 442368 38.8755 13.126 78.0503 412.233 542.525 542.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000512 512 170 360 24576 1.60704 0.821248 4.13194 41.6502 48.3426 48.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.001024 4096 310 720 11136 2.72381 19.7706 104.722 127.26 127.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 400 6.4e-05 4096 115 4500 98304 183.455 54.9299 1418.54 1648.79 3305.91 3306.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 3.2e-05 4096 130 18060 559104 374.561 201.504 28153.2 5776.27 34506.6 34507.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 0.000128 4096 230 6300 127488 23.0467 28.332 2136.12 837.379 3024.96 3025.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 3.2e-05 4096 480 3600 540672 215.948 128.353 5570.14 3822.94 9737.66 9737.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 3.2e-05 1024 140 720 581632 46.7459 26.8348 311.343 835.281 1220.37 1220.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.001024 1024 150 1020 12288 0.796672 0.766112 7.86886 49.8228 59.3261 59.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.001024 2048 50 240 17920 1.36806 5.45658 52.2405 59.1078 59.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 3.2e-05 512 180 420 458752 38.4124 13.3281 74.9389 417.772 544.689 544.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000512 512 170 360 22528 1.58592 0.781984 3.40614 42.2486 48.1548 48.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.001024 4096 310 720 11008 2.72534 17.9657 104.382 125.114 125.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 400 6.4e-05 4096 115 4500 98304 186.532 55.5529 1302.82 1671.11 3216.22 3216.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 3.2e-05 4096 130 18060 559104 378.396 202.754 25089.8 5823.03 31495.1 31496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 0.000128 4096 230 6300 126976 23.0689 28.3106 1937.95 836.375 2825.79 2825.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 3.2e-05 4096 480 3600 540160 216.503 128.553 5080.18 3829.57 9255.08 9255.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 3.2e-05 1024 140 720 583680 46.8517 27.2237 285.303 838.872 1198.41 1198.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.001024 1024 150 1020 12800 0.804864 0.786432 7.64518 51.3263 60.6368 60.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.001024 2048 50 240 17920 1.37146 5.13062 52.4588 59.004 59.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 3.2e-05 512 180 420 450560 38.1644 13.1318 67.5131 412.66 531.714 531.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000512 512 170 360 23040 1.65946 0.828256 3.53843 41.8127 47.9737 48.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 840 0.001024 4096 310 720 10880 2.7177 50.4443 104.127 157.332 157.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 400 6.4e-05 4096 115 4500 92160 186.587 54.9642 1112.36 1650.86 3004.96 3005.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 3.2e-05 4096 130 18060 558080 382.525 203.656 22957.8 5868.85 29414 29414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 0.000128 4096 230 6300 126720 23.0523 28.3197 1766.75 836.649 2654.85 2654.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 3.2e-05 4096 480 3584 542976 214.337 128.06 9171.57 3791.6 13305.9 13306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1580 3.2e-05 1024 140 704 589312 46.4768 26.8801 483.551 837.754 1394.83 1394.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 0.001024 1024 150 1024 12864 0.79872 0.785536 13.3711 51.266 66.2942 66.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.001024 2048 50 256 18144 1.3753 8.31283 52.4698 62.2011 62.2567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 3.2e-05 512 180 384 454656 38.7913 13.3225 114.673 417.625 584.661 584.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000512 512 170 320 25344 1.60541 0.831488 5.16074 42.6928 50.4239 50.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 840 0.001024 4096 310 704 11488 2.73558 50.4563 104.781 158.02 158.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 400 6.4e-05 4096 115 4480 106496 183.081 55.6031 2351.97 1675.61 4266.47 4266.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 3.2e-05 4096 130 18048 560384 374.342 201.593 46049 5776.73 52402.8 52403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 0.000128 4096 230 6272 128256 23.0461 28.3261 3319.82 837.983 4209.25 4209.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 3.2e-05 4096 480 3584 542720 214.861 128.072 5880.32 3813.44 10037 10037.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1580 3.2e-05 1024 140 704 588800 46.6901 26.8845 433.682 838.672 1346.1 1346.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 0.001024 1024 150 1024 12800 0.797088 0.749568 8.71162 51.3318 61.6658 61.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.001024 2048 50 256 18112 1.37568 5.41696 52.5193 59.3547 59.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 3.2e-05 512 180 384 450560 39.2047 13.3202 73.0421 418.157 543.984 544.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000512 512 170 320 25088 1.61821 0.831008 3.41347 42.3902 48.3776 48.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 840 0.001024 4096 310 704 11456 2.72694 50.3337 104.875 157.979 158.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 400 6.4e-05 4096 115 4480 104448 183.763 55.5397 1480.64 1671.66 3391.82 3391.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 3.2e-05 4096 130 18048 560128 374.772 201.669 29447.3 5782.2 35807 35808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 0.000128 4096 230 6272 128256 23.0909 28.342 2120.86 838.855 3011.22 3011.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 3.2e-05 4096 480 3584 542208 214.63 128.062 4879.07 3812.99 9035.03 9035.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1580 3.2e-05 1024 140 704 588288 46.5455 26.8658 395.551 837.207 1306.34 1306.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 0.001024 1024 150 1024 12672 0.802496 0.766048 7.39171 51.3508 60.3869 60.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.001024 2048 50 256 18048 1.37411 4.7984 52.4196 58.6372 58.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 3.2e-05 512 180 384 442368 38.8551 13.1236 60.4834 412.575 525.297 525.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000512 512 170 320 24576 1.60189 0.818368 6.3871 41.6034 50.5404 50.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 840 0.001024 4096 310 704 11424 2.72998 49.7132 104.855 157.342 157.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 400 6.4e-05 4096 115 4480 104448 182.666 55.3273 1229.36 1665.97 3133.53 3133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 3.2e-05 4096 130 18048 559872 374.179 201.437 24416.8 5780.62 30774.1 30775.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 0.000128 4096 230 6272 128064 23.0379 28.3382 1758.39 838.635 2648.48 2648.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 3.2e-05 4096 480 3584 542720 214.986 128.087 4202.85 3791.33 8337.55 8337.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1580 3.2e-05 1024 140 704 587776 46.7164 26.8807 364.66 838.015 1276.44 1276.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 0.001024 1024 150 1024 12544 0.797696 0.755712 6.27181 49.9976 57.8944 57.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 0.001024 2048 50 256 18048 1.37142 4.15818 52.4702 58.0425 58.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 3.2e-05 512 180 384 442368 39.9108 13.3304 52.2436 417.67 523.416 523.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000512 512 170 320 24576 1.63014 0.833088 6.41709 42.4112 51.416 51.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 840 0.001024 4096 310 704 11392 2.72794 49.9164 104.78 157.469 157.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 400 6.4e-05 4096 115 4480 102400 184.264 55.5384 1036.81 1670.41 2947.23 2947.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 3.2e-05 4096 130 18048 560128 374.517 201.124 21037.3 5779.28 27393.3 27394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 0.000128 4096 230 6272 128000 23.0647 28.3402 1512.93 837.058 2401.48 2401.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 3.2e-05 4096 480 3584 543040 215.422 128.342 12311.7 3794.8 16450.5 16450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 3.2e-05 1024 140 704 588800 46.6462 26.9499 651.753 838.379 1563.89 1564.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.001024 1024 150 1024 12880 0.802816 0.78416 18.5631 51.2734 71.4964 71.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.001024 2048 50 256 18120 1.37216 11.0941 52.4629 64.9717 65.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 3.2e-05 512 180 384 455680 39.094 13.3796 151.78 419.31 623.803 623.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000512 512 170 320 24960 1.60794 0.827232 6.75706 43.6874 53.0108 53.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 840 0.001024 4096 310 704 11480 2.72794 70.4553 104.855 178.082 178.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 400 6.4e-05 4096 115 4480 106240 183.784 55.7054 3148.63 1676.93 5065.25 5065.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 3.2e-05 4096 130 18048 560320 376.536 202.133 61299.8 5786.05 67665.7 67666.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 0.000128 4096 230 6272 128240 23.159 28.3935 4410.54 838.512 5300.68 5300.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 3.2e-05 4096 480 3584 542720 214.816 128.188 7442.48 3793.93 11579.7 11580
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 3.2e-05 1024 140 704 588800 46.5564 26.9251 398.155 838.58 1310.38 1310.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 0.001024 1024 150 1024 12800 0.798592 0.782336 11.3083 51.2142 64.1769 64.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.001024 2048 50 256 18080 1.36499 7.00061 52.4684 60.8781 60.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 3.2e-05 512 180 384 450560 39.4252 13.3733 95.7625 419.37 568.171 568.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000512 512 170 320 24320 1.6137 0.81792 4.39619 42.1763 49.1346 49.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 840 0.001024 4096 310 704 11440 2.72301 69.4344 104.867 177.07 177.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 400 6.4e-05 4096 115 4480 104960 183.835 55.6776 1882.21 1677.05 3798.96 3799.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 3.2e-05 4096 130 18048 560000 375.524 201.948 37094.9 5787 43460.5 43461.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 0.000128 4096 230 6272 128160 23.0953 28.3665 2667.49 838.878 3557.92 3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 3.2e-05 4096 480 3584 541440 216.081 128.336 6163.46 3794.49 10302.7 10302.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1580 3.2e-05 1024 140 704 587520 46.7842 26.9319 326.028 837.706 1237.61 1237.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 0.001024 1024 150 1024 12480 0.798784 0.774656 9.11309 50.0044 60.7631 60.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.001024 2048 50 256 18000 1.36522 5.5808 52.3633 59.349 59.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 3.2e-05 512 180 384 445440 38.6731 13.1585 77.2437 412.537 541.854 542.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000512 512 170 320 24000 1.6208 0.818688 3.48205 41.6321 47.6955 47.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 840 0.001024 4096 310 704 11400 2.7271 69.3494 104.866 176.985 177.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 400 6.4e-05 4096 115 4480 103680 184.202 55.634 1543.89 1670.42 3454.34 3454.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 3.2e-05 4096 130 18048 558720 378.746 203.057 30714 5809.2 37106.1 37106.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 0.000128 4096 230 6272 127920 23.1444 28.3884 2209.31 838.16 3099.08 3099.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 3.2e-05 4096 480 3584 542720 214.429 128.064 5306.14 3791.68 9440.59 9440.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1580 3.2e-05 1024 140 704 588800 46.4506 26.8844 283.167 838.032 1194.69 1194.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 0.001024 1024 150 1024 12480 0.798208 0.780288 8.14397 50.0326 59.8242 59.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.001024 2048 50 256 17920 1.3616 4.9639 52.2179 58.5845 58.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 3.2e-05 512 180 384 430080 39.9673 13.1256 65.3697 412.219 530.921 531.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000512 512 170 320 24320 1.61069 0.8192 3.30275 41.6295 47.4896 47.5993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 840 0.001024 4096 310 704 11360 2.72598 68.9054 104.779 176.453 176.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 400 6.4e-05 4096 115 4480 102400 184.606 55.5846 1309.02 1676.12 3225.51 3225.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 3.2e-05 4096 130 18048 559360 376.969 202.501 26422.1 5809.33 32812 32812.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 0.000128 4096 230 6272 127680 23.042 28.3252 1893.81 836.883 2782.14 2782.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 3.2e-05 4096 480 3584 540800 215.966 128.409 4851.62 3816.07 9012.34 9012.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1580 3.2e-05 1024 140 704 585600 46.7834 26.933 472.44 836.923 1383.24 1383.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 0.001024 1024 150 1024 12400 0.800768 0.759136 7.03898 50.0836 58.7564 58.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.001024 2048 50 256 17800 1.3609 4.85421 51.9852 58.2454 58.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 3.2e-05 512 180 384 435200 39.6289 13.1583 59.46 412.152 524.656 524.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000512 512 170 320 24000 1.6224 0.821088 2.91789 42.7577 48.2464 48.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 840 0.001024 4096 310 704 11200 2.71498 69.5299 104.111 176.4 176.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 400 6.4e-05 4096 115 4480 96000 185.098 55.0462 1126.97 1648.6 3015.91 3016.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 3.2e-05 4096 130 18048 558400 379.847 202.922 24241.2 5818.47 30643.6 30644.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 0.000128 4096 230 6272 128000 23.154 28.3976 1745.5 837.769 2634.9 2634.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 3.2e-05 4096 480 3584 542592 215.147 128.228 11313.7 3792.97 15450.4 15450.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 3.2e-05 1024 140 704 589056 46.5459 26.9203 606.367 837.53 1517.53 1517.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.001024 1024 150 1024 12768 0.797568 0.77568 17.0986 51.1953 69.9418 70.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.001024 2048 50 256 18096 1.36813 10.4141 52.3895 64.2152 64.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 3.2e-05 512 180 384 454656 38.4106 13.2954 139.856 416.319 608.122 608.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000512 512 170 320 24960 1.61248 0.827584 6.21763 42.2071 50.9982 51.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.001024 4096 310 704 11472 2.73613 35.3298 104.794 142.901 142.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 400 6.4e-05 4096 115 4480 105984 183.308 55.632 2886.83 1672.98 4798.95 4799.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 3.2e-05 4096 130 18048 560256 374.966 201.763 56509.7 5777.32 62864.9 62865.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 0.000128 4096 230 6272 128256 23.0909 28.3839 4065.85 838.302 4955.71 4955.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 3.2e-05 4096 480 3584 542208 214.602 128.05 7105.94 3817.63 11266.5 11266.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 3.2e-05 1024 140 704 588288 46.468 26.8923 382.864 836.249 1292.63 1292.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.001024 1024 150 1024 12672 0.80048 0.779872 10.8877 51.2542 63.796 63.8624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.001024 2048 50 256 18048 1.37018 6.86067 52.3683 60.6449 60.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 3.2e-05 512 180 384 442368 38.8202 13.1204 91.1268 412.081 555.383 555.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000512 512 170 320 24576 1.60269 0.819584 4.04214 42.908 49.5053 49.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 840 0.001024 4096 310 704 11424 2.73194 61.1502 104.753 168.679 168.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 400 6.4e-05 4096 115 4480 104448 182.643 55.4238 1785.44 1664.37 3688.07 3688.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 3.2e-05 4096 130 18048 559872 374.103 201.481 35501.1 5775.23 41853 41853.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 0.000128 4096 230 6272 128064 23.0221 28.327 2549.4 837.812 3438.64 3438.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 3.2e-05 4096 480 3584 541440 215.556 128.359 5827.5 3795.62 9967.32 9967.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 3.2e-05 1024 140 704 587520 46.6465 26.92 308.122 837.634 1219.48 1219.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.001024 1024 150 1024 12672 0.800768 0.77824 8.70646 51.1917 61.5525 61.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.001024 2048 50 256 18000 1.36602 5.57261 52.3827 59.364 59.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 3.2e-05 512 180 384 442368 38.1119 13.0459 73.1015 408.077 532.576 532.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000512 512 170 320 24192 1.59645 0.808096 3.41888 41.0148 46.967 47.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 840 0.001024 4096 310 704 11376 2.7223 60.4186 104.778 167.969 168.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 400 6.4e-05 4096 115 4480 101376 183.525 55.1915 1426.04 1656.75 3321.7 3321.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 3.2e-05 4096 130 18048 559872 374.834 201.202 29210.7 5778.25 35566.1 35567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 0.000128 4096 230 6272 128160 23.0933 28.373 2101.91 838.165 2991.62 2991.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 3.2e-05 4096 480 3584 540672 215.141 128.095 5129.31 3811.25 9284.08 9284.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 3.2e-05 1024 140 704 586752 46.6507 26.8716 271.419 836.547 1181.65 1181.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 0.001024 1024 150 1024 12288 0.798656 0.782112 7.52461 50.0754 59.2538 59.3211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.001024 2048 50 256 17856 1.36237 4.95792 52.1195 58.485 58.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 3.2e-05 512 180 384 442368 38.8907 13.1302 64.304 412.217 528.784 528.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000512 512 170 320 24576 1.60598 0.821472 3.16272 42.7504 48.4725 48.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 840 0.001024 4096 310 704 11328 2.73222 60.4099 104.776 167.964 168.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 400 6.4e-05 4096 115 4480 98304 183.477 54.9272 1221.36 1648.74 3108.71 3108.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 3.2e-05 4096 130 18048 559104 374.597 201.585 25618.5 5776.2 31972 31973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 0.000128 4096 230 6272 127872 23.0552 28.3199 1839.49 837.291 2728.24 2728.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 3.2e-05 4096 480 3584 541440 215.408 128.257 4556.42 3815.37 8715.73 8715.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1580 3.2e-05 1024 140 704 583680 46.6199 26.8456 239.946 846.787 1160.36 1160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 0.001024 1024 150 1024 12480 0.79984 0.765824 6.96496 51.2183 59.8215 59.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.001024 2048 50 256 17760 1.35725 4.51002 52.0412 57.9513 58.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 3.2e-05 512 180 384 430080 40.0173 13.1469 55.6715 412.645 521.722 521.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000512 512 170 320 23040 1.64515 0.82016 3.00077 42.7543 48.3527 48.4608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 840 0.001024 4096 310 704 11280 2.72394 59.8765 104.88 167.524 167.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 400 6.4e-05 4096 115 4480 99840 194.618 55.0216 1096.03 1650.58 2996.43 2996.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 3.2e-05 4096 130 18048 558720 378.107 202.071 22749.2 5814.62 29145.1 29146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 0.000128 4096 230 6272 127680 23.1003 28.3732 1633.28 838.943 2523.78 2523.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 3.2e-05 4096 480 3584 542528 215.539 128.354 10592.8 3808.46 14745.5 14745.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 3.2e-05 1024 140 704 588672 46.7187 26.944 563.251 837.624 1474.7 1474.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.001024 1024 150 1024 12768 0.800768 0.776576 15.8311 51.1787 68.6596 68.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.001024 2048 50 256 18088 1.36758 9.45152 52.3799 63.242 63.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 3.2e-05 512 180 384 451584 39.3064 13.3775 133.555 418.311 604.79 604.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000512 512 170 320 25088 1.62118 0.832992 5.95011 42.4779 51.0139 51.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.001024 4096 310 704 11480 2.73418 33.6705 104.856 141.305 141.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 400 6.4e-05 4096 115 4480 105728 183.975 55.718 2698.89 1672.7 4611.48 4611.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 3.2e-05 4096 130 18048 560000 376.011 202.016 52827.4 5775.05 59181.5 59182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 0.000128 4096 230 6272 128240 23.1683 28.3792 3800.96 837.748 4690.33 4690.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 3.2e-05 4096 480 3584 542080 215.463 128.247 6781.07 3796.48 10921.5 10921.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 3.2e-05 1024 140 704 587776 46.5921 26.9009 358.14 856.735 1288.52 1288.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.001024 1024 150 1024 12544 0.80032 0.772096 10.2039 50.0793 61.9282 61.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.001024 2048 50 256 18032 1.36586 6.30141 52.4266 60.1349 60.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 3.2e-05 512 180 384 444416 38.9478 13.1851 85.1129 413.915 551.401 551.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000512 512 170 320 24192 1.61952 0.821376 3.93187 42.8709 49.3777 49.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.001024 4096 310 704 11424 2.72646 21.7354 104.951 129.456 129.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 400 6.4e-05 4096 115 4480 103936 184.051 55.6708 1698.85 1674.59 3613.36 3613.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 3.2e-05 4096 130 18048 560000 374.858 201.646 33945.1 5792.67 40315.4 40316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 0.000128 4096 230 6272 128128 23.0807 28.3628 2445.93 838.983 3336.43 3336.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 3.2e-05 4096 480 3584 541632 215.173 128.143 5735.26 3805.79 9884.65 9884.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 3.2e-05 1024 140 704 585984 46.7321 26.9247 304.13 836.644 1214.59 1214.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.001024 1024 150 1024 12432 0.798592 0.76832 8.6665 49.9761 60.2833 60.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.001024 2048 50 256 17976 1.3673 5.58736 52.3793 59.3755 59.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 3.2e-05 512 180 384 451584 39.3038 13.9067 73.1597 418.396 545.002 545.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000512 512 170 320 22848 1.61178 0.796672 3.09843 41.6196 47.2608 47.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.001024 4096 310 704 11256 2.71344 17.8325 104.261 124.85 124.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 400 6.4e-05 4096 115 4480 102144 185.311 55.7179 1417.25 1673.35 3331.82 3331.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 3.2e-05 4096 130 18048 559104 375.98 201.725 28717.8 5775.09 35071.7 35072.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 0.000128 4096 230 6272 128016 23.1457 28.3847 2067.26 837.264 2956.13 2956.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 3.2e-05 4096 480 3584 541184 214.861 128.003 5013.81 3793.2 9150.16 9150.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 3.2e-05 1024 140 704 587776 46.5617 26.8715 268.873 837.548 1180.01 1180.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.001024 1024 150 1024 12544 0.802816 0.775136 7.62192 51.2828 60.5548 60.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.001024 2048 50 256 17920 1.36797 4.64896 52.4294 58.4902 58.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 3.2e-05 512 180 384 430080 38.4703 13.0332 61.5877 404.411 517.743 517.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000512 512 170 320 23296 1.59846 0.799072 3.12288 40.4869 46.1368 46.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 840 0.001024 4096 310 704 11200 2.71565 54.3164 104.362 161.438 161.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 400 6.4e-05 4096 115 4480 100352 183.155 55.0527 1213.77 1656.04 3108.21 3108.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 3.2e-05 4096 130 18048 559104 374.281 201.584 25201.5 5783.19 31561.6 31562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 0.000128 4096 230 6272 127680 23.0261 28.3095 1808.98 838.372 2698.76 2698.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 3.2e-05 4096 480 3584 539840 216.04 128.238 4442.41 3805.76 8592.72 8592.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 3.2e-05 1024 140 704 586880 46.6032 26.9046 238.976 835.661 1148.3 1148.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.001024 1024 150 1024 12320 0.799424 0.766528 6.8575 49.978 58.476 58.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.001024 2048 50 256 17640 1.35395 4.10752 51.7827 57.2862 57.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 3.2e-05 512 180 384 430080 39.4289 13.0756 54.9015 408.863 516.506 516.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000512 512 170 320 22400 1.65418 0.813664 2.67514 42.2356 47.5092 47.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 840 0.001024 4096 310 704 11200 2.72042 52.7114 104.572 160.046 160.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 400 6.4e-05 4096 115 4480 98560 182.517 54.7144 1061.63 1635.55 2934.6 2934.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 3.2e-05 4096 130 18048 557760 378.102 201.397 22208.1 5792.29 28580.9 28581.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 0.000128 4096 230 6272 127680 23.1775 28.3843 1596.03 836.691 2484.36 2484.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 3.2e-05 4096 480 3584 542720 214.768 128.082 10534.7 3812.47 14690.3 14690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 3.2e-05 1024 140 704 588800 46.5423 26.8841 563.944 838.585 1476.11 1476.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.001024 1024 150 1024 12800 0.803168 0.786432 15.9209 51.3289 68.9137 68.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.001024 2048 50 256 18112 1.3703 9.61331 52.5161 63.5422 63.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 3.2e-05 512 180 384 450560 39.2256 13.3311 134.505 418.05 605.347 605.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000512 512 170 320 25088 1.61405 0.830464 6.09014 43.5094 52.1708 52.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.001024 4096 310 704 11456 2.72794 33.0486 104.879 140.7 140.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 6.4e-05 4096 115 4480 104448 183.681 55.5288 2637.89 1671.68 4548.97 4549.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 3.2e-05 4096 130 18048 560128 374.609 201.646 50833.9 5782.03 57193.3 57194.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 0.000128 4096 230 6272 128256 23.0604 28.3361 3759.62 838.823 4649.92 4649.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 3.2e-05 4096 480 3584 542720 214.91 128.065 7086.97 3811.12 11241.3 11241.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 3.2e-05 1024 140 704 587776 46.5559 26.9333 376.595 838.15 1288.39 1288.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.001024 1024 150 1024 12544 0.797664 0.77664 10.422 49.9969 62.0683 62.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.001024 2048 50 256 18048 1.36867 6.74202 52.4736 60.627 60.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 3.2e-05 512 180 384 442368 39.9303 13.3258 88.0335 417.735 559.263 559.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000512 512 170 320 24576 1.62938 0.8336 4.22192 42.4188 49.2373 49.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.001024 4096 310 704 11392 2.72205 22.8283 104.791 130.386 130.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 400 6.4e-05 4096 115 4480 102400 184.285 55.5355 1731.51 1670.64 3642.17 3642.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 3.2e-05 4096 130 18048 560128 374.468 201.14 33009.3 5780.08 39366 39366.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 0.000128 4096 230 6272 128000 23.0447 28.3259 2489.37 837.275 3378.09 3378.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 3.2e-05 4096 480 3584 540672 215.167 128.109 5870.11 3792.41 10006.1 10006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 3.2e-05 1024 140 704 586752 46.6557 26.8671 311.248 836.669 1221.59 1221.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.001024 1024 150 1024 12288 0.798464 0.776192 8.54749 50.0803 60.2738 60.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.001024 2048 50 256 17856 1.36262 5.67091 52.1212 59.1964 59.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 3.2e-05 512 180 384 442368 38.8778 13.1222 73.2145 412.231 537.686 537.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000512 512 170 320 24576 1.60547 0.82288 3.59136 42.7015 48.8544 48.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.001024 4096 310 704 11328 2.7225 18.8088 104.774 126.349 126.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 400 6.4e-05 4096 115 4480 98304 183.471 54.924 1376.69 1648.77 3264.05 3264.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 3.2e-05 4096 130 18048 559104 374.553 201.513 27226.4 5776.34 33579.8 33580.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 0.000128 4096 230 6272 127872 23.0403 28.3303 2071.85 837.388 2960.69 2960.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 3.2e-05 4096 480 3584 542720 214.956 128.073 5404.21 3791.85 9539.39 9539.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 3.2e-05 1024 140 704 585728 46.5821 26.831 287.522 835.239 1196.33 1196.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.001024 1024 150 1024 12288 0.79296 0.761856 7.97558 49.8212 59.4243 59.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.001024 2048 50 256 17920 1.37216 5.62301 52.4566 59.4933 59.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 3.2e-05 512 180 384 425984 41.4405 13.3204 65.1639 417.895 538.057 538.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000512 512 170 320 22528 1.57923 0.78032 3.18928 41.1268 46.8096 46.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.001024 4096 310 704 11264 2.72998 18.1801 104.758 125.712 125.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 400 6.4e-05 4096 115 4480 98304 186.528 55.5501 1264.68 1670.7 3177.66 3177.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 3.2e-05 4096 130 18048 559104 378.523 202.705 24347 5821.6 30750.9 30751.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 0.000128 4096 230 6272 127488 23.067 28.3139 1879.53 836.152 2767.14 2767.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 3.2e-05 4096 480 3584 542720 214.707 128.137 4984.49 3796.57 9124.2 9124.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 3.2e-05 1024 140 704 588800 46.5108 26.9043 266.327 838.89 1178.79 1178.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.001024 1024 150 1024 12160 0.804704 0.786432 7.30499 51.3258 60.2945 60.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.001024 2048 50 256 17600 1.35149 5.31024 51.8267 58.5329 58.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 3.2e-05 512 180 384 409600 41.9538 13.1354 57.9947 412.679 526.005 526.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000512 512 170 320 23040 1.65053 0.827392 3.30941 42.8117 48.7328 48.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 840 0.001024 4096 310 704 11200 2.72589 50.1732 104.867 157.808 157.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 400 6.4e-05 4096 115 4480 92160 186.591 54.9517 1090.54 1650.87 2983.14 2983.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 3.2e-05 4096 130 18048 558080 382.464 203.705 22309.6 5869.19 28766.1 28767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 0.000128 4096 230 6272 127360 23.0748 28.3344 1727.38 836.653 2615.52 2615.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 3.2e-05 4096 480 3584 540672 215.207 128.146 4693.36 3813.5 8850.49 8850.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 3.2e-05 1024 140 704 583680 46.4028 26.7399 250.942 832.888 1157.14 1157.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.001024 1024 150 1024 11520 0.776128 0.745312 6.72355 49.3124 57.6297 57.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.001024 2048 50 256 17664 1.36349 4.53632 52.1234 58.0662 58.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 3.2e-05 512 180 384 393216 40.2925 12.8188 53.0684 395.894 502.32 502.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000512 512 170 320 21504 1.6097 0.78064 2.97987 39.3623 44.8691 44.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 840 0.001024 4096 310 704 11136 2.7303 49.2112 104.778 156.765 156.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 400 6.4e-05 4096 115 4480 98304 183.552 54.956 1095.6 1649.84 2984.15 2984.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 3.2e-05 4096 130 18048 559104 375.38 204.184 20448.3 5806.94 26836 26836.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 0.000128 4096 230 6272 126720 23.0327 28.3031 1607.42 845.473 2504.31 2504.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1790 3.2e-05 4096 480 3584 540544 217.06 128.475 15596.3 3807.98 19750.1 19750.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1580 3.2e-05 1024 140 768 583680 47.3897 26.9131 926.876 838.848 1840.2 1840.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 650 0.001024 1024 150 1024 12928 0.800768 0.766048 21.3104 51.3108 74.2623 74.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 0.001024 2048 50 256 18160 1.37709 12.6566 52.5251 66.6034 66.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 3.2e-05 512 180 384 380928 46.3792 13.3703 179.868 419.382 659.244 659.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000512 512 170 384 23680 1.6513 0.831808 8.88166 44.5276 56.0188 56.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 840 0.001024 4096 310 768 10784 2.73613 62.8367 104.913 170.528 170.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 400 6.4e-05 4096 115 4480 106496 183.276 55.6314 2346.48 1677.01 4262.59 4262.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1040 3.2e-05 4096 130 18048 559616 377.375 202.817 45776.8 5810.26 52168.4 52169.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1050 0.000128 4096 230 6272 128352 23.1224 28.3791 3297.32 838.994 4187.9 4187.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 3.2e-05 4096 480 3584 540416 215.83 128.357 10217.4 3805.2 14367 14367.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1580 3.2e-05 1024 140 768 583168 46.8142 26.9737 578.978 837.727 1490.66 1490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 0.001024 1024 150 1024 12864 0.798848 0.784608 15.4195 51.2578 68.334 68.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.001024 2048 50 256 18144 1.37517 9.29958 52.4697 63.1886 63.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 3.2e-05 512 180 384 376832 46.205 13.3189 115.13 417.614 592.511 592.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000512 512 170 384 23552 1.64432 0.832896 6.36989 43.6797 52.6611 52.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 840 0.001024 4096 310 768 10752 2.73107 54.2252 104.726 161.728 161.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 400 6.4e-05 4096 115 4480 106496 183.038 55.6003 2616.5 1675.51 4530.84 4531.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 3.2e-05 4096 130 18048 559616 376.563 202.631 51167.3 5805.1 57552.7 57553.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 0.000128 4096 230 6272 128256 23.0365 28.3257 3680.18 838.032 4569.65 4569.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 3.2e-05 4096 480 3584 540160 216.314 128.424 6600.35 3826.68 10772 10772.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1580 3.2e-05 1024 140 768 582656 46.9444 26.8787 375.565 838.54 1288.09 1288.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 0.001024 1024 150 1024 12800 0.80176 0.78784 9.84861 51.3278 62.8362 62.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.001024 2048 50 256 18112 1.37318 6.29491 52.5145 60.2233 60.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 3.2e-05 512 180 384 376832 46.2486 13.3276 78.6604 417.999 556.474 556.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000512 512 170 384 23552 1.65267 0.82944 4.37917 42.6658 49.6567 49.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 840 0.001024 4096 310 768 10688 2.72794 53.5551 104.645 160.972 161.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 400 6.4e-05 4096 115 4480 104448 183.763 55.5418 1660.32 1671.48 3571.29 3571.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 3.2e-05 4096 130 18048 559104 378.02 203.017 33011.2 5819.88 39413.2 39414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 0.000128 4096 230 6272 128256 23.0666 28.3351 2374 838.904 3264.38 3264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 3.2e-05 4096 480 3584 539904 215.854 128.338 5389.43 3825.99 9559.89 9560.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1580 3.2e-05 1024 140 768 582144 46.8918 26.869 385.033 837.317 1296.27 1296.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 0.001024 1024 150 1024 12672 0.800736 0.761792 8.08336 51.2815 60.9992 61.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.001024 2048 50 256 18048 1.37488 5.20512 52.4247 59.048 59.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 3.2e-05 512 180 384 368640 45.8338 13.1301 63.0415 412.637 534.884 535.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000512 512 170 384 23040 1.64128 0.819008 3.56301 42.6579 48.8116 48.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 840 0.001024 4096 310 768 10656 2.71805 53.6083 104.649 161.019 161.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 400 6.4e-05 4096 115 4480 104448 182.693 55.3514 1356.87 1666.17 3261.27 3261.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 3.2e-05 4096 130 18048 559104 376.768 202.425 26986.5 5810.18 33376.9 33377.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 0.000128 4096 230 6272 128064 23.0389 28.3219 1939.09 838.613 2829.14 2829.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 3.2e-05 4096 480 3584 539648 216.673 128.532 4812.18 3826.55 8984.2 8984.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1580 3.2e-05 1024 140 768 581632 47.096 26.8971 412.095 837.861 1324.11 1324.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 0.001024 1024 150 1024 12544 0.798144 0.755712 7.34534 49.9937 58.9634 59.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.001024 2048 50 256 18048 1.37264 5.12499 52.466 59.0076 59.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 3.2e-05 512 180 384 376832 46.2628 13.3288 57.3121 417.69 534.848 535.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.000512 512 170 384 23552 1.65472 0.831552 3.7025 43.5189 49.8396 49.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 840 0.001024 4096 310 768 10624 2.72566 53.9507 104.563 161.284 161.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 400 6.4e-05 4096 115 4480 102400 184.307 55.5295 1191.3 1685.21 3116.55 3116.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 3.2e-05 4096 130 18048 559104 378.062 202.646 24133.8 5817.36 30532.9 30533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 0.000128 4096 230 6272 128000 23.0646 28.33 1731.63 836.974 2620.08 2620.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 3.2e-05 4096 480 3584 540160 216.062 128.456 4405.97 3827.92 8578.69 8578.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1580 3.2e-05 1024 140 768 581120 47.0624 26.8895 399.285 858.207 1333.77 1333.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 0.001024 1024 150 1024 12480 0.79488 0.758848 7.26416 50.0581 58.947 59.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.001024 2048 50 256 17920 1.36282 4.69002 52.2531 58.3503 58.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 3.2e-05 512 180 384 368640 45.844 13.1256 52.2298 412.571 524.019 524.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000512 512 170 384 23040 1.64454 0.8192 3.65203 41.6845 47.9295 48.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 840 0.001024 4096 310 768 10560 2.72589 53.2145 104.477 160.46 160.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 400 6.4e-05 4096 115 4480 102400 184.631 55.5787 1089.96 1677.52 3007.89 3008.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 3.2e-05 4096 130 18048 559360 376.938 202.499 21955.5 5814.03 28350.1 28350.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 0.000128 4096 230 6272 127680 23.0361 28.3218 1570.23 837.516 2459.18 2459.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 3.2e-05 4096 480 3584 539136 216.05 128.302 4066.97 3819.81 8231.42 8231.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1580 3.2e-05 1024 140 768 580608 47.1399 26.8698 379.525 836.813 1290.51 1290.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 0.001024 1024 150 1024 12288 0.79536 0.766528 6.33306 50.0821 58.0481 58.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.001024 2048 50 256 17856 1.36416 3.89261 52.1236 57.4229 57.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 3.2e-05 512 180 384 368640 45.8764 13.1297 48.0251 412.349 519.637 519.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.000512 512 170 384 23040 1.64787 0.819744 7.42445 42.7036 52.7249 52.8253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 840 0.001024 4096 310 768 10560 2.72096 53.2978 104.559 160.619 160.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 400 6.4e-05 4096 115 4480 98304 183.486 54.9455 966.213 1648.79 2853.64 2853.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 3.2e-05 4096 130 18048 557568 379.826 203.638 20309.5 5833.89 26728 26728.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 0.000128 4096 230 6272 127872 23.0542 28.3459 1459.59 837.331 2348.4 2348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 3.2e-05 4096 480 3584 537600 217.042 128.59 3798.32 3828.84 7973.07 7973.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1580 3.2e-05 1024 140 768 580608 47.0736 26.8732 371.188 836.926 1282.22 1282.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 0.001024 1024 150 1024 12544 0.802752 0.761632 5.85136 51.2623 58.7499 58.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 0.001024 2048 50 256 17920 1.36624 4.2496 52.3873 58.0452 58.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 3.2e-05 512 180 384 344064 46.6632 13.0316 42.0968 404.083 506.137 506.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.000512 512 170 384 21504 1.63773 0.799808 7.10125 41.5241 51.1879 51.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 840 0.001024 4096 310 768 10528 2.71997 53.0456 104.575 160.384 160.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 400 6.4e-05 4096 115 4480 100352 193.34 55.0523 925.632 1654.88 2829.11 2829.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 3.2e-05 4096 130 18048 557312 380.406 204.135 18965.9 5845.93 25397.4 25398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 0.000128 4096 230 6272 127680 23.0236 28.3172 1361.08 837.625 2250.13 2250.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 3.2e-05 4096 480 3584 538624 217.375 128.75 3622.53 3827.4 7796.33 7796.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1580 3.2e-05 1024 140 768 577536 47.1645 26.822 357.007 837.971 1269.13 1269.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 0.001024 1024 150 1024 12288 0.794688 0.747456 5.52755 49.8184 56.9637 57.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 0.001024 2048 50 256 17920 1.37072 4.62157 52.4577 58.4918 58.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 3.2e-05 512 180 384 360448 47.8508 13.3269 42.4986 417.697 521.63 521.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.000512 512 170 384 20480 1.6287 0.782016 6.90131 42.1801 51.6198 51.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 840 0.001024 4096 310 768 10496 2.72384 52.2342 104.54 159.541 159.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 400 6.4e-05 4096 115 4480 98304 186.466 55.554 864.53 1670.8 2777.55 2777.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1040 3.2e-05 4096 130 18048 559104 378.498 202.734 18121.4 5821.8 24525.5 24526.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 0.000128 4096 230 6272 127488 23.0523 28.3214 1293.2 836.137 2180.79 2180.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1790 3.2e-05 4096 480 3600 539392 216.43 128.274 14816 3854.72 19015.7 19015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1580 3.2e-05 1024 140 720 580608 47.4756 26.864 883.629 862.753 1820.89 1821.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 0.001024 1024 150 1020 12544 0.803872 0.759808 5.20266 51.5078 58.3431 58.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 0.001024 2048 50 240 17920 1.36733 12.7037 52.6661 66.78 66.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 880 3.2e-05 512 180 420 430080 38.7451 13.0397 193.954 425.652 671.639 671.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000512 512 170 360 23296 1.5976 0.800768 8.67133 42.3305 53.5287 53.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 840 0.001024 4096 310 720 10976 2.71216 48.7977 105.06 156.616 156.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 400 6.4e-05 4096 115 4500 100352 186.879 55.0581 856.668 1670.69 2769.48 2769.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 3.2e-05 4096 130 18060 559104 374.31 201.606 17672.3 5845.94 24108.9 24109.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1050 0.000128 4096 230 6300 127232 23.0208 28.3239 1273.66 845.71 2170.79 2170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 3.2e-05 4096 480 3584 541184 215.54 127.972 14589.4 3811.93 18745.1 18745.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1580 3.2e-05 1024 140 704 587776 46.9756 26.8644 818.704 837.332 1730.03 1730.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 0.001024 1024 150 1024 12544 0.79792 0.765696 5.41229 51.2845 58.332 58.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 0.001024 2048 50 256 17920 1.3735 12.8795 52.4245 66.7189 66.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 880 3.2e-05 512 180 384 430080 38.7184 13.0295 140.807 404.362 597.155 597.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000512 512 170 320 23296 1.59498 0.801568 7.46896 41.9938 51.9838 52.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 840 0.001024 4096 310 704 11200 2.72272 49.2784 104.35 156.394 156.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 400 6.4e-05 4096 115 4480 100352 183.199 55.0473 847.602 1656.1 2742.14 2742.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 3.2e-05 4096 130 18048 559104 374.253 201.61 17406.1 5782.88 23765.9 23766.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1050 0.000128 4096 230 6272 127680 23.0441 28.3211 1246.86 838.388 2136.69 2136.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1790 3.2e-05 4096 480 3600 539840 216.79 128.231 15107.2 3787.66 19240.2 19240.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1580 3.2e-05 1024 140 700 582400 47.3069 26.9036 852.04 835.5 1761.91 1762.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 0.001024 1024 150 1000 12320 0.802528 0.752416 5.10666 49.9859 56.7189 56.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 0.001024 2048 50 250 17920 1.37856 13.3142 52.4484 67.1833 67.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 880 3.2e-05 512 180 400 430080 39.6648 13.0749 172.823 408.868 634.671 634.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000512 512 170 350 24640 1.59722 0.815808 8.83587 41.7119 53.0926 53.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 840 0.001024 4096 310 700 11200 2.7289 49.1323 104.32 156.225 156.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 400 6.4e-05 4096 115 4500 89600 186.809 54.7119 779.15 1635.55 2656.4 2656.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 3.2e-05 4096 130 18050 557760 378.15 201.375 17814.6 5792.14 24187.4 24188.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1050 0.000128 4096 230 6250 127680 23.201 28.3719 1279.72 836.675 2168.04 2168.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1790 3.2e-05 4096 480 3600 539840 216.874 128.242 14934 3809.68 19089.1 19089.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1580 3.2e-05 1024 140 672 582400 47.2823 26.8978 854.997 836.093 1765.43 1765.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 650 0.001024 1024 150 1008 12320 0.796832 0.75296 6.97933 50.0118 58.6133 58.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 0.001024 2048 50 240 17920 1.3704 12.0709 52.3501 65.8342 65.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 880 3.2e-05 512 180 384 430080 39.6695 13.0746 185.012 409.158 647.157 647.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000512 512 170 336 22400 1.65174 0.815104 7.8384 43.0408 53.4706 53.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 0.001024 4096 310 720 10920 2.71904 48.8604 104.114 155.735 155.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 400 6.4e-05 4096 115 4464 89600 186.767 54.7039 769.058 1636.84 2647.56 2647.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 3.2e-05 4096 130 18048 557760 378.137 201.339 17695.9 5796.31 24072.8 24073.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1050 0.000128 4096 230 6288 127680 23.1859 28.3812 1279.2 837.254 2168.1 2168.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1790 3.2e-05 4096 480 3584 542720 215.912 128.06 14762.1 3814.02 18920.3 18920.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1580 3.2e-05 1024 140 672 591872 46.7683 26.882 813.019 838.664 1725.5 1725.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 650 0.001024 1024 150 992 13056 0.795552 0.761504 22.743 50.0206 74.3956 74.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 0.001024 2048 50 224 18176 1.37421 11.8082 52.4138 65.6396 65.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 880 3.2e-05 512 180 384 475136 37.2369 13.3196 199.787 418.082 668.673 668.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000512 512 170 320 25600 1.60198 0.833536 8.18646 44.794 55.5438 55.6517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 0.001024 4096 310 704 11392 2.73478 47.9189 104.882 155.581 155.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 400 6.4e-05 4096 115 4480 102400 184.375 55.5274 1012.89 1672.19 2925.17 2925.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 3.2e-05 4096 130 18048 560128 374.667 201.082 20604.6 5784.62 26966.1 26967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1050 0.000128 4096 230 6272 128000 23.0707 28.3238 1482.95 837.771 2372.19 2372.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 3.2e-05 4096 480 3584 537600 215.88 128.186 6089.98 3817.44 10251.8 10252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1580 3.2e-05 1024 140 672 583680 46.6519 26.817 1063.57 835.671 1972.87 1973.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 650 0.001024 1024 150 992 11520 0.774144 0.720896 8.00192 49.2071 58.7781 58.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 880 0.001024 2048 50 224 17760 1.36566 17.2173 52.234 70.8598 70.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 880 3.2e-05 512 180 384 430080 40.0397 13.1488 195.81 412.789 662.029 662.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 0.000512 512 170 320 23040 1.65117 0.833216 10.4735 42.9522 56.0367 56.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 840 0.001024 4096 310 704 11040 2.73251 69.0499 104.864 176.688 176.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 400 6.4e-05 4096 115 4480 92160 186.505 55.0048 1366.68 1651.89 3260.28 3260.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 3.2e-05 4096 130 18048 556800 377.759 201.886 30504.4 5814.14 36899.3 36900.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1050 0.000128 4096 230 6272 126720 23.0339 28.3562 2182 837.519 3070.99 3071.06
