INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:58]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:60]
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:62]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:104]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:110]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd:47]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sources_1/new/ALU.vhd' ignored due to errors
