<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>EDMA3 Driver: EDMA3_DRV_PaRAMRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_DRV_PaRAMRegs Struct Reference<br>
<small>
[<a class="el" href="group__Edma3DrvTransferSetupOpt.html">EDMA3 Driver Optional Setup for EDMA</a>]</small>
</h1><!-- doxytag: class="EDMA3_DRV_PaRAMRegs" -->EDMA3 Parameter RAM Set in User Configurable format.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="edma3__drv_8h_source.html">edma3_drv.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#32d762dd945673da57fc34f633d078a0">opt</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8ac1ab47f33fd6834ed4b378a33faf13"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcAddr" ref="8ac1ab47f33fd6834ed4b378a33faf13" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#8ac1ab47f33fd6834ed4b378a33faf13">srcAddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8b1127bdb0fa8d104a2bdab4c629620"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::aCnt" ref="a8b1127bdb0fa8d104a2bdab4c629620" args="" -->
volatile unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#a8b1127bdb0fa8d104a2bdab4c629620">aCnt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes in each Array (ACNT). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0311c99486c3c8c3ae20751289256ac0"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::bCnt" ref="0311c99486c3c8c3ae20751289256ac0" args="" -->
volatile unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#0311c99486c3c8c3ae20751289256ac0">bCnt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Arrays in each Frame (BCNT). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6e8b9889c9d5d9c60961dd1e40330b40"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destAddr" ref="6e8b9889c9d5d9c60961dd1e40330b40" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#6e8b9889c9d5d9c60961dd1e40330b40">destAddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="47d95d95fa2d572116180de42eae6d33"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcBIdx" ref="47d95d95fa2d572116180de42eae6d33" args="" -->
volatile short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#47d95d95fa2d572116180de42eae6d33">srcBIdx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consec. arrays of a Source Frame (SRCBIDX) If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="20c505ef21d1c7f1f3c4a7309488ed9c"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destBIdx" ref="20c505ef21d1c7f1f3c4a7309488ed9c" args="" -->
volatile short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#20c505ef21d1c7f1f3c4a7309488ed9c">destBIdx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consec. arrays of a Destination Frame (DSTBIDX) If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9a90c589c5d20e363b8cd9a64732009e"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::linkAddr" ref="9a90c589c5d20e363b8cd9a64732009e" args="" -->
volatile unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#9a90c589c5d20e363b8cd9a64732009e">linkAddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address for linking (AutoReloading of a PaRAM Set) This must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking Linking is especially useful for use with ping-pong buffers and circular buffers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="877333b51a48685e71608f3d65856049"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::bCntReload" ref="877333b51a48685e71608f3d65856049" args="" -->
volatile unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#877333b51a48685e71608f3d65856049">bCntReload</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reload value of the numArrInFrame (BCNT) Relevant only for A-sync transfers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="cceb3dbc415f63ee4974c9f3a11a11c6"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::srcCIdx" ref="cceb3dbc415f63ee4974c9f3a11a11c6" args="" -->
volatile short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#cceb3dbc415f63ee4974c9f3a11a11c6">srcCIdx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Source Block (SRCCIDX). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0a4d37d7b9a0025f7285d3d788635761"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::destCIdx" ref="0a4d37d7b9a0025f7285d3d788635761" args="" -->
volatile short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#0a4d37d7b9a0025f7285d3d788635761">destCIdx</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Dest Block (DSTCIDX). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="675509d3b2db629f66cf296ef0498c7d"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::cCnt" ref="675509d3b2db629f66cf296ef0498c7d" args="" -->
volatile unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__PaRAMRegs.html#675509d3b2db629f66cf296ef0498c7d">cCnt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Frames in a block (CCNT). <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
EDMA3 Parameter RAM Set in User Configurable format. 
<p>
This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual fields <hr><h2>Field Documentation</h2>
<a class="anchor" name="32d762dd945673da57fc34f633d078a0"></a><!-- doxytag: member="EDMA3_DRV_PaRAMRegs::opt" ref="32d762dd945673da57fc34f633d078a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile unsigned int <a class="el" href="structEDMA3__DRV__PaRAMRegs.html#32d762dd945673da57fc34f633d078a0">EDMA3_DRV_PaRAMRegs::opt</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPT field of PaRAM Set 
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="edma3__drv_8h_source.html">edma3_drv.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jul 7 19:18:48 2009 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
