
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>complex_mul Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="complex-mul-source-file">
<span id="complex-mul-source"></span><h1>complex_mul Source File<a class="headerlink" href="#complex-mul-source-file" title="Permalink to this headline">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="c1">// Complex number multiplication, as in</span>
<span class="linenos"> 4</span><span class="c1">//   (a+ib)*(c+id) = (a*c-b*d)+i(a*d+b*c).</span>
<span class="linenos"> 5</span><span class="c1">// All the complex numbers are IQ-serialized, such that port x</span>
<span class="linenos"> 6</span><span class="c1">// carries a+ib, port y carries c+id, and port z carries the result.</span>
<span class="linenos"> 7</span>
<span class="linenos"> 8</span><span class="c1">// It produces up to one answer every two clock cycles.</span>
<span class="linenos"> 9</span><span class="c1">// The 18-bit inputs and output are assumed scaled to [-1,1).</span>
<span class="linenos">10</span>
<span class="linenos">11</span><span class="c1">// This module uses two 18-bit signed hardware multipliers,</span>
<span class="linenos">12</span><span class="c1">// and can clock at over 100 MHz in Spartan-6.</span>
<span class="linenos">13</span>
<span class="linenos">14</span><span class="c1">// It&#39;s pretty easy to ask for results that would overflow the representable</span>
<span class="linenos">15</span><span class="c1">// numbers; an extreme case is (1+i)*(1-i) = 2.  All such results get</span>
<span class="linenos">16</span><span class="c1">// saturated to the maximum representable positive or negative number.</span>
<span class="linenos">17</span>
<span class="linenos">18</span><span class="c1">// A second copy of the result with no rounding error is also provided</span>
<span class="linenos">19</span><span class="c1">// in z_all.  Using both outputs will consume more FPGA resources than</span>
<span class="linenos">20</span><span class="c1">// using either one alone.</span>
<span class="linenos">21</span>
<span class="linenos">22</span><span class="c1">// Output results are delayed four cycles from the input.</span>
<span class="linenos">23</span><span class="c1">// The gate_out port is nothing more or less than the gate_in</span>
<span class="linenos">24</span><span class="c1">// port, delayed four cycles.  Only the iq control is used to control</span>
<span class="linenos">25</span><span class="c1">// the data paths inside this module.</span>
<span class="linenos">26</span>
<span class="linenos">27</span><span class="k">module</span><span class="w"> </span><span class="n">complex_mul</span><span class="w"> </span><span class="p">#(</span><span class="w"></span>
<span class="linenos">28</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">aw</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">18</span><span class="p">)</span><span class="w"></span>
<span class="linenos">29</span><span class="p">(</span><span class="w"></span>
<span class="linenos">30</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">  </span><span class="c1">// Rising edge clock input; all logic is synchronous in this domain</span>
<span class="linenos">31</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">gate_in</span><span class="p">,</span><span class="w">  </span><span class="c1">// Flag marking input data valid</span>
<span class="linenos">32</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x</span><span class="p">,</span><span class="w">  </span><span class="c1">// Multiplicand, signed, time-interleaved real and imaginary</span>
<span class="linenos">33</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">y</span><span class="p">,</span><span class="w">  </span><span class="c1">// Multiplicand, signed, time-interleaved real and imaginary</span>
<span class="linenos">34</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">iq</span><span class="p">,</span><span class="w">  </span><span class="c1">// Flag marking the real (I) part of the complex pair</span>
<span class="linenos">35</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">z</span><span class="p">,</span><span class="w">  </span><span class="c1">// Result</span>
<span class="linenos">36</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">z_all</span><span class="p">,</span><span class="w">  </span><span class="c1">// Result</span>
<span class="linenos">37</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">gate_out</span><span class="w">  </span><span class="c1">// Delayed version of gate_in</span>
<span class="linenos">38</span><span class="p">);</span><span class="w"></span>
<span class="linenos">39</span>
<span class="linenos">40</span><span class="c1">// Flow-through vector multiplier</span>
<span class="linenos">41</span><span class="c1">// x, y, and z are interleaved I-Q complex numbers</span>
<span class="linenos">42</span><span class="c1">// iq set high for I, low for Q at input, a pair is I followed by Q.</span>
<span class="linenos">43</span><span class="c1">// Assumes there is some guarantee that you will never multiply two</span>
<span class="linenos">44</span><span class="c1">// full-scale negative values together.</span>
<span class="linenos">45</span>
<span class="linenos">46</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">iq_sr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">47</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">iq_sr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">iq_sr</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">iq</span><span class="p">};</span><span class="w"></span>
<span class="linenos">48</span>
<span class="linenos">49</span><span class="c1">// Keep one guard bit through the addition step.  That, and the</span>
<span class="linenos">50</span><span class="c1">// strange-looking &quot;+1&quot; below, reduces the average error offset</span>
<span class="linenos">51</span><span class="c1">// to -1/4 result bit.</span>
<span class="linenos">52</span>
<span class="linenos">53</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">x2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">y1</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">54</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">prod1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">prod2</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">55</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">prod1_d</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">prod2_d</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">56</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sumi</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">sumq</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">57</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">m2mux</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iq_sr</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">x2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">x</span><span class="p">;</span><span class="w"></span>
<span class="linenos">58</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">59</span><span class="w">     </span><span class="n">x1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">x</span><span class="p">;</span><span class="w"></span>
<span class="linenos">60</span><span class="w">     </span><span class="n">x2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">x1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">61</span><span class="w">     </span><span class="n">y1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">y</span><span class="p">;</span><span class="w"></span>
<span class="linenos">62</span><span class="w">     </span><span class="n">prod1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">x</span><span class="o">*</span><span class="n">y</span><span class="p">;</span><span class="w"></span>
<span class="linenos">63</span><span class="w">     </span><span class="n">prod2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">m2mux</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">y1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">64</span><span class="w">     </span><span class="n">prod1_d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">prod1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">65</span><span class="w">     </span><span class="n">prod2_d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">prod2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">66</span><span class="w">     </span><span class="n">sumi</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">prod1_d</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">prod1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">67</span><span class="w">     </span><span class="n">sumq</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">prod2_d</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">prod2</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">68</span><span class="k">end</span><span class="w"></span>
<span class="linenos">69</span>
<span class="linenos">70</span><span class="cp">`define SAT(x,old,new) ((~|x[old:new] | &amp;x[old:new]) ? x[new:0] : {x[old],{new{~x[old]}}})</span><span class="w"></span>
<span class="linenos">71</span><span class="kt">wire</span><span class="w"> </span><span class="n">iqx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iq_sr</span><span class="p">[</span><span class="mh">3</span><span class="p">];</span><span class="w"></span>
<span class="linenos">72</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mux</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iqx</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">sumq</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">sumi</span><span class="p">;</span><span class="w"></span>
<span class="linenos">73</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="nl">aw:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">zr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">74</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mux_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">75</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[(</span><span class="n">aw</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">zsel</span><span class="o">=</span><span class="n">mux</span><span class="p">[(</span><span class="mh">2</span><span class="o">*</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="p">(</span><span class="n">aw</span><span class="o">-</span><span class="mh">2</span><span class="p">)];</span><span class="w"></span>
<span class="linenos">76</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">77</span><span class="w">     </span><span class="n">zr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`SAT</span><span class="p">(</span><span class="n">zsel</span><span class="p">,</span><span class="w"> </span><span class="n">aw</span><span class="o">+</span><span class="mh">1</span><span class="p">,</span><span class="w"> </span><span class="n">aw</span><span class="p">);</span><span class="w"></span>
<span class="linenos">78</span><span class="w">     </span><span class="n">mux_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mux</span><span class="p">;</span><span class="w"></span>
<span class="linenos">79</span><span class="k">end</span><span class="w"></span>
<span class="linenos">80</span><span class="k">assign</span><span class="w"> </span><span class="n">z</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">zr</span><span class="p">[</span><span class="nl">aw:</span><span class="mh">1</span><span class="p">];</span><span class="w"></span>
<span class="linenos">81</span><span class="k">assign</span><span class="w"> </span><span class="n">z_all</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mux_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">82</span>
<span class="linenos">83</span><span class="c1">// This gate input isn&#39;t really used, but describes the length of this</span>
<span class="linenos">84</span><span class="c1">// pipeline to let users keep track of the data flow.</span>
<span class="linenos">85</span>
<span class="linenos">86</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">gate_sr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">87</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">gate_sr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">gate_sr</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">gate_in</span><span class="p">};</span><span class="w"></span>
<span class="linenos">88</span><span class="k">assign</span><span class="w"> </span><span class="n">gate_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">gate_sr</span><span class="p">[</span><span class="mh">3</span><span class="p">];</span><span class="w"></span>
<span class="linenos">89</span>
<span class="linenos">90</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 4.4.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/complex_mul_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>