$date
	Tue Mar 11 15:22:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Register $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clock $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ r_enable $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 32 & data_in [31:0] $end
$var wire 1 $ r_enable $end
$var wire 1 % reset $end
$var reg 32 ' data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b110000 &
1%
0$
b110000 #
0"
b0 !
$end
#5000
1"
#10000
0"
0%
#15000
1"
#20000
0"
b10100101101001011010010110100101 #
b10100101101001011010010110100101 &
1$
#25000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 '
1"
#30000
0"
0$
#35000
1"
#40000
0"
b1011010010110100101101001011010 #
b1011010010110100101101001011010 &
1$
#45000
b1011010010110100101101001011010 !
b1011010010110100101101001011010 '
1"
#50000
0"
0$
#55000
1"
#60000
b0 !
b0 '
0"
1%
#65000
1"
#70000
0"
0%
#75000
1"
#80000
0"
b10010001101000101011001111000 #
b10010001101000101011001111000 &
#85000
1"
#90000
0"
