{"vcs1":{"timestamp_begin":1682326571.015206102, "rt":0.91, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682326571.963522719, "rt":1.18, "ut":0.23, "st":0.29}}
{"link":{"timestamp_begin":1682326573.165361335, "rt":2.19, "ut":0.06, "st":1.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682326570.705398669}
{"VCS_COMP_START_TIME": 1682326570.705398669}
{"VCS_COMP_END_TIME": 1682326576.156565758}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340892}}
{"stitch_vcselab": {"peak_mem": 238988}}
