// Seed: 3762517656
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output tri  id_3
    , id_6,
    input  wire id_4
);
  wire id_7;
  assign id_6 = id_0;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input tri0 id_0
    , id_9,
    output tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wire id_7
);
  supply1 id_10 = ~id_2 == id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_1,
      id_4
  );
endmodule
