=====
SETUP
-3.105
10.683
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n294_s8
7.056
8.082
SPI_MCP3202/n294_s5
8.503
9.529
SPI_MCP3202/r_DATA_7_s0
10.683
=====
SETUP
-2.565
10.143
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n293_s7
6.572
7.604
SPI_MCP3202/n293_s5
8.414
9.440
SPI_MCP3202/r_DATA_8_s0
10.143
=====
SETUP
-2.209
9.787
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n298_s6
7.382
8.414
SPI_MCP3202/n299_s5
8.425
9.451
SPI_MCP3202/r_DATA_2_s0
9.787
=====
SETUP
-2.209
9.787
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n298_s6
7.382
8.414
SPI_MCP3202/n298_s5
8.425
9.451
SPI_MCP3202/r_DATA_3_s0
9.787
=====
SETUP
-2.008
9.586
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n292_s5
7.371
8.432
SPI_MCP3202/r_DATA_9_s0
9.586
=====
SETUP
-1.902
9.123
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n257_s10
4.962
5.994
SPI_MCP3202/n257_s6
6.803
7.605
SPI_MCP3202/n257_s5
8.024
9.123
SPI_MCP3202/r_MOSI_s1
9.123
=====
SETUP
-1.884
9.462
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n294_s8
7.056
8.088
SPI_MCP3202/n295_s5
8.099
9.125
SPI_MCP3202/r_DATA_6_s0
9.462
=====
SETUP
-1.579
9.157
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.550
SPI_MCP3202/n293_s7
6.572
7.598
SPI_MCP3202/n297_s5
8.019
8.821
SPI_MCP3202/r_DATA_4_s0
9.157
=====
SETUP
-1.509
9.087
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n292_s6
5.451
6.512
SPI_MCP3202/n296_s5
6.940
7.966
SPI_MCP3202/r_DATA_5_s0
9.087
=====
SETUP
-1.224
8.475
7.251
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n292_s9
1.542
2.364
SPI_MCP3202/n257_s11
3.173
4.205
SPI_MCP3202/n303_s8
5.185
6.217
SPI_MCP3202/n303_s10
6.223
7.025
SPI_MCP3202/n303_s6
7.443
8.475
SPI_MCP3202/r_STATE_1_s1
8.475
=====
SETUP
-1.001
8.579
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n257_s10
4.962
5.994
SPI_MCP3202/n290_s6
6.005
6.631
SPI_MCP3202/n291_s5
7.440
8.242
SPI_MCP3202/r_DATA_10_s0
8.579
=====
SETUP
-0.539
7.760
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_0_s3
6.938
7.760
SPI_MCP3202/sample_counter_0_s1
7.760
=====
SETUP
-0.513
7.734
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n257_s7
4.939
5.565
SPI_MCP3202/n304_s7
6.071
7.103
SPI_MCP3202/n304_s6
7.108
7.734
SPI_MCP3202/r_STATE_0_s2
7.734
=====
SETUP
-0.426
8.004
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n257_s10
4.962
5.994
SPI_MCP3202/n290_s6
6.005
6.631
SPI_MCP3202/n290_s5
6.642
7.668
SPI_MCP3202/r_DATA_11_s0
8.004
=====
SETUP
-0.258
7.479
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n257_s7
4.939
5.565
SPI_MCP3202/r_CS_s12
6.380
7.479
SPI_MCP3202/r_CS_s10
7.479
=====
SETUP
-0.062
7.640
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_9_s0
7.640
=====
SETUP
-0.062
7.640
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_10_s0
7.640
=====
SETUP
-0.020
7.598
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_1_s0
7.598
=====
SETUP
-0.020
7.598
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_4_s0
7.598
=====
SETUP
-0.020
7.598
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_5_s0
7.598
=====
SETUP
0.048
7.530
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n302_s7
5.114
5.936
SPI_MCP3202/n302_s5
5.941
6.743
SPI_MCP3202/r_DV_s1
7.530
=====
SETUP
0.267
7.311
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_2_s0
7.311
=====
SETUP
0.267
7.311
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_3_s0
7.311
=====
SETUP
0.272
7.306
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_6_s0
7.306
=====
SETUP
0.272
7.306
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.539
3.638
SPI_MCP3202/n32_s1
5.451
6.512
SPI_MCP3202/sample_counter_7_s0
7.306
=====
HOLD
-0.685
0.374
1.059
n367_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.029
1.088
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.088
=====
HOLD
0.029
1.088
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.088
=====
HOLD
0.069
1.128
1.059
csrn_108_r_s0
0.185
0.518
n187_s1
0.756
1.128
CpuReq_s0
1.128
=====
HOLD
0.078
1.880
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
1.880
=====
HOLD
0.078
1.880
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.880
=====
HOLD
0.078
1.880
1.802
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.880
=====
HOLD
0.224
1.283
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.283
=====
HOLD
0.254
1.313
1.059
csrn_108_r_s0
0.185
0.518
CpuDbo_7_s4
0.757
1.313
io_state_r_s5
1.313
=====
HOLD
0.265
1.324
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.324
=====
HOLD
0.266
1.325
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.325
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.376
1.435
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.435
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.474
=====
HOLD
0.417
1.476
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.476
=====
HOLD
0.417
1.476
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.476
=====
HOLD
0.430
1.489
1.059
cswn_108_r_s0
0.185
0.518
n188_s1
0.763
1.489
CpuWrt_s0
1.489
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
1.594
