// Seed: 3156094170
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input _id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_10(
      1, 1, id_5
  );
  assign id_6 = 1;
  reg id_8;
  assign id_6[1==id_5] = 1'b0 - id_6[1-1];
  assign id_5[id_5] = 1 - 1;
  assign id_2 = 1;
  assign id_4 = id_6;
  logic id_9;
  always @(negedge id_2) begin
    id_8 <= 1;
  end
endmodule
