#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 10 22:44:22 2021
# Process ID: 12540
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.runs/synth_1
# Command line: vivado.exe -log ECE4304_Midterm1_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ECE4304_Midterm1_5.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.runs/synth_1/ECE4304_Midterm1_5.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ECE4304_Midterm1_5.tcl -notrace
Command: synth_design -top ECE4304_Midterm1_5 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26080 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.980 ; gain = 175.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ECE4304_Midterm1_5' [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/ECE4304_Midterm1_5.vhd:13]
	Parameter N bound to: 3 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NFA' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:4' bound to instance 'NFAUnit' of component 'NFA' [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/ECE4304_Midterm1_5.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NFA' [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NFA' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:15]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'NFA' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:4' bound to instance 'NFAUnit' of component 'NFA' [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/ECE4304_Midterm1_5.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NFA__parameterized1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:15]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NFA__parameterized1' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/NFA.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ECE4304_Midterm1_5' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.srcs/sources_1/new/ECE4304_Midterm1_5.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 533.383 ; gain = 238.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.383 ; gain = 238.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.383 ; gain = 238.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.383 ; gain = 238.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NFA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
Module NFA__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     1|
|3     |LUT6 |     4|
|4     |IBUF |     6|
|5     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |    18|
|2     |  \NFA_GEN[1].NFAUnit  |NFA                 |     1|
|3     |  \NFA_GEN[2].NFAUnit  |NFA__parameterized1 |     4|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 690.266 ; gain = 395.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 804.664 ; gain = 509.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm1/ECE4304_Midterm1_VHDL/ECE4304_Midterm1_VHDL.runs/synth_1/ECE4304_Midterm1_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ECE4304_Midterm1_5_utilization_synth.rpt -pb ECE4304_Midterm1_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 22:44:37 2021...
