
 add_fsm_encoding \
       {mig_7series_v4_0_tempmon.xadc_supplied_temperature.tempmon_state} \
       { }  \
       {{000 0001} {001 0010} {010 0100} {011 1000} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_wrlvl.wl_state_r} \
       { }  \
       {{00000 00000} {00001 00001} {00010 00010} {00011 00101} {00100 00110} {00101 01000} {00110 01010} {00111 01011} {01000 00111} {01001 11000} {01010 11011} {01011 11001} {01100 11010} {01101 10001} {01110 00011} {01111 01111} {10000 00100} {10001 10101} {10010 10110} {10011 10111} {10100 10000} {10101 10010} {10110 10011} {10111 01100} {11000 01101} {11001 01001} {11010 01110} {11011 10100} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_ocd_cntlr.sm_r} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} {111 111} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_dqs_found_cal.fine_adj_state_r} \
       { }  \
       {{0000 0000} {0001 0011} {0010 0100} {0011 0001} {0100 0101} {0101 0110} {0110 0111} {0111 1000} {1000 1001} {1001 1010} {1010 1111} {1011 1011} {1100 1100} {1101 1101} {1110 1110} {1111 0010} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_rdlvl.cal1_state_r} \
       { }  \
       {{000000 000000} {000001 000010} {000010 000101} {000011 010001} {000100 010100} {000101 010111} {000110 010110} {000111 011000} {001000 010011} {001001 011011} {001010 011100} {001011 011001} {001100 000100} {001101 011110} {001110 011111} {001111 100001} {010000 000110} {010001 000111} {010010 001001} {010011 001011} {010100 001000} {010101 001100} {010110 001101} {010111 001110} {011000 001111} {011001 001010} {011010 010000} {011011 100010} {011100 010101} {011101 000001} {011110 010010} {011111 000011} {100000 100000} {100001 011010} {100010 011101} {111111 100011} }

 add_fsm_encoding \
       {mig_7series_v4_0_axi_mc_r_channel.state} \
       { }  \
       {{00 11} {01 10} {10 00} {11 01} }

 add_fsm_encoding \
       {register_block.register_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_s_masterbridge_wr.data_width_64.wrreqsmsig} \
       { }  \
       {{0000 0000} {0001 0001} {0011 0011} {0100 0010} {0101 1001} {0110 0100} {1000 0110} {1001 0101} {1010 0111} {1111 1000} }

 add_fsm_encoding \
       {axi_slave_read.read_dataSM_cs} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {slave_read_req_tlp.rd_req_tlpctlSM_cs} \
       { }  \
       {{0000 000} {0001 001} {0010 110} {0011 111} {0100 010} {0101 011} {0110 100} {1001 101} }

 add_fsm_encoding \
       {slave_read_cpl_tlp.rd_cpl_tlpctlSM_cs} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0100 0011} {0101 0100} {0110 0101} {0111 1010} {1000 1011} {1001 0110} {1010 0111} {1011 1000} {1100 1001} {1101 1100} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_reset.fsm} \
       { }  \
       {{00000 00000000000000100} {00001 00000000000000010} {00010 00000000000000001} {00011 00000000001000000} {00100 00000000010000000} {00101 00000000000001000} {00110 00000000000010000} {00111 00000000000100000} {01000 00000001000000000} {01001 00000010000000000} {01010 00000100000000000} {01011 00001000000000000} {01100 00000000100000000} {01101 00010000000000000} {01110 00100000000000000} {01111 01000000000000000} {10000 10000000000000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_qpll_reset.fsm} \
       { }  \
       {{0001 111} {0010 000} {0011 001} {0100 010} {0101 011} {0110 100} {1011 101} {1100 110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_rxeq_scan.fsm} \
       { }  \
       {{0000 00001} {0001 00010} {0010 00100} {0100 01000} {1000 10000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_eq.fsm_tx} \
       { }  \
       {{000000 0000001} {000001 0000010} {000010 0000100} {000100 0001000} {001000 0010000} {010000 0100000} {100000 1000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_eq.fsm_rx} \
       { }  \
       {{000000 000} {000001 001} {000010 010} {000100 011} {001000 100} {010000 101} {100000 110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_sync.txsync_fsm.fsm_tx} \
       { }  \
       {{000000 0000001} {000001 0000010} {000010 0000100} {000100 0001000} {001000 0010000} {010000 0100000} {100000 1000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_axi_enhanced_rx_demux.state} \
       { }  \
       {{000000 0000} {000001 0011} {000010 0001} {000100 0111} {001000 1001} {010000 0101} {100001 0100} {100010 0010} {100100 1000} {101000 1010} {110000 0110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_slave_attachment.state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {DebugTransportModuleJtag.jtagStateReg} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 1010} {0100 1011} {0101 1100} {0110 1101} {0111 1110} {1000 1111} {1001 0011} {1010 0100} {1011 0101} {1100 0110} {1101 0111} {1110 1000} {1111 1001} }

 add_fsm_encoding \
       {mig_7series_v4_0_tempmon.xadc_supplied_temperature.tempmon_state} \
       { }  \
       {{000 0001} {001 0010} {010 0100} {011 1000} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_wrlvl.wl_state_r} \
       { }  \
       {{00000 00000} {00001 00001} {00010 00010} {00011 00101} {00100 00110} {00101 01000} {00110 01010} {00111 01011} {01000 00111} {01001 11000} {01010 11011} {01011 11001} {01100 11010} {01101 10001} {01110 00011} {01111 01111} {10000 00100} {10001 10101} {10010 10110} {10011 10111} {10100 10000} {10101 10010} {10110 10011} {10111 01100} {11000 01101} {11001 01001} {11010 01110} {11011 10100} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_ocd_cntlr.sm_r} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} {111 111} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_dqs_found_cal.fine_adj_state_r} \
       { }  \
       {{0000 0000} {0001 0011} {0010 0100} {0011 0001} {0100 0101} {0101 0110} {0110 0111} {0111 1000} {1000 1001} {1001 1010} {1010 1111} {1011 1011} {1100 1100} {1101 1101} {1110 1110} {1111 0010} }

 add_fsm_encoding \
       {mig_7series_v4_0_ddr_phy_rdlvl.cal1_state_r} \
       { }  \
       {{000000 000000} {000001 000010} {000010 000101} {000011 010001} {000100 010100} {000101 010111} {000110 010110} {000111 011000} {001000 010011} {001001 011011} {001010 011100} {001011 011001} {001100 000100} {001101 011110} {001110 011111} {001111 100001} {010000 000110} {010001 000111} {010010 001001} {010011 001011} {010100 001000} {010101 001100} {010110 001101} {010111 001110} {011000 001111} {011001 001010} {011010 010000} {011011 100010} {011100 010101} {011101 000001} {011110 010010} {011111 000011} {100000 100000} {100001 011010} {100010 011101} {111111 100011} }

 add_fsm_encoding \
       {mig_7series_v4_0_axi_mc_r_channel.state} \
       { }  \
       {{00 11} {01 10} {10 00} {11 01} }

 add_fsm_encoding \
       {register_block.register_state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {axi_s_masterbridge_wr.data_width_64.wrreqsmsig} \
       { }  \
       {{0000 0000} {0001 0001} {0011 0011} {0100 0010} {0101 1001} {0110 0100} {1000 0110} {1001 0101} {1010 0111} {1111 1000} }

 add_fsm_encoding \
       {axi_slave_read.read_dataSM_cs} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {slave_read_req_tlp.rd_req_tlpctlSM_cs} \
       { }  \
       {{0000 000} {0001 001} {0010 110} {0011 111} {0100 010} {0101 011} {0110 100} {1001 101} }

 add_fsm_encoding \
       {slave_read_cpl_tlp.rd_cpl_tlpctlSM_cs} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0100 0011} {0101 0100} {0110 0101} {0111 1010} {1000 1011} {1001 0110} {1010 0111} {1011 1000} {1100 1001} {1101 1100} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_reset.fsm} \
       { }  \
       {{00000 00000000000000100} {00001 00000000000000010} {00010 00000000000000001} {00011 00000000001000000} {00100 00000000010000000} {00101 00000000000001000} {00110 00000000000010000} {00111 00000000000100000} {01000 00000001000000000} {01001 00000010000000000} {01010 00000100000000000} {01011 00001000000000000} {01100 00000000100000000} {01101 00010000000000000} {01110 00100000000000000} {01111 01000000000000000} {10000 10000000000000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_qpll_reset.fsm} \
       { }  \
       {{0001 111} {0010 000} {0011 001} {0100 010} {0101 011} {0110 100} {1011 101} {1100 110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_rxeq_scan.fsm} \
       { }  \
       {{0000 00001} {0001 00010} {0010 00100} {0100 01000} {1000 10000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_eq.fsm_tx} \
       { }  \
       {{000000 0000001} {000001 0000010} {000010 0000100} {000100 0001000} {001000 0010000} {010000 0100000} {100000 1000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_eq.fsm_rx} \
       { }  \
       {{000000 000} {000001 001} {000010 010} {000100 011} {001000 100} {010000 101} {100000 110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_pcie_7x_v2_0_2_pipe_sync.txsync_fsm.fsm_tx} \
       { }  \
       {{000000 0000001} {000001 0000010} {000010 0000100} {000100 0001000} {001000 0010000} {010000 0100000} {100000 1000000} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_axi_enhanced_rx_demux.state} \
       { }  \
       {{000000 0000} {000001 0011} {000010 0001} {000100 0111} {001000 1001} {010000 0101} {100001 0100} {100010 0010} {100100 1000} {101000 1010} {110000 0110} }

 add_fsm_encoding \
       {axi_pcie_v2_8_3_slave_attachment.state} \
       { }  \
       {{00 00} {01 01} {10 10} {11 11} }

 add_fsm_encoding \
       {DebugTransportModuleJtag.jtagStateReg} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 1010} {0100 1011} {0101 1100} {0110 1101} {0111 1110} {1000 1111} {1001 0011} {1010 0100} {1011 0101} {1100 0110} {1101 0111} {1110 1000} {1111 1001} }
