DP_LINK_BW_SET,VAR_0
DP_LINK_TRAIN_MASK,VAR_1
DP_LINK_TRAIN_PAT_1,VAR_2
DP_PORT_EN,VAR_3
DP_TRAINING_PATTERN_1,VAR_4
DP_TRAIN_MAX_SWING_REACHED,VAR_5
DP_TRAIN_VOLTAGE_SWING_MASK,VAR_6
DRM_DEBUG_KMS,FUNC_0
REG_READ,FUNC_1
REG_WRITE,FUNC_2
cdv_intel_clock_recovery_ok,FUNC_3
cdv_intel_dp_aux_native_write,FUNC_4
cdv_intel_dp_get_link_status,FUNC_5
cdv_intel_dp_set_link_train,FUNC_6
cdv_intel_dp_set_vswing_premph,FUNC_7
cdv_intel_dplink_set_level,FUNC_8
cdv_intel_get_adjust_train,FUNC_9
gma_wait_for_vblank,FUNC_10
memset,FUNC_11
udelay,FUNC_12
cdv_intel_dp_start_link_train,FUNC_13
encoder,VAR_7
dev,VAR_8
intel_dp,VAR_9
i,VAR_10
voltage,VAR_11
clock_recovery,VAR_12
tries,VAR_13
reg,VAR_14
DP,VAR_15
