Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <opb_adccontroller_0>.
    Set property "BOX_TYPE = user_black_box" for instance <infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <opb0>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_opb_bridge_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <epb_infrastructure_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <sys_block_inst>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_xsg_core_config>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_adc>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_0_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_0_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_0_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_1_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_1_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_1_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_2_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_2_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_2_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_3_Shared_BRAM_ramif>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_3_shared_bram_ramblk>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_lo_3_Shared_BRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_mixer_cnt>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_pol1_window1_dout>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_pol1_window1_sync>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_pol2_window1_dout>.
    Set property "BOX_TYPE = user_black_box" for instance <window_design_pol2_window1_sync>.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_adc3wire_clk> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_adc3wire_data> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_adc3wire_strobe> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_modepin> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_ddrb> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_mmcm_reset> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_psclk> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_psen> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 878: Output port <adc1_psincdec> of the instance <opb_adccontroller_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk_lock> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <sys_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk2x> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk2x90> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk2x180> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <aux_clk2x270> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <idelay_rdy> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <clk_200> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 917: Output port <clk_100> of the instance <infrastructure_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 949: Output port <op_reset_o> of the instance <reset_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_MRequest> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_rdDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_wrDBus> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_pendReq> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_beXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_beAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_busLock> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_dwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_dwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_fwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_fwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_hwAck> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_hwXfer> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 957: Output port <OPB_toutSup> of the instance <opb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 1055: Output port <soft_reset> of the instance <sys_block_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 1119: Output port <ctrl_clk90_out> of the instance <window_design_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 1119: Output port <ctrl_clk180_out> of the instance <window_design_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 1119: Output port <ctrl_clk270_out> of the instance <window_design_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/heystek/heystek_thesis/thesis/window_design/XPS_ROACH2_base/hdl/system.vhd" line 1119: Output port <ctrl_dcm_locked> of the instance <window_design_adc> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/system_window_design_adc_wrapper.ngc>.
Reading Secure Unit <U0/fgas>.
Reading core <../implementation/system_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/system_opb0_wrapper.ngc>.
Reading core <../implementation/system_window_design_xsg_core_config_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_opb_adccontroller_0_wrapper.ngc>.
Reading core <../implementation/system_reset_block_inst_wrapper.ngc>.
Reading core <../implementation/system_sys_block_inst_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_0_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_1_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_2_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_3_shared_bram_ramif_wrapper.ngc>.
Reading core <../implementation/system_window_design_mixer_cnt_wrapper.ngc>.
Reading core <../implementation/system_window_design_pol1_window1_dout_wrapper.ngc>.
Reading core <../implementation/system_window_design_pol1_window1_sync_wrapper.ngc>.
Reading core <../implementation/system_window_design_pol2_window1_dout_wrapper.ngc>.
Reading core <../implementation/system_window_design_pol2_window1_sync_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_0_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_1_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_2_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_3_shared_bram_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_0_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_1_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_2_shared_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/system_window_design_lo_3_shared_bram_ramblk_wrapper.ngc>.
Loading core <system_epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <system_window_design_adc_wrapper> for timing and area information for instance <window_design_adc>.
Loading core <system_infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <system_epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <system_opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <system_window_design_xsg_core_config_wrapper> for timing and area information for instance <window_design_xsg_core_config>.
Loading core <system_opb_adccontroller_0_wrapper> for timing and area information for instance <opb_adccontroller_0>.
Loading core <system_reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <system_sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <system_window_design_lo_0_shared_bram_ramif_wrapper> for timing and area information for instance <window_design_lo_0_Shared_BRAM_ramif>.
Loading core <system_window_design_lo_1_shared_bram_ramif_wrapper> for timing and area information for instance <window_design_lo_1_Shared_BRAM_ramif>.
Loading core <system_window_design_lo_2_shared_bram_ramif_wrapper> for timing and area information for instance <window_design_lo_2_Shared_BRAM_ramif>.
Loading core <system_window_design_lo_3_shared_bram_ramif_wrapper> for timing and area information for instance <window_design_lo_3_Shared_BRAM_ramif>.
Loading core <system_window_design_mixer_cnt_wrapper> for timing and area information for instance <window_design_mixer_cnt>.
Loading core <system_window_design_pol1_window1_dout_wrapper> for timing and area information for instance <window_design_pol1_window1_dout>.
Loading core <system_window_design_pol1_window1_sync_wrapper> for timing and area information for instance <window_design_pol1_window1_sync>.
Loading core <system_window_design_pol2_window1_dout_wrapper> for timing and area information for instance <window_design_pol2_window1_dout>.
Loading core <system_window_design_pol2_window1_sync_wrapper> for timing and area information for instance <window_design_pol2_window1_sync>.
Loading core <system_window_design_lo_0_shared_bram_wrapper> for timing and area information for instance <window_design_lo_0_Shared_BRAM>.
Loading core <system_window_design_lo_1_shared_bram_wrapper> for timing and area information for instance <window_design_lo_1_Shared_BRAM>.
Loading core <system_window_design_lo_2_shared_bram_wrapper> for timing and area information for instance <window_design_lo_2_Shared_BRAM>.
Loading core <system_window_design_lo_3_shared_bram_wrapper> for timing and area information for instance <window_design_lo_3_Shared_BRAM>.
Loading core <system_window_design_lo_0_shared_bram_ramblk_wrapper> for timing and area information for instance <window_design_lo_0_shared_bram_ramblk>.
Loading core <system_window_design_lo_1_shared_bram_ramblk_wrapper> for timing and area information for instance <window_design_lo_1_shared_bram_ramblk>.
Loading core <system_window_design_lo_2_shared_bram_ramblk_wrapper> for timing and area information for instance <window_design_lo_2_shared_bram_ramblk>.
Loading core <system_window_design_lo_3_shared_bram_ramblk_wrapper> for timing and area information for instance <window_design_lo_3_shared_bram_ramblk>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_pol1_window1_dout/register_readyRR> in Unit <window_design_pol1_window1_dout> is equivalent to the following FF/Latch : <window_design_pol1_window1_dout/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol1_window1_sync/register_readyRR> in Unit <window_design_pol1_window1_sync> is equivalent to the following FF/Latch : <window_design_pol1_window1_sync/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol2_window1_dout/register_readyRR> in Unit <window_design_pol2_window1_dout> is equivalent to the following FF/Latch : <window_design_pol2_window1_dout/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol2_window1_sync/register_readyRR> in Unit <window_design_pol2_window1_sync> is equivalent to the following FF/Latch : <window_design_pol2_window1_sync/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_8> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_1> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_4_8> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_3> in Unit <U0/fgas> is equivalent to the following 6 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 5 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_13> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 11 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_2> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_12> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_13> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> in Unit <U0/fgas> is equivalent to the following 7 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_2_9> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> in Unit <U0/fgas> is equivalent to the following 12 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_4> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_5> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_6> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_7> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_8> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_14> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_15> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_16> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_17> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_18> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_1_19> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3> in Unit <U0/fgas> is equivalent to the following 4 FFs/Latches : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_1> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_10> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_11> <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_3_12> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_1_3> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2> in Unit <U0/fgas> is equivalent to the following 3 FFs/Latches : <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_1> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_2> <cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_2_3> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap1_b0f2afd966/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following FF/Latch : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap2_3fe9a46e33/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <window_design_x0/dec_fir1_daab08adbe/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <window_design_xsg_core_config> is equivalent to the following 2 FFs/Latches : <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap4_8f6d18b1c2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <window_design_x0/dec_fir_850ff09567/fir_col1_37de36d5c8/fir_tap3_9c0a7fc0f2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <window_design_pol1_window1_dout/register_readyRR> in Unit <window_design_pol1_window1_dout> is equivalent to the following FF/Latch : <window_design_pol1_window1_dout/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol1_window1_sync/register_readyRR> in Unit <window_design_pol1_window1_sync> is equivalent to the following FF/Latch : <window_design_pol1_window1_sync/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol2_window1_dout/register_readyRR> in Unit <window_design_pol2_window1_dout> is equivalent to the following FF/Latch : <window_design_pol2_window1_dout/register_readyRR_1> 
INFO:Xst:2260 - The FF/Latch <window_design_pol2_window1_sync/register_readyRR> in Unit <window_design_pol2_window1_sync> is equivalent to the following FF/Latch : <window_design_pol2_window1_sync/register_readyRR_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2483
#      GND                         : 129
#      INV                         : 38
#      LUT1                        : 104
#      LUT2                        : 383
#      LUT2_L                      : 6
#      LUT3                        : 531
#      LUT4                        : 186
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      LUT5                        : 125
#      LUT6                        : 449
#      MUXCY                       : 171
#      MUXCY_D                     : 26
#      MUXCY_L                     : 56
#      VCC                         : 121
#      XORCY                       : 147
# FlipFlops/Latches                : 4660
#      FD                          : 457
#      FD_1                        : 2
#      FDC                         : 42
#      FDCE                        : 186
#      FDE                         : 1737
#      FDP                         : 5
#      FDPE                        : 5
#      FDR                         : 62
#      FDRE                        : 2070
#      FDS                         : 1
#      FDSE                        : 59
#      IDDR_2CLK                   : 34
# RAMS                             : 104
#      RAM32X1D                    : 72
#      RAMB18E1                    : 28
#      RAMB36E1                    : 4
# Shift Registers                  : 5927
#      SRL16                       : 1
#      SRL16E                      : 34
#      SRLC16E                     : 62
#      SRLC32E                     : 5830
# Clock Buffers                    : 17
#      BUFG                        : 17
# IO Buffers                       : 111
#      IBUF                        : 32
#      IBUFDS                      : 36
#      IBUFG                       : 1
#      IBUFGDS                     : 2
#      IOBUF                       : 32
#      OBUF                        : 7
#      OBUFDS                      : 1
# DSPs                             : 158
#      DSP48E1                     : 158
# Others                           : 4
#      IDELAYCTRL                  : 1
#      MMCM_ADV                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4660  out of  595200     0%  
 Number of Slice LUTs:                 7904  out of  297600     2%  
    Number used as Logic:              1833  out of  297600     0%  
    Number used as Memory:             6071  out of  122240     4%  
       Number used as RAM:              144
       Number used as SRL:             5927

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10741
   Number with an unused Flip Flop:    6081  out of  10741    56%  
   Number with an unused LUT:          2837  out of  10741    26%  
   Number of fully used LUT-FF pairs:  1823  out of  10741    16%  
   Number of unique control sets:       162

IO Utilization: 
 Number of IOs:                         150
 Number of bonded IOBs:                  73  out of    840     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               18  out of   1064     1%  
    Number using Block RAM only:         18
 Number of BUFG/BUFGCTRLs:               17  out of     32    53%  
 Number of DSP48E1s:                    158  out of   2016     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
epb_clk_in                         | IBUFG+BUFG                                                             | 734   |
adc0clk_p                          | MMCM_ADV:CLKOUT0                                                       | 192   |
sys_clk_p                          | MMCM_ADV:CLKOUT1                                                       | 9886  |
adc0clk_p                          | MMCM_ADV:CLKOUT1                                                       | 4     |
net_gnd0                           | NONE(opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0)| 3     |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                          | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001703(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk00000179:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001738(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017d:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176d(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000181:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a2(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000185:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d7(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk00000189:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180c(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018d:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001841(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000191:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001876(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000195:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ab(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk00000199:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e0(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019d:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001915(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a1:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194a(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a5:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig0000197f(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001a9:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b4(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ad:G)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)  | 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001703(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk00000179:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001738(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017d:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176d(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000181:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a2(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000185:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d7(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk00000189:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180c(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018d:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001841(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000191:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001876(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000195:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ab(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk00000199:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e0(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019d:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001915(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a1:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194a(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a5:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig0000197f(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001a9:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)| 10    |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b4(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ad:G)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)| 10    |
window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk/net_gnd0(window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                               | NONE(window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk/ramb36e1_0)                                                                                                             | 4     |
window_design_lo_1_shared_bram_ramblk/window_design_lo_1_shared_bram_ramblk/net_gnd0(window_design_lo_1_shared_bram_ramblk/window_design_lo_1_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                               | NONE(window_design_lo_1_shared_bram_ramblk/window_design_lo_1_shared_bram_ramblk/ramb36e1_0)                                                                                                             | 4     |
window_design_lo_2_shared_bram_ramblk/window_design_lo_2_shared_bram_ramblk/net_gnd0(window_design_lo_2_shared_bram_ramblk/window_design_lo_2_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                               | NONE(window_design_lo_2_shared_bram_ramblk/window_design_lo_2_shared_bram_ramblk/ramb36e1_0)                                                                                                             | 4     |
window_design_lo_3_shared_bram_ramblk/window_design_lo_3_shared_bram_ramblk/net_gnd0(window_design_lo_3_shared_bram_ramblk/window_design_lo_3_shared_bram_ramblk/XST_GND:G)                                                                                                                                                                                                                               | NONE(window_design_lo_3_shared_bram_ramblk/window_design_lo_3_shared_bram_ramblk/ramb36e1_0)                                                                                                             | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001704(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017b:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001739(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017f:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176e(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000183:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a3(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000187:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d8(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018b:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180d(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018f:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001842(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000193:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001877(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000197:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ac(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019b:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e1(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019f:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001916(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a3:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194b(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a7:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig00001980(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001ab:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b5(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001af:P)    | NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)  | 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/sig00001704(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017b:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000178/blk0000017a)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/sig00001739(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017f:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000017c/blk0000017e)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/sig0000176e(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000183:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000180/blk00000182)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/sig000017a3(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000187:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000184/blk00000186)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/sig000017d8(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018b:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000188/blk0000018a)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/sig0000180d(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018f:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000018c/blk0000018e)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/sig00001842(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000193:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000190/blk00000192)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/sig00001877(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000197:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000194/blk00000196)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/sig000018ac(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019b:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk00000198/blk0000019a)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/sig000018e1(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019f:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk0000019c/blk0000019e)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/sig00001916(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a3:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a0/blk000001a2)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/sig0000194b(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a7:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a4/blk000001a6)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/sig00001980(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001ab:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001a8/blk000001aa)| 4     |
window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/sig000019b5(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001af:P)| NONE(window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/fir_compiler_5_0_1/fr_cmplr_v5_0_46baa3903c43d72d_instance/blk00000003/blk00000005/blk00000069/blk000001ac/blk000001ae)| 4     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.797ns (Maximum Frequency: 208.472MHz)
   Minimum input arrival time before clock: 0.600ns
   Maximum output required time after clock: 2.215ns
   Maximum combinational path delay: 1.043ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 4.589ns (frequency: 217.898MHz)
  Total number of paths / destination ports: 19279 / 1368
-------------------------------------------------------------------------
Delay:               4.589ns (Levels of Logic = 8)
  Source:            sys_block_inst/sys_block_inst/Sl_xferAck (FF)
  Destination:       window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk/ramb36e1_0 (RAM)
  Source Clock:      epb_clk_in rising
  Destination Clock: epb_clk_in rising

  Data Path: sys_block_inst/sys_block_inst/Sl_xferAck to window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk/ramb36e1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.671  sys_block_inst/Sl_xferAck (Sl_xferAck)
     LUT4:I0->O           31   0.068   0.927  sys_block_inst/Mmux_Sl_DBus1121 (sys_block_inst/Mmux_Sl_DBus112)
     LUT5:I0->O            1   0.068   0.775  sys_block_inst/Mmux_Sl_DBus210 (Sl_DBus<10>)
     end scope: 'sys_block_inst:Sl_DBus<10>'
     begin scope: 'opb0:Sl_DBus<42>'
     LUT6:I1->O            1   0.068   0.417  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y<10><106> (OPB_rdDBus<10>)
     LUT2:I1->O            8   0.068   0.445  opb0/OPB_DBus_I/Y<10>1 (OPB_DBus<10>)
     end scope: 'opb0:OPB_DBus<10>'
     begin scope: 'window_design_lo_0_Shared_BRAM:opb_dbus<10>'
     end scope: 'window_design_lo_0_Shared_BRAM:bram_dout<10>'
     begin scope: 'window_design_lo_0_shared_bram_ramblk:BRAM_Dout_B<10>'
     begin scope: 'window_design_lo_0_shared_bram_ramblk/window_design_lo_0_shared_bram_ramblk:BRAM_Dout_B<10>'
     RAMB36E1:DIBDI21          0.707          ramb36e1_0
    ----------------------------------------
    Total                      4.589ns (1.354ns logic, 3.235ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc0clk_p'
  Clock period: 1.863ns (frequency: 536.769MHz)
  Total number of paths / destination ports: 689 / 613
-------------------------------------------------------------------------
Delay:               1.863ns (Levels of Logic = 1)
  Source:            window_design_adc/window_design_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i (FF)
  Destination:       window_design_adc/window_design_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk/distinst/Mram_RAM_inst_ramx1d_67 (RAM)
  Source Clock:      adc0clk_p rising
  Destination Clock: adc0clk_p rising

  Data Path: window_design_adc/window_design_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i to window_design_adc/window_design_adc/ADC_ASYNC_FIFO/BU2/U0/fgas/memblk/distinst/Mram_RAM_inst_ramx1d_67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.375   0.557  flblk/thrmod/flogic/RAM_FULL_i (FULL)
     LUT2:I0->O           12   0.068   0.471  flblk/wpremod/RAM_WR_EN1_10 (flblk/wpremod/RAM_WR_EN1_18)
     RAM32X1D:WE               0.392          memblk/distinst/Mram_RAM_inst_ramx1d_67
    ----------------------------------------
    Total                      1.863ns (0.835ns logic, 1.028ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_p'
  Clock period: 4.797ns (frequency: 208.472MHz)
  Total number of paths / destination ports: 30794 / 27035
-------------------------------------------------------------------------
Delay:               2.998ns (Levels of Logic = 5)
  Source:            sec_inst (DSP)
  Destination:       window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].srl16_used.u1 (FF)
  Source Clock:      sys_clk_p rising 1.6X
  Destination Clock: sys_clk_p rising 1.6X

  Data Path: sec_inst to window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].srl16_used.u1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          1   0.494   0.778  sec_inst (sec_net)
     end scope: 'window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/dec_fir1_daab08adbe/imag_sum_d41c0d1bd4/addr3/comp2.core_instance2/blk00000001:S(1)'
     end scope: 'window_design_xsg_core_config/window_design_xsg_core_config/window_design_x0/dec_fir1_daab08adbe/imag_sum_d41c0d1bd4/addr3/comp2.core_instance2:s(1)'
     LUT6:I0->O            1   0.068   0.775  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)1 (window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0))
     LUT6:I1->O            8   0.068   0.463  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)6 (window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)5)
     LUT3:I2->O            1   0.068   0.000  window_design_x0/dec_fir1_daab08adbe/convert2/std_conversion_generate.convert/Madd_n0007_Madd_lut(0)7 (window_design_x0/dec_fir1_daab08adbe/convert2/result(0))
     SRL16E:D                  0.284          window_design_x0/dec_fir1_daab08adbe/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[0].srl16_used.u1
    ----------------------------------------
    Total                      2.998ns (0.982ns logic, 2.016ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'net_gnd0'
  Clock period: 1.534ns (frequency: 651.890MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.534ns (Levels of Logic = 1)
  Source:            opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF (FF)
  Destination:       opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0 (FF)
  Source Clock:      net_gnd0 rising
  Destination Clock: net_gnd0 rising

  Data Path: opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF to opb_adccontroller_0/opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.405  opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_HALF (opb_adccontroller_0/USER_LOGIC_I/adc1_toggle)
     INV:I->O              2   0.086   0.405  opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle1_INV_0 (opb_adccontroller_0/USER_LOGIC_I/not_adc1_toggle)
     FDE:CE                    0.263          opb_adccontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
    ----------------------------------------
    Total                      1.534ns (0.724ns logic, 0.810ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.600ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed (FF)
  Destination Clock: epb_clk_in rising

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/cmnd_got_retimed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.518  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_cs_n'
     LUT3:I1->O            1   0.068   0.000  epb_opb_bridge_inst/cmnd_got_unstable1 (epb_opb_bridge_inst/cmnd_got_unstable)
     FD:D                      0.011          epb_opb_bridge_inst/cmnd_got_retimed
    ----------------------------------------
    Total                      0.600ns (0.082ns logic, 0.518ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc0clk_p'
  Total number of paths / destination ports: 76 / 72
-------------------------------------------------------------------------
Offset:              0.433ns (Levels of Logic = 2)
  Source:            adc0sync_p (PAD)
  Destination:       window_design_adc/window_design_adc/adc_sync_ddr_3 (FF)
  Destination Clock: adc0clk_p rising

  Data Path: adc0sync_p to window_design_adc/window_design_adc/adc_sync_ddr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'window_design_adc:adc_sync_p'
     IBUFDS:I->O           4   0.003   0.419  window_design_adc/IBUFDS_SYNC (window_design_adc/adc_sync)
     FD:D                      0.011          window_design_adc/adc_sync_ddr_3
    ----------------------------------------
    Total                      0.433ns (0.014ns logic, 0.419ns route)
                                       (3.2% logic, 96.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 89 / 40
-------------------------------------------------------------------------
Offset:              2.215ns (Levels of Logic = 4)
  Source:            opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clear_wait_7 (FF)
  Destination:       adc0_modepin (PAD)
  Source Clock:      epb_clk_in rising

  Data Path: opb_adccontroller_0/opb_adccontroller_0/adc_config_mux_1/clear_wait_7 to adc0_modepin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.375   0.805  opb_adccontroller_0/adc_config_mux_1/clear_wait_7 (opb_adccontroller_0/adc_config_mux_1/clear_wait<7>)
     LUT6:I0->O            2   0.068   0.497  opb_adccontroller_0/adc_config_mux_1/Mmux_mode_o11 (opb_adccontroller_0/adc_config_mux_0/Mmux_mode_o1)
     LUT5:I3->O            1   0.068   0.399  opb_adccontroller_0/adc_config_mux_0/Mmux_mode_o13 (adc0_modepin)
     end scope: 'opb_adccontroller_0:adc0_modepin'
     OBUF:I->O                 0.003          adc0_modepin_OBUF (adc0_modepin)
    ----------------------------------------
    Total                      2.215ns (0.514ns logic, 1.701ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 102 / 68
-------------------------------------------------------------------------
Delay:               1.043ns (Levels of Logic = 5)
  Source:            epb_oe_n (PAD)
  Destination:       epb_data<0> (PAD)

  Data Path: epb_oe_n to epb_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.417  epb_oe_n_IBUF (epb_oe_n_IBUF)
     begin scope: 'epb_opb_bridge_inst:epb_oe_n'
     LUT2:I1->O           33   0.068   0.552  epb_opb_bridge_inst/Mmux_epb_data_oe_n11 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst:epb_data_oe_n'
     begin scope: 'epb_infrastructure_inst:epb_data_oe_n_i'
     IOBUF:T->IO               0.003          epb_infrastructure_inst/iob_data<31> (epb_data_buf<31>)
     end scope: 'epb_infrastructure_inst:epb_data_buf<31>'
    ----------------------------------------
    Total                      1.043ns (0.074ns logic, 0.969ns route)
                                       (7.1% logic, 92.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.863|    0.778|         |         |
epb_clk_in     |    1.950|         |         |         |
net_gnd0       |    0.785|         |         |         |
sys_clk_p      |    0.836|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.058|         |         |         |
epb_clk_in     |    4.589|         |         |         |
net_gnd0       |    1.058|         |         |         |
sys_clk_p      |    1.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock net_gnd0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    0.785|         |         |         |
net_gnd0       |    1.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_p      |    1.675|         |         |         |
epb_clk_in     |    1.950|         |         |         |
sys_clk_p      |    2.998|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 35.87 secs
 
--> 


Total memory usage is 535448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :  342 (   0 filtered)

