Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.MuxFourWay
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
