$date
	Thu Oct 16 05:26:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
0!
$end
#5000
1!
0$
1"
#10000
0#
0"
#15000
1#
1"
#20000
0"
#21000
