vhdl work ../../jam_test_clock_1.vhd
vhdl work ../example_design/jam_test_clock_1_exdes.vhd
