// Seed: 564809855
module module_0;
  always id_1 = -1 | "";
  id_2 :
  assert property (@(posedge 1 + -1) -1)
  else begin : LABEL_0
    id_1 = id_1;
    @(posedge 1) id_1 = -1'b0;
  end
  wire id_3;
  integer id_4 (
      id_1,
      -1
  );
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_9 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_9 = 1;
endmodule
