Classic Timing Analyzer report for SCOMP_SRAM
Fri Apr 03 14:59:49 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk_50'
  8. Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk_50'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------+-----------+----------------------------------+-------------+-------------------------------------+---------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack     ; Required Time                    ; Actual Time ; From                                ; To                              ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+-----------+----------------------------------+-------------+-------------------------------------+---------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tco                                             ; N/A       ; None                             ; 17.647 ns   ; CHIP_EMULATOR:inst4|SRAM~162        ; SRAM_DQ[2]                      ; clk_50                                      ; --                                          ; 0            ;
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' ; -3.430 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A         ; CHIP_EMULATOR:inst4|SRAM~158        ; SCOMP:inst|AC[14]               ; clk_50                                      ; altpll0:inst1|altpll:altpll_component|_clk0 ; 506          ;
; Clock Setup: 'clk_50'                                      ; 6.966 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; SCOMP:inst|IR[6]                    ; SRAM_CONTROLLER:inst7|SRAM_WE_N ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50                                      ; 0            ;
; Clock Hold: 'clk_50'                                       ; -3.463 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A         ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15] ; CHIP_EMULATOR:inst4|SRAM~159    ; clk_50                                      ; clk_50                                      ; 4370         ;
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A         ; SCOMP:inst|AC[12]                   ; SCOMP:inst|AC[12]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                               ;           ;                                  ;             ;                                     ;                                 ;                                             ;                                             ; 4876         ;
+------------------------------------------------------------+-----------+----------------------------------+-------------+-------------------------------------+---------------------------------+---------------------------------------------+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; altpll0:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50   ; 1                     ; 4                   ; -2.358 ns ;              ;
; clk_50                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                ; From Clock ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.430 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~158 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.538 ns                  ; 4.968 ns                ;
; -3.362 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~154 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.478 ns                  ; 4.840 ns                ;
; -3.343 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~192 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.732 ns                  ; 5.075 ns                ;
; -3.331 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~166 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.472 ns                  ; 4.803 ns                ;
; -3.325 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~170 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.661 ns                  ; 4.986 ns                ;
; -3.294 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~160 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.649 ns                  ; 4.943 ns                ;
; -3.277 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~10  ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.782 ns                  ; 5.059 ns                ;
; -3.264 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~400 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.434 ns                  ; 4.698 ns                ;
; -3.250 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~411 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.474 ns                  ; 4.724 ns                ;
; -3.231 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~157 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.631 ns                  ; 4.862 ns                ;
; -3.229 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~408 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.475 ns                  ; 4.704 ns                ;
; -3.192 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~172 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.557 ns                  ; 4.749 ns                ;
; -3.177 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~224 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.020 ns                  ; 5.197 ns                ;
; -3.168 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~410 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.609 ns                  ; 4.777 ns                ;
; -3.167 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~14  ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.752 ns                  ; 4.919 ns                ;
; -3.163 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~156 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.503 ns                  ; 4.666 ns                ;
; -3.141 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~414 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.581 ns                  ; 4.722 ns                ;
; -3.081 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~300 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.157 ns                  ; 5.238 ns                ;
; -3.063 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~0   ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.846 ns                  ; 4.909 ns                ;
; -3.058 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~202 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.883 ns                  ; 4.941 ns                ;
; -3.040 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~155 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.609 ns                  ; 4.649 ns                ;
; -3.030 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~174 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.682 ns                  ; 4.712 ns                ;
; -3.021 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~168 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.500 ns                  ; 4.521 ns                ;
; -3.015 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~207 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.870 ns                  ; 4.885 ns                ;
; -3.015 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~415 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.578 ns                  ; 4.593 ns                ;
; -3.012 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~218 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.790 ns                  ; 4.802 ns                ;
; -3.006 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~208 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.766 ns                  ; 4.772 ns                ;
; -3.000 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~296 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.044 ns                  ; 5.044 ns                ;
; -2.971 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~298 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.223 ns                  ; 5.194 ns                ;
; -2.952 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~406 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.455 ns                  ; 4.407 ns                ;
; -2.947 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~136 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.842 ns                  ; 4.789 ns                ;
; -2.947 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~403 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.652 ns                  ; 4.599 ns                ;
; -2.941 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~234 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.022 ns                  ; 4.963 ns                ;
; -2.935 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~480 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.025 ns                  ; 4.960 ns                ;
; -2.918 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~195 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.934 ns                  ; 4.852 ns                ;
; -2.916 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~15  ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.875 ns                  ; 4.791 ns                ;
; -2.907 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~204 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.747 ns                  ; 4.654 ns                ;
; -2.898 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~128 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.006 ns                  ; 4.904 ns                ;
; -2.878 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~8   ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.869 ns                  ; 4.747 ns                ;
; -2.876 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~138 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.973 ns                  ; 4.849 ns                ;
; -2.871 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~299 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.053 ns                  ; 4.924 ns                ;
; -2.866 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~140 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.015 ns                  ; 4.881 ns                ;
; -2.851 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~431 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.165 ns                  ; 5.016 ns                ;
; -2.848 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~201 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.909 ns                  ; 4.757 ns                ;
; -2.846 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~134 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.823 ns                  ; 4.669 ns                ;
; -2.826 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~294 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.196 ns                  ; 5.022 ns                ;
; -2.818 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~193 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.867 ns                  ; 4.685 ns                ;
; -2.814 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~62  ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.845 ns                  ; 4.659 ns                ;
; -2.807 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~412 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.592 ns                  ; 4.399 ns                ;
; -2.796 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~220 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.768 ns                  ; 4.564 ns                ;
; -2.795 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~203 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.967 ns                  ; 4.762 ns                ;
; -2.794 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~428 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.227 ns                  ; 5.021 ns                ;
; -2.793 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~227 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.925 ns                  ; 4.718 ns                ;
; -2.779 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~362 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.550 ns                  ; 5.329 ns                ;
; -2.777 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~171 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.476 ns                  ; 4.253 ns                ;
; -2.776 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~495 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.025 ns                  ; 4.801 ns                ;
; -2.755 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~239 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.857 ns                  ; 4.612 ns                ;
; -2.755 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~58  ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.042 ns                  ; 4.797 ns                ;
; -2.752 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~200 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.743 ns                  ; 4.495 ns                ;
; -2.743 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~6   ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.885 ns                  ; 4.628 ns                ;
; -2.742 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~12  ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.894 ns                  ; 4.636 ns                ;
; -2.742 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~237 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.089 ns                  ; 4.831 ns                ;
; -2.738 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~141 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.847 ns                  ; 4.585 ns                ;
; -2.737 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~302 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.047 ns                  ; 4.784 ns                ;
; -2.737 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~159 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.642 ns                  ; 4.379 ns                ;
; -2.733 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~9   ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.732 ns                  ; 4.465 ns                ;
; -2.731 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~205 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.960 ns                  ; 4.691 ns                ;
; -2.721 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~144 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.648 ns                  ; 4.369 ns                ;
; -2.719 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~3   ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.904 ns                  ; 4.623 ns                ;
; -2.713 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~409 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.574 ns                  ; 4.287 ns                ;
; -2.710 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~51  ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.988 ns                  ; 4.698 ns                ;
; -2.702 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~5   ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.887 ns                  ; 4.589 ns                ;
; -2.700 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~494 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.001 ns                  ; 4.701 ns                ;
; -2.697 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~11  ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.768 ns                  ; 4.465 ns                ;
; -2.688 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~139 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.826 ns                  ; 4.514 ns                ;
; -2.670 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~235 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.956 ns                  ; 4.626 ns                ;
; -2.669 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~303 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.200 ns                  ; 4.869 ns                ;
; -2.665 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~63  ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.997 ns                  ; 4.662 ns                ;
; -2.661 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~490 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.021 ns                  ; 4.682 ns                ;
; -2.659 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~488 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.984 ns                  ; 4.643 ns                ;
; -2.655 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~416 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.114 ns                  ; 4.769 ns                ;
; -2.652 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~364 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.537 ns                  ; 5.189 ns                ;
; -2.636 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~492 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.876 ns                  ; 4.512 ns                ;
; -2.631 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~13  ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.758 ns                  ; 4.389 ns                ;
; -2.631 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~404 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.449 ns                  ; 4.080 ns                ;
; -2.629 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~426 ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.106 ns                  ; 4.735 ns                ;
; -2.622 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~197 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.792 ns                  ; 4.414 ns                ;
; -2.620 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~198 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.736 ns                  ; 4.356 ns                ;
; -2.607 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~358 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.554 ns                  ; 5.161 ns                ;
; -2.593 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~145 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.648 ns                  ; 4.241 ns                ;
; -2.591 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~401 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.584 ns                  ; 4.175 ns                ;
; -2.580 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~430 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.116 ns                  ; 4.696 ns                ;
; -2.578 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~147 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.670 ns                  ; 4.248 ns                ;
; -2.573 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~427 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.218 ns                  ; 4.791 ns                ;
; -2.572 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~142 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.002 ns                  ; 4.574 ns                ;
; -2.562 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~301 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.069 ns                  ; 4.631 ns                ;
; -2.553 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~486 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.026 ns                  ; 4.579 ns                ;
; -2.552 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~173 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.494 ns                  ; 4.046 ns                ;
; -2.548 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~222 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.683 ns                  ; 4.231 ns                ;
; -2.548 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~152 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.623 ns                  ; 4.171 ns                ;
; -2.546 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~405 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.483 ns                  ; 4.029 ns                ;
; -2.530 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~429 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.236 ns                  ; 4.766 ns                ;
; -2.523 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~199 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.865 ns                  ; 4.388 ns                ;
; -2.516 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~288 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.183 ns                  ; 4.699 ns                ;
; -2.515 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~153 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.647 ns                  ; 4.162 ns                ;
; -2.503 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~137 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.007 ns                  ; 4.510 ns                ;
; -2.500 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~229 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.053 ns                  ; 4.553 ns                ;
; -2.496 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~164 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.664 ns                  ; 4.160 ns                ;
; -2.495 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~225 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.017 ns                  ; 4.512 ns                ;
; -2.494 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~493 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.065 ns                  ; 4.559 ns                ;
; -2.486 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~149 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.547 ns                  ; 4.033 ns                ;
; -2.473 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~162 ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.654 ns                  ; 4.127 ns                ;
; -2.471 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~212 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.787 ns                  ; 4.258 ns                ;
; -2.458 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~56  ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.004 ns                  ; 4.462 ns                ;
; -2.458 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~7   ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.742 ns                  ; 4.200 ns                ;
; -2.448 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~214 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.772 ns                  ; 4.220 ns                ;
; -2.440 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~206 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.922 ns                  ; 4.362 ns                ;
; -2.425 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~161 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.557 ns                  ; 3.982 ns                ;
; -2.405 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~366 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.515 ns                  ; 4.920 ns                ;
; -2.401 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~236 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.851 ns                  ; 4.252 ns                ;
; -2.401 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~211 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.695 ns                  ; 4.096 ns                ;
; -2.401 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~407 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.579 ns                  ; 3.980 ns                ;
; -2.384 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~2   ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.850 ns                  ; 4.234 ns                ;
; -2.377 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~49  ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.014 ns                  ; 4.391 ns                ;
; -2.373 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~4   ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.882 ns                  ; 4.255 ns                ;
; -2.370 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~143 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.863 ns                  ; 4.233 ns                ;
; -2.367 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~57  ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.826 ns                  ; 4.193 ns                ;
; -2.352 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~360 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.406 ns                  ; 4.758 ns                ;
; -2.349 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~223 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.823 ns                  ; 4.172 ns                ;
; -2.340 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~228 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.012 ns                  ; 4.352 ns                ;
; -2.334 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~216 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.789 ns                  ; 4.123 ns                ;
; -2.328 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~213 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.838 ns                  ; 4.166 ns                ;
; -2.321 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~53  ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.004 ns                  ; 4.325 ns                ;
; -2.314 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~132 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.990 ns                  ; 4.304 ns                ;
; -2.309 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~230 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.856 ns                  ; 4.165 ns                ;
; -2.307 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~48  ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.017 ns                  ; 4.324 ns                ;
; -2.301 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~291 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.196 ns                  ; 4.497 ns                ;
; -2.295 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~413 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.638 ns                  ; 3.933 ns                ;
; -2.279 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~292 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.081 ns                  ; 4.360 ns                ;
; -2.275 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~424 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.226 ns                  ; 4.501 ns                ;
; -2.247 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~402 ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.462 ns                  ; 3.709 ns                ;
; -2.243 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~196 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.884 ns                  ; 4.127 ns                ;
; -2.236 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~131 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.878 ns                  ; 4.114 ns                ;
; -2.233 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~54  ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.987 ns                  ; 4.220 ns                ;
; -2.211 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~295 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.065 ns                  ; 4.276 ns                ;
; -2.203 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~209 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.691 ns                  ; 3.894 ns                ;
; -2.198 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~67  ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.615 ns                  ; 5.813 ns                ;
; -2.197 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~78  ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.802 ns                  ; 5.999 ns                ;
; -2.190 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~367 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.561 ns                  ; 4.751 ns                ;
; -2.188 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~1   ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.894 ns                  ; 4.082 ns                ;
; -2.188 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~50  ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.012 ns                  ; 4.200 ns                ;
; -2.182 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~52  ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.981 ns                  ; 4.163 ns                ;
; -2.171 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~484 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.051 ns                  ; 4.222 ns                ;
; -2.168 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~334 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.084 ns                  ; 6.252 ns                ;
; -2.165 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~219 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.828 ns                  ; 3.993 ns                ;
; -2.164 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~59  ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.028 ns                  ; 4.192 ns                ;
; -2.158 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~163 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.703 ns                  ; 3.861 ns                ;
; -2.150 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~312 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.180 ns                  ; 6.330 ns                ;
; -2.146 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~240 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.502 ns                  ; 4.648 ns                ;
; -2.129 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~447 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.857 ns                  ; 5.986 ns                ;
; -2.126 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~74  ; SCOMP:inst|AC[10] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.786 ns                  ; 5.912 ns                ;
; -2.121 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~148 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.657 ns                  ; 3.778 ns                ;
; -2.119 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~352 ; SCOMP:inst|AC[0]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.445 ns                  ; 4.564 ns                ;
; -2.118 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~133 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.050 ns                  ; 4.168 ns                ;
; -2.101 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~129 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.015 ns                  ; 4.116 ns                ;
; -2.100 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~231 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.920 ns                  ; 4.020 ns                ;
; -2.093 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~61  ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.023 ns                  ; 4.116 ns                ;
; -2.086 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~233 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.056 ns                  ; 4.142 ns                ;
; -2.086 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~419 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.138 ns                  ; 4.224 ns                ;
; -2.085 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~169 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.682 ns                  ; 3.767 ns                ;
; -2.068 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~232 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.031 ns                  ; 4.099 ns                ;
; -2.063 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~253 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.396 ns                  ; 4.459 ns                ;
; -2.052 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~125 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.461 ns                  ; 5.513 ns                ;
; -2.038 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~175 ; SCOMP:inst|AC[15] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.671 ns                  ; 3.709 ns                ;
; -2.036 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~307 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.170 ns                  ; 6.206 ns                ;
; -2.036 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~130 ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.874 ns                  ; 3.910 ns                ;
; -2.034 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~371 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.349 ns                  ; 6.383 ns                ;
; -2.020 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~356 ; SCOMP:inst|AC[4]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.451 ns                  ; 4.471 ns                ;
; -2.019 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~150 ; SCOMP:inst|AC[6]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.646 ns                  ; 3.665 ns                ;
; -2.004 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~165 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.670 ns                  ; 3.674 ns                ;
; -1.998 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~332 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.330 ns                  ; 6.328 ns                ;
; -1.992 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~73  ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 3.147 ns                  ; 5.139 ns                ;
; -1.989 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~267 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.070 ns                  ; 6.059 ns                ;
; -1.986 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~491 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.029 ns                  ; 4.015 ns                ;
; -1.982 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~221 ; SCOMP:inst|AC[13] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.849 ns                  ; 3.831 ns                ;
; -1.982 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~417 ; SCOMP:inst|AC[1]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.116 ns                  ; 4.098 ns                ;
; -1.978 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~252 ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.508 ns                  ; 4.486 ns                ;
; -1.968 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~60  ; SCOMP:inst|AC[12] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.004 ns                  ; 3.972 ns                ;
; -1.960 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~151 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.466 ns                  ; 3.426 ns                ;
; -1.954 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~238 ; SCOMP:inst|AC[14] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.026 ns                  ; 3.980 ns                ;
; -1.953 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~210 ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.688 ns                  ; 3.641 ns                ;
; -1.932 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~55  ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.010 ns                  ; 3.942 ns                ;
; -1.929 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~440 ; SCOMP:inst|AC[8]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 4.018 ns                  ; 5.947 ns                ;
; -1.917 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~293 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.247 ns                  ; 4.164 ns                ;
; -1.915 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~245 ; SCOMP:inst|AC[5]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.567 ns                  ; 4.482 ns                ;
; -1.912 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~194 ; SCOMP:inst|AC[2]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.869 ns                  ; 3.781 ns                ;
; -1.911 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~167 ; SCOMP:inst|AC[7]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 1.522 ns                  ; 3.433 ns                ;
; -1.908 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~483 ; SCOMP:inst|AC[3]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.049 ns                  ; 3.957 ns                ;
; -1.902 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~251 ; SCOMP:inst|AC[11] ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.449 ns                  ; 4.351 ns                ;
; -1.872 ns                               ; None                                                ; CHIP_EMULATOR:inst4|SRAM~489 ; SCOMP:inst|AC[9]  ; clk_50     ; altpll0:inst1|altpll:altpll_component|_clk0 ; 7.642 ns                    ; 2.020 ns                  ; 3.892 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                   ;            ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50'                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                                          ; From Clock                                  ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.966 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.617 ns                 ; 5.651 ns                ;
; 7.126 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.622 ns                 ; 5.496 ns                ;
; 7.193 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.620 ns                 ; 5.427 ns                ;
; 7.280 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 4.891 ns                ;
; 7.315 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.612 ns                 ; 5.297 ns                ;
; 7.440 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.176 ns                 ; 4.736 ns                ;
; 7.459 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.621 ns                 ; 5.162 ns                ;
; 7.507 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 4.667 ns                ;
; 7.602 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.573 ns                ;
; 7.629 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.166 ns                 ; 4.537 ns                ;
; 7.762 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 4.418 ns                ;
; 7.765 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.616 ns                 ; 4.851 ns                ;
; 7.770 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.607 ns                 ; 4.837 ns                ;
; 7.773 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.402 ns                ;
; 7.804 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|SRAM_WE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.613 ns                 ; 4.809 ns                ;
; 7.829 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 4.349 ns                ;
; 7.840 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.335 ns                ;
; 7.863 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.312 ns                ;
; 7.896 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.279 ns                ;
; 7.951 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 4.219 ns                ;
; 7.983 ns                                ; 83.22 MHz ( period = 12.017 ns )                    ; CHIP_EMULATOR:inst4|SRAM~408 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.859 ns                 ; 5.876 ns                ;
; 8.000 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 4.180 ns                ;
; 8.018 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[8]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.153 ns                 ; 4.135 ns                ;
; 8.023 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 4.157 ns                ;
; 8.056 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 4.124 ns                ;
; 8.067 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 4.111 ns                ;
; 8.079 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 4.091 ns                ;
; 8.084 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.161 ns                 ; 4.077 ns                ;
; 8.086 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.089 ns                ;
; 8.090 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 4.088 ns                ;
; 8.095 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 4.084 ns                ;
; 8.118 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|READ_ENABLE           ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.167 ns                 ; 4.049 ns                ;
; 8.123 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 4.055 ns                ;
; 8.141 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 4.034 ns                ;
; 8.189 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.981 ns                ;
; 8.191 ns                                ; 84.68 MHz ( period = 11.809 ns )                    ; CHIP_EMULATOR:inst4|SRAM~168 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.884 ns                 ; 5.693 ns                ;
; 8.212 ns                                ; 84.83 MHz ( period = 11.788 ns )                    ; CHIP_EMULATOR:inst4|SRAM~296 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.428 ns                 ; 6.216 ns                ;
; 8.212 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.958 ns                ;
; 8.245 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.925 ns                ;
; 8.248 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 3.932 ns                ;
; 8.254 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 3.921 ns                ;
; 8.265 ns                                ; 85.22 MHz ( period = 11.735 ns )                    ; CHIP_EMULATOR:inst4|SRAM~136 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.226 ns                 ; 5.961 ns                ;
; 8.301 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 3.879 ns                ;
; 8.315 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 3.863 ns                ;
; 8.333 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.846 ns                ;
; 8.334 ns                                ; 85.72 MHz ( period = 11.666 ns )                    ; CHIP_EMULATOR:inst4|SRAM~8   ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.253 ns                 ; 5.919 ns                ;
; 8.356 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.823 ns                ;
; 8.368 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 3.810 ns                ;
; 8.378 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 3.797 ns                ;
; 8.389 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.790 ns                ;
; 8.401 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.773 ns                ;
; 8.406 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.759 ns                ;
; 8.414 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 3.766 ns                ;
; 8.435 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.735 ns                ;
; 8.440 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|SRAM_OE_N             ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.731 ns                ;
; 8.460 ns                                ; 86.66 MHz ( period = 11.540 ns )                    ; CHIP_EMULATOR:inst4|SRAM~200 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.127 ns                 ; 5.667 ns                ;
; 8.481 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 3.697 ns                ;
; 8.490 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.680 ns                ;
; 8.502 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.669 ns                ;
; 8.503 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|ADDR[13]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.153 ns                 ; 3.650 ns                ;
; 8.528 ns                                ; None                                                ; SCOMP:inst|IR[6]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.643 ns                ;
; 8.541 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.180 ns                 ; 3.639 ns                ;
; 8.553 ns                                ; 87.36 MHz ( period = 11.447 ns )                    ; CHIP_EMULATOR:inst4|SRAM~488 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.368 ns                 ; 5.815 ns                ;
; 8.581 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.598 ns                ;
; 8.603 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.567 ns                ;
; 8.608 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.178 ns                 ; 3.570 ns                ;
; 8.634 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.545 ns                ;
; 8.639 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.535 ns                ;
; 8.644 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.521 ns                ;
; 8.650 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[10]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.153 ns                 ; 3.503 ns                ;
; 8.662 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.512 ns                ;
; 8.664 ns                                ; 88.21 MHz ( period = 11.336 ns )                    ; CHIP_EMULATOR:inst4|SRAM~152 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.007 ns                 ; 5.343 ns                ;
; 8.667 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.498 ns                ;
; 8.678 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.IDLE            ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.493 ns                ;
; 8.692 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|ADDR[12]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.161 ns                 ; 3.469 ns                ;
; 8.695 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.176 ns                 ; 3.481 ns                ;
; 8.695 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.479 ns                ;
; 8.700 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.465 ns                ;
; 8.701 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.READ_DONE       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.470 ns                ;
; 8.721 ns                                ; None                                                ; SCOMP:inst|IR[2]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.176 ns                 ; 3.455 ns                ;
; 8.727 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 3.443 ns                ;
; 8.734 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_LOCK      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.437 ns                ;
; 8.740 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.434 ns                ;
; 8.747 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.432 ns                ;
; 8.754 ns                                ; 88.92 MHz ( period = 11.246 ns )                    ; CHIP_EMULATOR:inst4|SRAM~56  ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.388 ns                 ; 5.634 ns                ;
; 8.766 ns                                ; None                                                ; SCOMP:inst|IR[3]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.408 ns                ;
; 8.843 ns                                ; None                                                ; SCOMP:inst|AC[10]            ; SRAM_CONTROLLER:inst7|DATA[10]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.168 ns                 ; 3.325 ns                ;
; 8.851 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.166 ns                 ; 3.315 ns                ;
; 8.860 ns                                ; 89.77 MHz ( period = 11.140 ns )                    ; CHIP_EMULATOR:inst4|SRAM~360 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.790 ns                 ; 5.930 ns                ;
; 8.874 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.179 ns                 ; 3.305 ns                ;
; 8.877 ns                                ; None                                                ; SCOMP:inst|IR[5]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.166 ns                 ; 3.289 ns                ;
; 8.878 ns                                ; 89.91 MHz ( period = 11.122 ns )                    ; CHIP_EMULATOR:inst4|SRAM~216 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.173 ns                 ; 5.295 ns                ;
; 8.885 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.289 ns                ;
; 8.892 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.273 ns                ;
; 8.924 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_ADDR_PREP ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.247 ns                ;
; 8.926 ns                                ; 90.30 MHz ( period = 11.074 ns )                    ; CHIP_EMULATOR:inst4|SRAM~166 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.858 ns                 ; 4.932 ns                ;
; 8.937 ns                                ; 90.39 MHz ( period = 11.063 ns )                    ; CHIP_EMULATOR:inst4|SRAM~424 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.610 ns                 ; 5.673 ns                ;
; 8.940 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.234 ns                ;
; 8.945 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.220 ns                ;
; 8.979 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.WRITE_WAIT      ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.192 ns                ;
; 8.983 ns                                ; 90.77 MHz ( period = 11.017 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.442 ns                 ; 6.459 ns                ;
; 8.983 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|ADDR[14]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.182 ns                ;
; 8.983 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[6]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.159 ns                 ; 3.176 ns                ;
; 9.048 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[0]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.153 ns                 ; 3.105 ns                ;
; 9.053 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 3.121 ns                ;
; 9.058 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 3.107 ns                ;
; 9.062 ns                                ; 91.42 MHz ( period = 10.938 ns )                    ; CHIP_EMULATOR:inst4|SRAM~312 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 16.564 ns                 ; 7.502 ns                ;
; 9.082 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[9]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.129 ns                 ; 3.047 ns                ;
; 9.092 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.READ_PREP       ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 3.079 ns                ;
; 9.144 ns                                ; 92.11 MHz ( period = 10.856 ns )                    ; CHIP_EMULATOR:inst4|SRAM~232 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.415 ns                 ; 5.271 ns                ;
; 9.177 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.174 ns                 ; 2.997 ns                ;
; 9.185 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.165 ns                 ; 2.980 ns                ;
; 9.191 ns                                ; 92.52 MHz ( period = 10.809 ns )                    ; CHIP_EMULATOR:inst4|SRAM~403 ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.030 ns                 ; 4.839 ns                ;
; 9.216 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|STATE.WARM_UP         ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.171 ns                 ; 2.955 ns                ;
; 9.220 ns                                ; 92.76 MHz ( period = 10.780 ns )                    ; CHIP_EMULATOR:inst4|SRAM~195 ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.312 ns                 ; 5.092 ns                ;
; 9.225 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|ADDR[15]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.158 ns                 ; 2.933 ns                ;
; 9.227 ns                                ; 92.82 MHz ( period = 10.773 ns )                    ; CHIP_EMULATOR:inst4|SRAM~172 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.947 ns                 ; 4.720 ns                ;
; 9.256 ns                                ; 93.08 MHz ( period = 10.744 ns )                    ; CHIP_EMULATOR:inst4|SRAM~156 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.893 ns                 ; 4.637 ns                ;
; 9.283 ns                                ; 93.31 MHz ( period = 10.717 ns )                    ; CHIP_EMULATOR:inst4|SRAM~440 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 16.402 ns                 ; 7.119 ns                ;
; 9.284 ns                                ; 93.32 MHz ( period = 10.716 ns )                    ; CHIP_EMULATOR:inst4|SRAM~154 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.860 ns                 ; 4.576 ns                ;
; 9.285 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[11]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.147 ns                 ; 2.862 ns                ;
; 9.289 ns                                ; 93.36 MHz ( period = 10.711 ns )                    ; CHIP_EMULATOR:inst4|SRAM~157 ; SRAM_CONTROLLER:inst7|ADDR[13]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.989 ns                 ; 4.700 ns                ;
; 9.295 ns                                ; 93.41 MHz ( period = 10.705 ns )                    ; CHIP_EMULATOR:inst4|SRAM~192 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.116 ns                 ; 4.821 ns                ;
; 9.300 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 2.870 ns                ;
; 9.303 ns                                ; 93.48 MHz ( period = 10.697 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~30                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.177 ns                 ; 5.874 ns                ;
; 9.305 ns                                ; 93.50 MHz ( period = 10.695 ns )                    ; CHIP_EMULATOR:inst4|SRAM~406 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.841 ns                 ; 4.536 ns                ;
; 9.307 ns                                ; 93.52 MHz ( period = 10.693 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~94                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.438 ns                 ; 6.131 ns                ;
; 9.321 ns                                ; 93.64 MHz ( period = 10.679 ns )                    ; CHIP_EMULATOR:inst4|SRAM~170 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.043 ns                 ; 4.722 ns                ;
; 9.326 ns                                ; None                                                ; SCOMP:inst|IR[1]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 2.844 ns                ;
; 9.338 ns                                ; 93.79 MHz ( period = 10.662 ns )                    ; CHIP_EMULATOR:inst4|SRAM~300 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.547 ns                 ; 5.209 ns                ;
; 9.344 ns                                ; 93.84 MHz ( period = 10.656 ns )                    ; CHIP_EMULATOR:inst4|SRAM~160 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.033 ns                 ; 4.689 ns                ;
; 9.345 ns                                ; 93.85 MHz ( period = 10.655 ns )                    ; CHIP_EMULATOR:inst4|SRAM~227 ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.303 ns                 ; 4.958 ns                ;
; 9.353 ns                                ; 93.92 MHz ( period = 10.647 ns )                    ; CHIP_EMULATOR:inst4|SRAM~248 ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.902 ns                 ; 5.549 ns                ;
; 9.369 ns                                ; 94.06 MHz ( period = 10.631 ns )                    ; CHIP_EMULATOR:inst4|SRAM~10  ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.164 ns                 ; 4.795 ns                ;
; 9.374 ns                                ; 94.11 MHz ( period = 10.626 ns )                    ; CHIP_EMULATOR:inst4|SRAM~400 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.818 ns                 ; 4.444 ns                ;
; 9.387 ns                                ; 94.22 MHz ( period = 10.613 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.908 ns                 ; 6.521 ns                ;
; 9.390 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[4]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.144 ns                 ; 2.754 ns                ;
; 9.400 ns                                ; 94.34 MHz ( period = 10.600 ns )                    ; CHIP_EMULATOR:inst4|SRAM~158 ; SRAM_CONTROLLER:inst7|ADDR[14]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.917 ns                 ; 4.517 ns                ;
; 9.410 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 2.765 ns                ;
; 9.411 ns                                ; 94.44 MHz ( period = 10.589 ns )                    ; CHIP_EMULATOR:inst4|SRAM~134 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.209 ns                 ; 4.798 ns                ;
; 9.419 ns                                ; 94.51 MHz ( period = 10.581 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~318                ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.566 ns                 ; 6.147 ns                ;
; 9.419 ns                                ; 94.51 MHz ( period = 10.581 ns )                    ; CHIP_EMULATOR:inst4|SRAM~3   ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.282 ns                 ; 4.863 ns                ;
; 9.424 ns                                ; 94.55 MHz ( period = 10.576 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.862 ns                 ; 6.438 ns                ;
; 9.428 ns                                ; 94.59 MHz ( period = 10.572 ns )                    ; CHIP_EMULATOR:inst4|SRAM~51  ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.366 ns                 ; 4.938 ns                ;
; 9.431 ns                                ; 94.62 MHz ( period = 10.569 ns )                    ; CHIP_EMULATOR:inst4|SRAM~294 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.582 ns                 ; 5.151 ns                ;
; 9.436 ns                                ; None                                                ; SCOMP:inst|IR[7]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.175 ns                 ; 2.739 ns                ;
; 9.448 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.161 ns                 ; 2.713 ns                ;
; 9.461 ns                                ; 94.89 MHz ( period = 10.539 ns )                    ; CHIP_EMULATOR:inst4|SRAM~224 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.404 ns                 ; 4.943 ns                ;
; 9.470 ns                                ; 94.97 MHz ( period = 10.530 ns )                    ; CHIP_EMULATOR:inst4|SRAM~411 ; SRAM_CONTROLLER:inst7|DATA[11]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.846 ns                 ; 4.376 ns                ;
; 9.474 ns                                ; None                                                ; SCOMP:inst|IO_CYCLE          ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.161 ns                 ; 2.687 ns                ;
; 9.478 ns                                ; 95.04 MHz ( period = 10.522 ns )                    ; CHIP_EMULATOR:inst4|SRAM~410 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.991 ns                 ; 4.513 ns                ;
; 9.491 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|ADDR[17]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.167 ns                 ; 2.676 ns                ;
; 9.498 ns                                ; 95.22 MHz ( period = 10.502 ns )                    ; CHIP_EMULATOR:inst4|SRAM~158 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.399 ns                 ; 5.901 ns                ;
; 9.512 ns                                ; 95.35 MHz ( period = 10.488 ns )                    ; CHIP_EMULATOR:inst4|SRAM~204 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.137 ns                 ; 4.625 ns                ;
; 9.514 ns                                ; 95.37 MHz ( period = 10.486 ns )                    ; CHIP_EMULATOR:inst4|SRAM~6   ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.271 ns                 ; 4.757 ns                ;
; 9.517 ns                                ; None                                                ; SCOMP:inst|IR[4]             ; SRAM_CONTROLLER:inst7|ADDR[16]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.167 ns                 ; 2.650 ns                ;
; 9.522 ns                                ; 95.44 MHz ( period = 10.478 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~446                ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.652 ns                 ; 6.130 ns                ;
; 9.522 ns                                ; None                                                ; SCOMP:inst|AC[8]             ; SRAM_CONTROLLER:inst7|DATA[8]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.170 ns                 ; 2.648 ns                ;
; 9.532 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[5]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.151 ns                 ; 2.619 ns                ;
; 9.544 ns                                ; 95.64 MHz ( period = 10.456 ns )                    ; CHIP_EMULATOR:inst4|SRAM~430 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.977 ns                 ; 6.433 ns                ;
; 9.553 ns                                ; 95.72 MHz ( period = 10.447 ns )                    ; CHIP_EMULATOR:inst4|SRAM~140 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.405 ns                 ; 4.852 ns                ;
; 9.560 ns                                ; 95.79 MHz ( period = 10.440 ns )                    ; CHIP_EMULATOR:inst4|SRAM~147 ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.048 ns                 ; 4.488 ns                ;
; 9.575 ns                                ; 95.92 MHz ( period = 10.425 ns )                    ; CHIP_EMULATOR:inst4|SRAM~0   ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.230 ns                 ; 4.655 ns                ;
; 9.581 ns                                ; 95.98 MHz ( period = 10.419 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~478                ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.430 ns                 ; 5.849 ns                ;
; 9.588 ns                                ; 96.04 MHz ( period = 10.412 ns )                    ; CHIP_EMULATOR:inst4|SRAM~202 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.265 ns                 ; 4.677 ns                ;
; 9.605 ns                                ; 96.20 MHz ( period = 10.395 ns )                    ; CHIP_EMULATOR:inst4|SRAM~162 ; SRAM_CONTROLLER:inst7|DATA[2]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.068 ns                 ; 4.463 ns                ;
; 9.607 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[3]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.153 ns                 ; 2.546 ns                ;
; 9.611 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[7]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.154 ns                 ; 2.543 ns                ;
; 9.612 ns                                ; 96.26 MHz ( period = 10.388 ns )                    ; CHIP_EMULATOR:inst4|SRAM~412 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.982 ns                 ; 4.370 ns                ;
; 9.623 ns                                ; 96.37 MHz ( period = 10.377 ns )                    ; CHIP_EMULATOR:inst4|SRAM~220 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.158 ns                 ; 4.535 ns                ;
; 9.625 ns                                ; 96.39 MHz ( period = 10.375 ns )                    ; CHIP_EMULATOR:inst4|SRAM~428 ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.617 ns                 ; 4.992 ns                ;
; 9.630 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|ADDR[9]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.129 ns                 ; 2.499 ns                ;
; 9.632 ns                                ; 96.45 MHz ( period = 10.368 ns )                    ; CHIP_EMULATOR:inst4|SRAM~208 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.150 ns                 ; 4.518 ns                ;
; 9.634 ns                                ; 96.47 MHz ( period = 10.366 ns )                    ; CHIP_EMULATOR:inst4|SRAM~218 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.172 ns                 ; 4.538 ns                ;
; 9.637 ns                                ; 96.50 MHz ( period = 10.363 ns )                    ; CHIP_EMULATOR:inst4|SRAM~198 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.122 ns                 ; 4.485 ns                ;
; 9.639 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[2]               ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.187 ns                 ; 2.548 ns                ;
; 9.644 ns                                ; None                                                ; SCOMP:inst|IO_WRITE_INT      ; SRAM_CONTROLLER:inst7|DATA[13]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.157 ns                 ; 2.513 ns                ;
; 9.644 ns                                ; None                                                ; SCOMP:inst|AC[13]            ; SRAM_CONTROLLER:inst7|ADDR[13]              ; altpll0:inst1|altpll:altpll_component|_clk0 ; clk_50   ; 12.358 ns                   ; 12.144 ns                 ; 2.500 ns                ;
; 9.650 ns                                ; 96.62 MHz ( period = 10.350 ns )                    ; CHIP_EMULATOR:inst4|SRAM~358 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.940 ns                 ; 5.290 ns                ;
; 9.663 ns                                ; 96.74 MHz ( period = 10.337 ns )                    ; CHIP_EMULATOR:inst4|SRAM~14  ; SRAM_CONTROLLER:inst7|ADDR[14]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.131 ns                 ; 4.468 ns                ;
; 9.675 ns                                ; 96.85 MHz ( period = 10.325 ns )                    ; CHIP_EMULATOR:inst4|SRAM~298 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.605 ns                 ; 4.930 ns                ;
; 9.677 ns                                ; 96.87 MHz ( period = 10.323 ns )                    ; CHIP_EMULATOR:inst4|SRAM~12  ; SRAM_CONTROLLER:inst7|ADDR[12]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.284 ns                 ; 4.607 ns                ;
; 9.679 ns                                ; 96.89 MHz ( period = 10.321 ns )                    ; CHIP_EMULATOR:inst4|SRAM~72  ; SRAM_CONTROLLER:inst7|DATA[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.672 ns                 ; 5.993 ns                ;
; 9.680 ns                                ; 96.90 MHz ( period = 10.320 ns )                    ; CHIP_EMULATOR:inst4|SRAM~155 ; SRAM_CONTROLLER:inst7|DATA[11]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.981 ns                 ; 4.301 ns                ;
; 9.689 ns                                ; 96.98 MHz ( period = 10.311 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_CONTROLLER:inst7|ADDR[14]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.960 ns                 ; 4.271 ns                ;
; 9.694 ns                                ; 97.03 MHz ( period = 10.306 ns )                    ; CHIP_EMULATOR:inst4|SRAM~2   ; SRAM_CONTROLLER:inst7|DATA[2]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.264 ns                 ; 4.570 ns                ;
; 9.703 ns                                ; 97.12 MHz ( period = 10.297 ns )                    ; CHIP_EMULATOR:inst4|SRAM~480 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.409 ns                 ; 4.706 ns                ;
; 9.704 ns                                ; 97.13 MHz ( period = 10.296 ns )                    ; CHIP_EMULATOR:inst4|SRAM~486 ; SRAM_CONTROLLER:inst7|DATA[6]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.412 ns                 ; 4.708 ns                ;
; 9.705 ns                                ; 97.13 MHz ( period = 10.295 ns )                    ; CHIP_EMULATOR:inst4|SRAM~234 ; SRAM_CONTROLLER:inst7|DATA[10]              ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.404 ns                 ; 4.699 ns                ;
; 9.707 ns                                ; 97.15 MHz ( period = 10.293 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; CHIP_EMULATOR:inst4|SRAM~30                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.643 ns                 ; 5.936 ns                ;
; 9.711 ns                                ; 97.19 MHz ( period = 10.289 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; CHIP_EMULATOR:inst4|SRAM~94                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.904 ns                 ; 6.193 ns                ;
; 9.716 ns                                ; 97.24 MHz ( period = 10.284 ns )                    ; CHIP_EMULATOR:inst4|SRAM~5   ; SRAM_CONTROLLER:inst7|DATA[5]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.243 ns                 ; 4.527 ns                ;
; 9.719 ns                                ; 97.27 MHz ( period = 10.281 ns )                    ; CHIP_EMULATOR:inst4|SRAM~366 ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 16.376 ns                 ; 6.657 ns                ;
; 9.737 ns                                ; 97.44 MHz ( period = 10.263 ns )                    ; CHIP_EMULATOR:inst4|SRAM~211 ; SRAM_CONTROLLER:inst7|DATA[3]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.073 ns                 ; 4.336 ns                ;
; 9.740 ns                                ; 97.47 MHz ( period = 10.260 ns )                    ; CHIP_EMULATOR:inst4|SRAM~128 ; SRAM_CONTROLLER:inst7|DATA[0]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 14.390 ns                 ; 4.650 ns                ;
; 9.742 ns                                ; 97.48 MHz ( period = 10.258 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; CHIP_EMULATOR:inst4|SRAM~270                ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.454 ns                 ; 5.712 ns                ;
; 9.744 ns                                ; 97.50 MHz ( period = 10.256 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; CHIP_EMULATOR:inst4|SRAM~30                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.597 ns                 ; 5.853 ns                ;
; 9.748 ns                                ; 97.54 MHz ( period = 10.252 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; CHIP_EMULATOR:inst4|SRAM~94                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.858 ns                 ; 6.110 ns                ;
; 9.754 ns                                ; 97.60 MHz ( period = 10.246 ns )                    ; CHIP_EMULATOR:inst4|SRAM~408 ; SRAM_CONTROLLER:inst7|ADDR[8]               ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 13.859 ns                 ; 4.105 ns                ;
; 9.761 ns                                ; 97.67 MHz ( period = 10.239 ns )                    ; CHIP_EMULATOR:inst4|SRAM~14  ; CHIP_EMULATOR:inst4|SRAM~78                 ; clk_50                                      ; clk_50   ; 20.000 ns                   ; 15.613 ns                 ; 5.852 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                             ;                                             ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                         ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SCOMP:inst|AC[12]                                   ; SCOMP:inst|AC[12]          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst|IO_WRITE_INT                             ; SCOMP:inst|IO_WRITE_INT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst|MW                                       ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.522 ns                                ; SCOMP:inst|PC_STACK[6][1]                           ; SCOMP:inst|PC_STACK[7][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; SCOMP:inst|PC_STACK[0][0]                           ; SCOMP:inst|PC_STACK[1][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; SCOMP:inst|PC_STACK[9][8]                           ; SCOMP:inst|PC_STACK[8][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; SCOMP:inst|PC_STACK[1][8]                           ; SCOMP:inst|PC_STACK[0][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; SCOMP:inst|PC_STACK[5][8]                           ; SCOMP:inst|PC_STACK[6][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; SCOMP:inst|PC_STACK[1][8]                           ; SCOMP:inst|PC_STACK[2][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.527 ns                                ; SCOMP:inst|PC_STACK[6][6]                           ; SCOMP:inst|PC_STACK[7][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; SCOMP:inst|PC_STACK[5][2]                           ; SCOMP:inst|PC_STACK[6][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; SCOMP:inst|PC_STACK[6][6]                           ; SCOMP:inst|PC_STACK[5][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; SCOMP:inst|PC_STACK[8][5]                           ; SCOMP:inst|PC_STACK[9][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; SCOMP:inst|PC_STACK[8][9]                           ; SCOMP:inst|PC_STACK[9][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[8][10]                          ; SCOMP:inst|PC_STACK[9][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[9][0]                           ; SCOMP:inst|PC_STACK[8][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[4][0]                           ; SCOMP:inst|PC_STACK[5][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[5][8]                           ; SCOMP:inst|PC_STACK[4][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[3][2]                           ; SCOMP:inst|PC_STACK[2][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[2][4]                           ; SCOMP:inst|PC_STACK[1][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[2][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[6][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[3][2]                           ; SCOMP:inst|PC_STACK[4][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[4][7]                           ; SCOMP:inst|PC_STACK[3][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[2][4]                           ; SCOMP:inst|PC_STACK[3][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[3][3]                           ; SCOMP:inst|PC_STACK[2][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[6][9]                           ; SCOMP:inst|PC_STACK[7][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[7][9]                           ; SCOMP:inst|PC_STACK[6][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[5][5]                           ; SCOMP:inst|PC_STACK[6][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[2][8]                           ; SCOMP:inst|PC_STACK[3][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[2][5]                           ; SCOMP:inst|PC_STACK[1][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[6][4]                           ; SCOMP:inst|PC_STACK[7][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[5][0]                           ; SCOMP:inst|PC_STACK[6][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[5][0]                           ; SCOMP:inst|PC_STACK[4][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[2][2]                           ; SCOMP:inst|PC_STACK[3][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[2][8]                           ; SCOMP:inst|PC_STACK[1][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC[3]                                    ; SCOMP:inst|PC_STACK[0][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[8][4]                           ; SCOMP:inst|PC_STACK[9][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[6][9]                           ; SCOMP:inst|PC_STACK[5][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[4][2]                           ; SCOMP:inst|PC_STACK[5][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[3][3]                           ; SCOMP:inst|PC_STACK[4][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[1][9]                           ; SCOMP:inst|PC_STACK[2][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[1][4]                           ; SCOMP:inst|PC_STACK[2][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[7][9]                           ; SCOMP:inst|PC_STACK[8][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[7][7]                           ; SCOMP:inst|PC_STACK[8][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[8][3]                           ; SCOMP:inst|PC_STACK[7][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC_STACK[2][1]                           ; SCOMP:inst|PC_STACK[3][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[8][0]                           ; SCOMP:inst|PC_STACK[9][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[7][4]                           ; SCOMP:inst|PC_STACK[6][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[3][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[3][0]                           ; SCOMP:inst|PC_STACK[2][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC[5]                                    ; SCOMP:inst|PC_STACK[0][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC[2]                                    ; SCOMP:inst|PC_STACK[0][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[6][0]                           ; SCOMP:inst|PC_STACK[7][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[1][6]                           ; SCOMP:inst|PC_STACK[0][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC[0]                                    ; SCOMP:inst|PC_STACK[0][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[3][7]                           ; SCOMP:inst|PC_STACK[4][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[5][6]                           ; SCOMP:inst|PC_STACK[4][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[3][4]                           ; SCOMP:inst|PC_STACK[4][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[2][3]                           ; SCOMP:inst|PC_STACK[3][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[2][3]                           ; SCOMP:inst|PC_STACK[1][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[5][6]                           ; SCOMP:inst|PC_STACK[6][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[3][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[3][5]                           ; SCOMP:inst|PC_STACK[2][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[3][5]                           ; SCOMP:inst|PC_STACK[4][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.546 ns                                ; SCOMP:inst|STATE.DECODE                             ; SCOMP:inst|IO_WRITE_INT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; SCOMP:inst|STATE.EX_ILOAD                           ; SCOMP:inst|STATE.EX_LOAD   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.553 ns                                ; SCOMP:inst|STATE.FETCH                              ; SCOMP:inst|STATE.DECODE    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.587 ns                                ; SCOMP:inst|IR[14]                                   ; SCOMP:inst|STATE.EX_CALL   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.603 ns                 ;
; 0.594 ns                                ; SCOMP:inst|PC_STACK[7][10]                          ; SCOMP:inst|PC_STACK[6][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.610 ns                 ;
; 0.657 ns                                ; SCOMP:inst|PC_STACK[7][6]                           ; SCOMP:inst|PC_STACK[6][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; SCOMP:inst|PC_STACK[7][8]                           ; SCOMP:inst|PC_STACK[6][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; SCOMP:inst|PC_STACK[7][1]                           ; SCOMP:inst|PC_STACK[6][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; SCOMP:inst|PC_STACK[9][6]                           ; SCOMP:inst|PC_STACK[8][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[7][8]                           ; SCOMP:inst|PC_STACK[8][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[3][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; SCOMP:inst|PC_STACK[0][9]                           ; SCOMP:inst|PC[9]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; SCOMP:inst|PC_STACK[1][10]                          ; SCOMP:inst|PC_STACK[0][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[7][1]                           ; SCOMP:inst|PC_STACK[8][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[7][5]                           ; SCOMP:inst|PC_STACK[6][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[5][4]                           ; SCOMP:inst|PC_STACK[6][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[5][4]                           ; SCOMP:inst|PC_STACK[4][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; SCOMP:inst|PC_STACK[1][10]                          ; SCOMP:inst|PC_STACK[2][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; SCOMP:inst|PC_STACK[8][8]                           ; SCOMP:inst|PC_STACK[7][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; SCOMP:inst|PC_STACK[4][6]                           ; SCOMP:inst|PC_STACK[3][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[8][6]                           ; SCOMP:inst|PC_STACK[7][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[5][7]                           ; SCOMP:inst|PC_STACK[6][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[5][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[8][7]                           ; SCOMP:inst|PC_STACK[7][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[5][10]                          ; SCOMP:inst|PC_STACK[6][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[6][10]                          ; SCOMP:inst|PC_STACK[5][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[1][1]                           ; SCOMP:inst|PC_STACK[0][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; SCOMP:inst|PC_STACK[4][10]                          ; SCOMP:inst|PC_STACK[3][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; SCOMP:inst|PC_STACK[3][1]                           ; SCOMP:inst|PC_STACK[2][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[5][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[3][1]                           ; SCOMP:inst|PC_STACK[4][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[0][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[0][3]                           ; SCOMP:inst|PC[3]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[0][2]                           ; SCOMP:inst|PC_STACK[1][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[8][3]                           ; SCOMP:inst|PC_STACK[9][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[0][1]                           ; SCOMP:inst|PC_STACK[1][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[0][1]                           ; SCOMP:inst|PC[1]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; SCOMP:inst|PC_STACK[8][8]                           ; SCOMP:inst|PC_STACK[9][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; SCOMP:inst|PC_STACK[8][6]                           ; SCOMP:inst|PC_STACK[9][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.675 ns                                ; SCOMP:inst|PC_STACK[8][2]                           ; SCOMP:inst|PC_STACK[9][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; SCOMP:inst|STATE.EX_STORE                           ; SCOMP:inst|STATE.EX_STORE2 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.704 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[5][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.705 ns                                ; SCOMP:inst|PC_STACK[7][4]                           ; SCOMP:inst|PC_STACK[8][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.722 ns                 ;
; 0.705 ns                                ; SCOMP:inst|PC_STACK[3][6]                           ; SCOMP:inst|PC_STACK[2][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.720 ns                 ;
; 0.709 ns                                ; SCOMP:inst|IR[12]                                   ; SCOMP:inst|STATE.EX_RETURN ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.711 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_ADD    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.727 ns                 ;
; 0.714 ns                                ; SCOMP:inst|PC_STACK[0][7]                           ; SCOMP:inst|PC_STACK[1][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.729 ns                 ;
; 0.714 ns                                ; SCOMP:inst|PC_STACK[0][7]                           ; SCOMP:inst|PC[7]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.729 ns                 ;
; 0.715 ns                                ; SCOMP:inst|PC_STACK[1][9]                           ; SCOMP:inst|PC_STACK[0][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.730 ns                 ;
; 0.718 ns                                ; SCOMP:inst|PC[7]                                    ; SCOMP:inst|PC_STACK[0][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; SCOMP:inst|PC_STACK[8][7]                           ; SCOMP:inst|PC_STACK[9][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.720 ns                                ; SCOMP:inst|PC_STACK[4][7]                           ; SCOMP:inst|PC_STACK[5][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.735 ns                 ;
; 0.797 ns                                ; SCOMP:inst|PC_STACK[5][2]                           ; SCOMP:inst|PC_STACK[4][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; SCOMP:inst|PC_STACK[0][0]                           ; SCOMP:inst|PC[0]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; SCOMP:inst|PC_STACK[9][4]                           ; SCOMP:inst|PC_STACK[8][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; SCOMP:inst|PC_STACK[6][1]                           ; SCOMP:inst|PC_STACK[5][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; SCOMP:inst|PC[9]                                    ; SCOMP:inst|PC_STACK[0][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.804 ns                                ; SCOMP:inst|PC_STACK[8][5]                           ; SCOMP:inst|PC_STACK[7][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; SCOMP:inst|PC_STACK[6][3]                           ; SCOMP:inst|PC_STACK[7][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; SCOMP:inst|PC_STACK[6][7]                           ; SCOMP:inst|PC_STACK[5][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; SCOMP:inst|PC_STACK[5][1]                           ; SCOMP:inst|PC_STACK[4][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_RETURN ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; SCOMP:inst|PC_STACK[9][9]                           ; SCOMP:inst|PC_STACK[8][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; SCOMP:inst|PC_STACK[9][2]                           ; SCOMP:inst|PC_STACK[8][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; SCOMP:inst|PC_STACK[2][5]                           ; SCOMP:inst|PC_STACK[3][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; SCOMP:inst|PC_STACK[2][7]                           ; SCOMP:inst|PC_STACK[1][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; SCOMP:inst|PC_STACK[6][0]                           ; SCOMP:inst|PC_STACK[5][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; SCOMP:inst|PC_STACK[6][3]                           ; SCOMP:inst|PC_STACK[5][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[4][6]                           ; SCOMP:inst|PC_STACK[5][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[2][6]                           ; SCOMP:inst|PC_STACK[1][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; SCOMP:inst|PC_STACK[2][1]                           ; SCOMP:inst|PC_STACK[1][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[5][1]                           ; SCOMP:inst|PC_STACK[6][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[4][9]                           ; SCOMP:inst|PC_STACK[5][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; SCOMP:inst|PC_STACK[5][9]                           ; SCOMP:inst|PC_STACK[4][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[7][5]                           ; SCOMP:inst|PC_STACK[8][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; SCOMP:inst|PC_STACK[5][9]                           ; SCOMP:inst|PC_STACK[6][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; SCOMP:inst|IR[14]                                   ; SCOMP:inst|STATE.EX_SUB    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; SCOMP:inst|PC_STACK[8][1]                           ; SCOMP:inst|PC_STACK[7][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[8][2]                           ; SCOMP:inst|PC_STACK[7][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SCOMP:inst|PC_STACK[4][9]                           ; SCOMP:inst|PC_STACK[3][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; SCOMP:inst|PC_STACK[1][3]                           ; SCOMP:inst|PC_STACK[2][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; SCOMP:inst|PC_STACK[1][1]                           ; SCOMP:inst|PC_STACK[2][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; SCOMP:inst|PC_STACK[0][5]                           ; SCOMP:inst|PC_STACK[1][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; SCOMP:inst|PC_STACK[0][5]                           ; SCOMP:inst|PC[5]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; SCOMP:inst|PC_STACK[5][3]                           ; SCOMP:inst|PC_STACK[4][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; SCOMP:inst|PC_STACK[1][3]                           ; SCOMP:inst|PC_STACK[0][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; SCOMP:inst|PC[1]                                    ; SCOMP:inst|PC_STACK[0][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; SCOMP:inst|PC_STACK[5][3]                           ; SCOMP:inst|PC_STACK[6][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; SCOMP:inst|IR[12]                                   ; SCOMP:inst|STATE.EX_ADD    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; SCOMP:inst|STATE.DECODE                             ; SCOMP:inst|STATE.FETCH     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.825 ns                                ; SCOMP:inst|IR[14]                                   ; SCOMP:inst|STATE.EX_SHIFT  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.831 ns                                ; SCOMP:inst|PC_STACK[8][10]                          ; SCOMP:inst|PC_STACK[7][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.846 ns                 ;
; 0.836 ns                                ; SCOMP:inst|PC_STACK[9][10]                          ; SCOMP:inst|PC_STACK[8][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; SCOMP:inst|PC_STACK[9][7]                           ; SCOMP:inst|PC_STACK[8][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; SCOMP:inst|PC_STACK[7][6]                           ; SCOMP:inst|PC_STACK[8][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SCOMP:inst|PC_STACK[2][9]                           ; SCOMP:inst|PC_STACK[3][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SCOMP:inst|PC_STACK[4][1]                           ; SCOMP:inst|PC_STACK[3][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SCOMP:inst|PC_STACK[3][9]                           ; SCOMP:inst|PC_STACK[2][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; SCOMP:inst|PC_STACK[6][8]                           ; SCOMP:inst|PC_STACK[7][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; SCOMP:inst|PC_STACK[6][8]                           ; SCOMP:inst|PC_STACK[5][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; SCOMP:inst|PC_STACK[4][1]                           ; SCOMP:inst|PC_STACK[5][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; SCOMP:inst|PC_STACK[9][5]                           ; SCOMP:inst|PC_STACK[8][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[8][9]                           ; SCOMP:inst|PC_STACK[7][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[7][2]                           ; SCOMP:inst|PC_STACK[6][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; SCOMP:inst|PC_STACK[3][6]                           ; SCOMP:inst|PC_STACK[4][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; SCOMP:inst|PC_STACK[6][2]                           ; SCOMP:inst|PC_STACK[7][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SCOMP:inst|PC_STACK[3][9]                           ; SCOMP:inst|PC_STACK[4][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SCOMP:inst|PC_STACK[3][8]                           ; SCOMP:inst|PC_STACK[4][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SCOMP:inst|PC_STACK[0][6]                           ; SCOMP:inst|PC_STACK[1][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; SCOMP:inst|PC_STACK[4][2]                           ; SCOMP:inst|PC_STACK[3][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; SCOMP:inst|PC_STACK[6][5]                           ; SCOMP:inst|PC_STACK[7][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SCOMP:inst|PC_STACK[3][8]                           ; SCOMP:inst|PC_STACK[2][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SCOMP:inst|PC_STACK[1][6]                           ; SCOMP:inst|PC_STACK[2][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SCOMP:inst|PC_STACK[2][9]                           ; SCOMP:inst|PC_STACK[1][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[7][3]                           ; SCOMP:inst|PC_STACK[6][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[6][5]                           ; SCOMP:inst|PC_STACK[5][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; SCOMP:inst|PC_STACK[1][2]                           ; SCOMP:inst|PC_STACK[0][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; SCOMP:inst|PC_STACK[7][0]                           ; SCOMP:inst|PC_STACK[8][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; SCOMP:inst|PC_STACK[8][0]                           ; SCOMP:inst|PC_STACK[7][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; SCOMP:inst|PC_STACK[4][10]                          ; SCOMP:inst|PC_STACK[5][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; SCOMP:inst|PC_STACK[4][4]                           ; SCOMP:inst|PC_STACK[3][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; SCOMP:inst|STATE.EX_STORE                           ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[7][2]                           ; SCOMP:inst|PC_STACK[8][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[6][2]                           ; SCOMP:inst|PC_STACK[5][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[1][0]                           ; SCOMP:inst|PC_STACK[2][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[0][8]                           ; SCOMP:inst|PC_STACK[1][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[2][0]                           ; SCOMP:inst|PC_STACK[1][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[1][5]                           ; SCOMP:inst|PC_STACK[0][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC[4]                                    ; SCOMP:inst|PC_STACK[0][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; SCOMP:inst|PC_STACK[1][0]                           ; SCOMP:inst|PC_STACK[0][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; SCOMP:inst|PC_STACK[4][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; SCOMP:inst|PC_STACK[3][4]                           ; SCOMP:inst|PC_STACK[2][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; SCOMP:inst|PC[8]                                    ; SCOMP:inst|PC_STACK[0][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.862 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_50'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -3.463 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~159 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.761 ns                   ; 2.298 ns                 ;
; -3.428 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~175 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.732 ns                   ; 2.304 ns                 ;
; -3.400 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~165 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.760 ns                   ; 2.360 ns                 ;
; -3.386 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.505 ns                   ; 2.119 ns                 ;
; -3.354 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~151 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.935 ns                   ; 2.581 ns                 ;
; -3.279 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~167 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.879 ns                   ; 2.600 ns                 ;
; -3.262 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~215 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.582 ns                   ; 2.320 ns                 ;
; -3.246 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~485 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.372 ns                   ; 2.126 ns                 ;
; -3.240 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~149 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.883 ns                   ; 2.643 ns                 ;
; -3.236 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~143 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.540 ns                   ; 2.304 ns                 ;
; -3.215 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.842 ns                   ; 2.627 ns                 ;
; -3.205 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.299 ns                 ;
; -3.204 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~415 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.825 ns                   ; 2.621 ns                 ;
; -3.124 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.751 ns                   ; 2.627 ns                 ;
; -3.117 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~135 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.424 ns                   ; 2.307 ns                 ;
; -3.086 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.394 ns                   ; 2.308 ns                 ;
; -3.060 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~405 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.947 ns                   ; 2.887 ns                 ;
; -3.060 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~209 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.708 ns                   ; 2.648 ns                 ;
; -3.045 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~12  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.459 ns                 ;
; -3.034 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 2.807 ns                 ;
; -3.020 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~421 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.149 ns                   ; 2.129 ns                 ;
; -2.999 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~412 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.806 ns                   ; 2.807 ns                 ;
; -2.981 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~150 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.754 ns                   ; 2.773 ns                 ;
; -2.950 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.526 ns                   ; 2.576 ns                 ;
; -2.945 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.498 ns                   ; 2.553 ns                 ;
; -2.943 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.750 ns                   ; 2.807 ns                 ;
; -2.923 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~481 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.387 ns                   ; 2.464 ns                 ;
; -2.907 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~401 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.815 ns                   ; 2.908 ns                 ;
; -2.906 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~198 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.664 ns                   ; 2.758 ns                 ;
; -2.902 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~407 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.822 ns                   ; 2.920 ns                 ;
; -2.882 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~148 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.754 ns                   ; 2.872 ns                 ;
; -2.879 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~209 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.707 ns                   ; 2.828 ns                 ;
; -2.865 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~214 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.628 ns                   ; 2.763 ns                 ;
; -2.847 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~402 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.938 ns                   ; 3.091 ns                 ;
; -2.842 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~402 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.910 ns                   ; 3.068 ns                 ;
; -2.837 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~151 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.930 ns                   ; 3.093 ns                 ;
; -2.829 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~413 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.784 ns                   ; 2.955 ns                 ;
; -2.826 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~152 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.773 ns                   ; 2.947 ns                 ;
; -2.809 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~146 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.762 ns                   ; 2.953 ns                 ;
; -2.807 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.697 ns                 ;
; -2.807 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~404 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.962 ns                   ; 3.155 ns                 ;
; -2.804 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.502 ns                   ; 2.698 ns                 ;
; -2.804 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~146 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.734 ns                   ; 2.930 ns                 ;
; -2.767 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~7   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.659 ns                   ; 2.892 ns                 ;
; -2.762 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~167 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.874 ns                   ; 3.112 ns                 ;
; -2.752 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~129 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.384 ns                   ; 2.632 ns                 ;
; -2.745 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~215 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.577 ns                   ; 2.832 ns                 ;
; -2.742 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~133 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.380 ns                   ; 2.638 ns                 ;
; -2.742 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~481 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.386 ns                   ; 2.644 ns                 ;
; -2.740 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~413 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.784 ns                   ; 3.044 ns                 ;
; -2.735 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~239 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.546 ns                   ; 2.811 ns                 ;
; -2.734 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~156 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.895 ns                   ; 3.161 ns                 ;
; -2.729 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~15  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.528 ns                   ; 2.799 ns                 ;
; -2.727 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~295 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.336 ns                   ; 2.609 ns                 ;
; -2.726 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~401 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.814 ns                   ; 3.088 ns                 ;
; -2.719 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~207 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.533 ns                   ; 2.814 ns                 ;
; -2.715 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~159 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.761 ns                   ; 3.046 ns                 ;
; -2.703 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~353 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.817 ns                   ; 2.114 ns                 ;
; -2.682 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~217 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.559 ns                   ; 2.877 ns                 ;
; -2.680 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~175 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.732 ns                   ; 3.052 ns                 ;
; -2.679 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~172 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.162 ns                 ;
; -2.673 ns                               ; SRAM_CONTROLLER:inst7|DATA[9]                       ; CHIP_EMULATOR:inst4|SRAM~217 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.589 ns                   ; 2.916 ns                 ;
; -2.670 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.834 ns                 ;
; -2.668 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~168 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.896 ns                   ; 3.228 ns                 ;
; -2.662 ns                               ; SRAM_CONTROLLER:inst7|DATA[8]                       ; CHIP_EMULATOR:inst4|SRAM~152 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.779 ns                   ; 3.117 ns                 ;
; -2.655 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~199 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.536 ns                   ; 2.881 ns                 ;
; -2.647 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~49  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.385 ns                   ; 2.738 ns                 ;
; -2.639 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~290 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.216 ns                   ; 2.577 ns                 ;
; -2.639 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~193 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.532 ns                   ; 2.893 ns                 ;
; -2.636 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.205 ns                 ;
; -2.634 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~290 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.188 ns                   ; 2.554 ns                 ;
; -2.633 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.839 ns                   ; 3.206 ns                 ;
; -2.630 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~417 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.283 ns                   ; 2.653 ns                 ;
; -2.629 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~5   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.543 ns                   ; 2.914 ns                 ;
; -2.615 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~357 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.961 ns                   ; 2.346 ns                 ;
; -2.614 ns                               ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~150 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.754 ns                   ; 3.140 ns                 ;
; -2.607 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~63  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.406 ns                   ; 2.799 ns                 ;
; -2.600 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~135 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.419 ns                   ; 2.819 ns                 ;
; -2.595 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~162 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.746 ns                   ; 3.151 ns                 ;
; -2.592 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~231 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.481 ns                   ; 2.889 ns                 ;
; -2.590 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~162 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.718 ns                   ; 3.128 ns                 ;
; -2.588 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~486 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.374 ns                   ; 2.786 ns                 ;
; -2.586 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~148 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.739 ns                   ; 3.153 ns                 ;
; -2.571 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~129 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.383 ns                   ; 2.812 ns                 ;
; -2.567 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~492 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.522 ns                   ; 2.955 ns                 ;
; -2.562 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.942 ns                 ;
; -2.553 ns                               ; SRAM_CONTROLLER:inst7|DATA[3]                       ; CHIP_EMULATOR:inst4|SRAM~403 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.756 ns                   ; 3.203 ns                 ;
; -2.552 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.526 ns                   ; 2.974 ns                 ;
; -2.549 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~166 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.928 ns                   ; 3.379 ns                 ;
; -2.545 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.750 ns                   ; 3.205 ns                 ;
; -2.542 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.748 ns                   ; 3.206 ns                 ;
; -2.540 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~293 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.183 ns                   ; 2.643 ns                 ;
; -2.539 ns                               ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~198 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.664 ns                   ; 3.125 ns                 ;
; -2.522 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~353 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.816 ns                   ; 2.294 ns                 ;
; -2.518 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~151 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.930 ns                   ; 3.412 ns                 ;
; -2.516 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~53  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.426 ns                   ; 2.910 ns                 ;
; -2.514 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~255 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.036 ns                   ; 2.522 ns                 ;
; -2.512 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 2.992 ns                 ;
; -2.512 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~6   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.515 ns                   ; 3.003 ns                 ;
; -2.511 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~404 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.947 ns                   ; 3.436 ns                 ;
; -2.506 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~55  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.391 ns                   ; 2.885 ns                 ;
; -2.505 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~171 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.938 ns                   ; 3.433 ns                 ;
; -2.504 ns                               ; SRAM_CONTROLLER:inst7|DATA[8]                       ; CHIP_EMULATOR:inst4|SRAM~168 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.902 ns                   ; 3.398 ns                 ;
; -2.500 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~165 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.752 ns                   ; 3.252 ns                 ;
; -2.499 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.342 ns                 ;
; -2.498 ns                               ; SRAM_CONTROLLER:inst7|DATA[6]                       ; CHIP_EMULATOR:inst4|SRAM~214 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.628 ns                   ; 3.130 ns                 ;
; -2.488 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~143 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.540 ns                   ; 3.052 ns                 ;
; -2.488 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~484 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.360 ns                   ; 2.872 ns                 ;
; -2.486 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~225 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.382 ns                   ; 2.896 ns                 ;
; -2.481 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~209 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.707 ns                   ; 3.226 ns                 ;
; -2.478 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~209 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.705 ns                   ; 3.227 ns                 ;
; -2.470 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~221 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.573 ns                   ; 3.103 ns                 ;
; -2.466 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~49  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.384 ns                   ; 2.918 ns                 ;
; -2.465 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~165 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.752 ns                   ; 3.287 ns                 ;
; -2.458 ns                               ; SRAM_CONTROLLER:inst7|DATA[3]                       ; CHIP_EMULATOR:inst4|SRAM~227 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.483 ns                   ; 3.025 ns                 ;
; -2.458 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~193 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.531 ns                   ; 3.073 ns                 ;
; -2.456 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~415 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.825 ns                   ; 3.369 ns                 ;
; -2.449 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~417 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.282 ns                   ; 2.833 ns                 ;
; -2.449 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~402 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.938 ns                   ; 3.489 ns                 ;
; -2.443 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~167 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.874 ns                   ; 3.431 ns                 ;
; -2.439 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[16]                 ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 3.065 ns                 ;
; -2.436 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~11  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.646 ns                   ; 3.210 ns                 ;
; -2.431 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~487 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.348 ns                   ; 2.917 ns                 ;
; -2.427 ns                               ; SRAM_CONTROLLER:inst7|DATA[0]                       ; CHIP_EMULATOR:inst4|SRAM~0   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.556 ns                   ; 3.129 ns                 ;
; -2.426 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~215 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.577 ns                   ; 3.151 ns                 ;
; -2.424 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[10]                 ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 3.080 ns                 ;
; -2.422 ns                               ; SRAM_CONTROLLER:inst7|DATA[1]                       ; CHIP_EMULATOR:inst4|SRAM~241 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.872 ns                   ; 2.450 ns                 ;
; -2.419 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~232 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.365 ns                   ; 2.946 ns                 ;
; -2.415 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.526 ns                   ; 3.111 ns                 ;
; -2.415 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~230 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.544 ns                   ; 3.129 ns                 ;
; -2.411 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~146 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.762 ns                   ; 3.351 ns                 ;
; -2.408 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.750 ns                   ; 3.342 ns                 ;
; -2.405 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~148 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.737 ns                   ; 3.332 ns                 ;
; -2.404 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~54  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.413 ns                   ; 3.009 ns                 ;
; -2.399 ns                               ; SRAM_CONTROLLER:inst7|DATA[0]                       ; CHIP_EMULATOR:inst4|SRAM~48  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.385 ns                   ; 2.986 ns                 ;
; -2.397 ns                               ; SRAM_CONTROLLER:inst7|DATA[3]                       ; CHIP_EMULATOR:inst4|SRAM~51  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.420 ns                   ; 3.023 ns                 ;
; -2.391 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.450 ns                 ;
; -2.385 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[7]                  ; CHIP_EMULATOR:inst4|SRAM~407 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.817 ns                   ; 3.432 ns                 ;
; -2.384 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~216 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.607 ns                   ; 3.223 ns                 ;
; -2.383 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~152 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.773 ns                   ; 3.390 ns                 ;
; -2.382 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~406 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.945 ns                   ; 3.563 ns                 ;
; -2.381 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~221 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.573 ns                   ; 3.192 ns                 ;
; -2.379 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~155 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.805 ns                   ; 3.426 ns                 ;
; -2.379 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~425 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.256 ns                   ; 2.877 ns                 ;
; -2.375 ns                               ; SRAM_CONTROLLER:inst7|DATA[14]                      ; CHIP_EMULATOR:inst4|SRAM~174 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.726 ns                   ; 3.351 ns                 ;
; -2.375 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~219 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.586 ns                   ; 3.211 ns                 ;
; -2.373 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~1   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 3.131 ns                 ;
; -2.371 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~354 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.947 ns                   ; 2.576 ns                 ;
; -2.370 ns                               ; SRAM_CONTROLLER:inst7|DATA[9]                       ; CHIP_EMULATOR:inst4|SRAM~425 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.286 ns                   ; 2.916 ns                 ;
; -2.366 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~354 ; clk_50     ; clk_50   ; 0.000 ns                   ; 4.919 ns                   ; 2.553 ns                 ;
; -2.366 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[6]                  ; CHIP_EMULATOR:inst4|SRAM~422 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.139 ns                   ; 2.773 ns                 ;
; -2.357 ns                               ; SRAM_CONTROLLER:inst7|DATA[0]                       ; CHIP_EMULATOR:inst4|SRAM~400 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.968 ns                   ; 3.611 ns                 ;
; -2.352 ns                               ; SRAM_CONTROLLER:inst7|DATA[7]                       ; CHIP_EMULATOR:inst4|SRAM~423 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.269 ns                   ; 2.917 ns                 ;
; -2.346 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~485 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.364 ns                   ; 3.018 ns                 ;
; -2.344 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~481 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.386 ns                   ; 3.042 ns                 ;
; -2.344 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~209 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.707 ns                   ; 3.363 ns                 ;
; -2.341 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~481 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.384 ns                   ; 3.043 ns                 ;
; -2.341 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.500 ns                 ;
; -2.340 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~60  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.394 ns                   ; 3.054 ns                 ;
; -2.340 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~149 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.875 ns                   ; 3.535 ns                 ;
; -2.331 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~409 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.822 ns                   ; 3.491 ns                 ;
; -2.330 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~404 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.945 ns                   ; 3.615 ns                 ;
; -2.329 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~136 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.554 ns                   ; 3.225 ns                 ;
; -2.328 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~401 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.814 ns                   ; 3.486 ns                 ;
; -2.325 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~220 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.630 ns                   ; 3.305 ns                 ;
; -2.325 ns                               ; SRAM_CONTROLLER:inst7|WRITE_ENABLE                  ; CHIP_EMULATOR:inst4|SRAM~401 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.812 ns                   ; 3.487 ns                 ;
; -2.322 ns                               ; SRAM_CONTROLLER:inst7|DATA[9]                       ; CHIP_EMULATOR:inst4|SRAM~409 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.852 ns                   ; 3.530 ns                 ;
; -2.317 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~159 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.761 ns                   ; 3.444 ns                 ;
; -2.312 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~402 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.938 ns                   ; 3.626 ns                 ;
; -2.311 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~485 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.364 ns                   ; 3.053 ns                 ;
; -2.309 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[12]                 ; CHIP_EMULATOR:inst4|SRAM~300 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.241 ns                   ; 2.932 ns                 ;
; -2.308 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[8]                  ; CHIP_EMULATOR:inst4|SRAM~200 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.653 ns                   ; 3.345 ns                 ;
; -2.307 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.526 ns                   ; 3.219 ns                 ;
; -2.305 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~225 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.381 ns                   ; 3.076 ns                 ;
; -2.305 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~149 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.875 ns                   ; 3.570 ns                 ;
; -2.300 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[9]                  ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.750 ns                   ; 3.450 ns                 ;
; -2.299 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~12  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.504 ns                   ; 3.205 ns                 ;
; -2.298 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~13  ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.664 ns                   ; 3.366 ns                 ;
; -2.289 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~482 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.386 ns                   ; 3.097 ns                 ;
; -2.284 ns                               ; SRAM_CONTROLLER:inst7|DATA[2]                       ; CHIP_EMULATOR:inst4|SRAM~482 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.358 ns                   ; 3.074 ns                 ;
; -2.282 ns                               ; SRAM_CONTROLLER:inst7|DATA[10]                      ; CHIP_EMULATOR:inst4|SRAM~170 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.743 ns                   ; 3.461 ns                 ;
; -2.282 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[13]                 ; CHIP_EMULATOR:inst4|SRAM~175 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.732 ns                   ; 3.450 ns                 ;
; -2.281 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~4   ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.529 ns                   ; 3.248 ns                 ;
; -2.281 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~135 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.419 ns                   ; 3.138 ns                 ;
; -2.275 ns                               ; SRAM_CONTROLLER:inst7|DATA[0]                       ; CHIP_EMULATOR:inst4|SRAM~128 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.396 ns                   ; 3.121 ns                 ;
; -2.274 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[15]                 ; CHIP_EMULATOR:inst4|SRAM~146 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.762 ns                   ; 3.488 ns                 ;
; -2.270 ns                               ; SRAM_CONTROLLER:inst7|DATA[3]                       ; CHIP_EMULATOR:inst4|SRAM~195 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.474 ns                   ; 3.204 ns                 ;
; -2.269 ns                               ; SRAM_CONTROLLER:inst7|DATA[5]                       ; CHIP_EMULATOR:inst4|SRAM~197 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.638 ns                   ; 3.369 ns                 ;
; -2.268 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[16]                 ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.573 ns                 ;
; -2.260 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~132 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.421 ns                   ; 3.161 ns                 ;
; -2.259 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[11]                 ; CHIP_EMULATOR:inst4|SRAM~171 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.926 ns                   ; 3.667 ns                 ;
; -2.258 ns                               ; SRAM_CONTROLLER:inst7|DATA[0]                       ; CHIP_EMULATOR:inst4|SRAM~160 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.753 ns                   ; 3.495 ns                 ;
; -2.257 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~130 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.526 ns                   ; 3.269 ns                 ;
; -2.255 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~411 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.940 ns                   ; 3.685 ns                 ;
; -2.255 ns                               ; SRAM_CONTROLLER:inst7|DATA[8]                       ; CHIP_EMULATOR:inst4|SRAM~232 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.371 ns                   ; 3.116 ns                 ;
; -2.253 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[17]                 ; CHIP_EMULATOR:inst4|SRAM~412 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.806 ns                   ; 3.553 ns                 ;
; -2.253 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[10]                 ; CHIP_EMULATOR:inst4|SRAM~161 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.841 ns                   ; 3.588 ns                 ;
; -2.251 ns                               ; SRAM_CONTROLLER:inst7|DATA[11]                      ; CHIP_EMULATOR:inst4|SRAM~235 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.458 ns                   ; 3.207 ns                 ;
; -2.251 ns                               ; SRAM_CONTROLLER:inst7|DATA[4]                       ; CHIP_EMULATOR:inst4|SRAM~212 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.624 ns                   ; 3.373 ns                 ;
; -2.250 ns                               ; SRAM_CONTROLLER:inst7|SRAM_ADDR[5]                  ; CHIP_EMULATOR:inst4|SRAM~145 ; clk_50     ; clk_50   ; 0.000 ns                   ; 5.750 ns                   ; 3.500 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 17.647 ns  ; CHIP_EMULATOR:inst4|SRAM~162 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.574 ns  ; CHIP_EMULATOR:inst4|SRAM~172 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.558 ns  ; CHIP_EMULATOR:inst4|SRAM~2   ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.545 ns  ; CHIP_EMULATOR:inst4|SRAM~156 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.524 ns  ; CHIP_EMULATOR:inst4|SRAM~192 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.475 ns  ; CHIP_EMULATOR:inst4|SRAM~160 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.362 ns  ; CHIP_EMULATOR:inst4|SRAM~50  ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.358 ns  ; CHIP_EMULATOR:inst4|SRAM~224 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.356 ns  ; CHIP_EMULATOR:inst4|SRAM~401 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.317 ns  ; CHIP_EMULATOR:inst4|SRAM~400 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.289 ns  ; CHIP_EMULATOR:inst4|SRAM~204 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.260 ns  ; CHIP_EMULATOR:inst4|SRAM~195 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.248 ns  ; CHIP_EMULATOR:inst4|SRAM~140 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.244 ns  ; CHIP_EMULATOR:inst4|SRAM~0   ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.210 ns  ; CHIP_EMULATOR:inst4|SRAM~130 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.206 ns  ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.187 ns  ; CHIP_EMULATOR:inst4|SRAM~208 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.178 ns  ; CHIP_EMULATOR:inst4|SRAM~220 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.154 ns  ; CHIP_EMULATOR:inst4|SRAM~166 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.149 ns  ; CHIP_EMULATOR:inst4|SRAM~403 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.135 ns  ; CHIP_EMULATOR:inst4|SRAM~227 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.127 ns  ; CHIP_EMULATOR:inst4|SRAM~210 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.124 ns  ; CHIP_EMULATOR:inst4|SRAM~12  ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.086 ns  ; CHIP_EMULATOR:inst4|SRAM~194 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.079 ns  ; CHIP_EMULATOR:inst4|SRAM~128 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.077 ns  ; CHIP_EMULATOR:inst4|SRAM~155 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.061 ns  ; CHIP_EMULATOR:inst4|SRAM~3   ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.052 ns  ; CHIP_EMULATOR:inst4|SRAM~51  ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.988 ns  ; CHIP_EMULATOR:inst4|SRAM~480 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.983 ns  ; CHIP_EMULATOR:inst4|SRAM~411 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.964 ns  ; CHIP_EMULATOR:inst4|SRAM~407 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.956 ns  ; CHIP_EMULATOR:inst4|SRAM~402 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.920 ns  ; CHIP_EMULATOR:inst4|SRAM~147 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.902 ns  ; CHIP_EMULATOR:inst4|SRAM~144 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.880 ns  ; CHIP_EMULATOR:inst4|SRAM~408 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.832 ns  ; CHIP_EMULATOR:inst4|SRAM~203 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.829 ns  ; CHIP_EMULATOR:inst4|SRAM~146 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.814 ns  ; CHIP_EMULATOR:inst4|SRAM~171 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.811 ns  ; CHIP_EMULATOR:inst4|SRAM~199 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.802 ns  ; CHIP_EMULATOR:inst4|SRAM~302 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.783 ns  ; CHIP_EMULATOR:inst4|SRAM~236 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.774 ns  ; CHIP_EMULATOR:inst4|SRAM~295 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.765 ns  ; CHIP_EMULATOR:inst4|SRAM~494 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.747 ns  ; CHIP_EMULATOR:inst4|SRAM~417 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.746 ns  ; CHIP_EMULATOR:inst4|SRAM~7   ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.745 ns  ; CHIP_EMULATOR:inst4|SRAM~193 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.743 ns  ; CHIP_EMULATOR:inst4|SRAM~211 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.734 ns  ; CHIP_EMULATOR:inst4|SRAM~11  ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.725 ns  ; CHIP_EMULATOR:inst4|SRAM~139 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.708 ns  ; CHIP_EMULATOR:inst4|SRAM~416 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.707 ns  ; CHIP_EMULATOR:inst4|SRAM~235 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.669 ns  ; CHIP_EMULATOR:inst4|SRAM~134 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.651 ns  ; CHIP_EMULATOR:inst4|SRAM~296 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.645 ns  ; CHIP_EMULATOR:inst4|SRAM~430 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.612 ns  ; CHIP_EMULATOR:inst4|SRAM~5   ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.604 ns  ; CHIP_EMULATOR:inst4|SRAM~299 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.595 ns  ; CHIP_EMULATOR:inst4|SRAM~415 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.578 ns  ; CHIP_EMULATOR:inst4|SRAM~131 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.570 ns  ; CHIP_EMULATOR:inst4|SRAM~300 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.569 ns  ; CHIP_EMULATOR:inst4|SRAM~288 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.566 ns  ; CHIP_EMULATOR:inst4|SRAM~6   ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.557 ns  ; CHIP_EMULATOR:inst4|SRAM~290 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.550 ns  ; CHIP_EMULATOR:inst4|SRAM~226 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.547 ns  ; CHIP_EMULATOR:inst4|SRAM~482 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.540 ns  ; CHIP_EMULATOR:inst4|SRAM~67  ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.532 ns  ; CHIP_EMULATOR:inst4|SRAM~197 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.520 ns  ; CHIP_EMULATOR:inst4|SRAM~145 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.503 ns  ; CHIP_EMULATOR:inst4|SRAM~289 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.503 ns  ; CHIP_EMULATOR:inst4|SRAM~291 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.500 ns  ; CHIP_EMULATOR:inst4|SRAM~163 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.491 ns  ; CHIP_EMULATOR:inst4|SRAM~168 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.488 ns  ; CHIP_EMULATOR:inst4|SRAM~48  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.485 ns  ; CHIP_EMULATOR:inst4|SRAM~158 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.480 ns  ; CHIP_EMULATOR:inst4|SRAM~481 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.472 ns  ; CHIP_EMULATOR:inst4|SRAM~418 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.470 ns  ; CHIP_EMULATOR:inst4|SRAM~366 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.462 ns  ; CHIP_EMULATOR:inst4|SRAM~406 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.455 ns  ; CHIP_EMULATOR:inst4|SRAM~207 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.454 ns  ; CHIP_EMULATOR:inst4|SRAM~405 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.443 ns  ; CHIP_EMULATOR:inst4|SRAM~198 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.431 ns  ; CHIP_EMULATOR:inst4|SRAM~431 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.422 ns  ; CHIP_EMULATOR:inst4|SRAM~225 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.417 ns  ; CHIP_EMULATOR:inst4|SRAM~136 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.410 ns  ; CHIP_EMULATOR:inst4|SRAM~229 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.396 ns  ; CHIP_EMULATOR:inst4|SRAM~149 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.388 ns  ; CHIP_EMULATOR:inst4|SRAM~231 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.361 ns  ; CHIP_EMULATOR:inst4|SRAM~242 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.361 ns  ; CHIP_EMULATOR:inst4|SRAM~423 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.360 ns  ; CHIP_EMULATOR:inst4|SRAM~252 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.356 ns  ; CHIP_EMULATOR:inst4|SRAM~495 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.356 ns  ; CHIP_EMULATOR:inst4|SRAM~15  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.352 ns  ; CHIP_EMULATOR:inst4|SRAM~161 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.350 ns  ; CHIP_EMULATOR:inst4|SRAM~60  ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.348 ns  ; CHIP_EMULATOR:inst4|SRAM~8   ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.339 ns  ; CHIP_EMULATOR:inst4|SRAM~157 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 16.336 ns  ; CHIP_EMULATOR:inst4|SRAM~294 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.327 ns  ; CHIP_EMULATOR:inst4|SRAM~240 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.321 ns  ; CHIP_EMULATOR:inst4|SRAM~154 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 16.310 ns  ; CHIP_EMULATOR:inst4|SRAM~488 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.306 ns  ; CHIP_EMULATOR:inst4|SRAM~427 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.304 ns  ; CHIP_EMULATOR:inst4|SRAM~49  ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.296 ns  ; CHIP_EMULATOR:inst4|SRAM~412 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.289 ns  ; CHIP_EMULATOR:inst4|SRAM~409 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.288 ns  ; CHIP_EMULATOR:inst4|SRAM~419 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.284 ns  ; CHIP_EMULATOR:inst4|SRAM~170 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 16.283 ns  ; CHIP_EMULATOR:inst4|SRAM~428 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.271 ns  ; CHIP_EMULATOR:inst4|SRAM~214 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.249 ns  ; CHIP_EMULATOR:inst4|SRAM~303 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.248 ns  ; CHIP_EMULATOR:inst4|SRAM~151 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.238 ns  ; CHIP_EMULATOR:inst4|SRAM~307 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.238 ns  ; CHIP_EMULATOR:inst4|SRAM~213 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.236 ns  ; CHIP_EMULATOR:inst4|SRAM~371 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.236 ns  ; CHIP_EMULATOR:inst4|SRAM~10  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 16.233 ns  ; CHIP_EMULATOR:inst4|SRAM~334 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.231 ns  ; CHIP_EMULATOR:inst4|SRAM~53  ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.222 ns  ; CHIP_EMULATOR:inst4|SRAM~200 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.222 ns  ; CHIP_EMULATOR:inst4|SRAM~14  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.220 ns  ; CHIP_EMULATOR:inst4|SRAM~55  ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.202 ns  ; CHIP_EMULATOR:inst4|SRAM~219 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.201 ns  ; CHIP_EMULATOR:inst4|SRAM~59  ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 16.201 ns  ; CHIP_EMULATOR:inst4|SRAM~76  ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.199 ns  ; CHIP_EMULATOR:inst4|SRAM~167 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.195 ns  ; CHIP_EMULATOR:inst4|SRAM~239 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.178 ns  ; CHIP_EMULATOR:inst4|SRAM~164 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.177 ns  ; CHIP_EMULATOR:inst4|SRAM~159 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.172 ns  ; CHIP_EMULATOR:inst4|SRAM~352 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.153 ns  ; CHIP_EMULATOR:inst4|SRAM~354 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.153 ns  ; CHIP_EMULATOR:inst4|SRAM~212 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.141 ns  ; CHIP_EMULATOR:inst4|SRAM~364 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.132 ns  ; CHIP_EMULATOR:inst4|SRAM~230 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.130 ns  ; CHIP_EMULATOR:inst4|SRAM~209 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.125 ns  ; CHIP_EMULATOR:inst4|SRAM~492 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 16.117 ns  ; CHIP_EMULATOR:inst4|SRAM~358 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.115 ns  ; CHIP_EMULATOR:inst4|SRAM~1   ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.110 ns  ; CHIP_EMULATOR:inst4|SRAM~483 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.105 ns  ; CHIP_EMULATOR:inst4|SRAM~63  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 16.085 ns  ; CHIP_EMULATOR:inst4|SRAM~247 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.085 ns  ; CHIP_EMULATOR:inst4|SRAM~174 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 16.067 ns  ; CHIP_EMULATOR:inst4|SRAM~410 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 16.063 ns  ; CHIP_EMULATOR:inst4|SRAM~486 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.056 ns  ; CHIP_EMULATOR:inst4|SRAM~54  ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.055 ns  ; CHIP_EMULATOR:inst4|SRAM~4   ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.048 ns  ; CHIP_EMULATOR:inst4|SRAM~487 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.047 ns  ; CHIP_EMULATOR:inst4|SRAM~404 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.036 ns  ; CHIP_EMULATOR:inst4|SRAM~201 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.028 ns  ; CHIP_EMULATOR:inst4|SRAM~129 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.028 ns  ; CHIP_EMULATOR:inst4|SRAM~133 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.022 ns  ; CHIP_EMULATOR:inst4|SRAM~228 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.018 ns  ; CHIP_EMULATOR:inst4|SRAM~152 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.017 ns  ; CHIP_EMULATOR:inst4|SRAM~202 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 16.016 ns  ; CHIP_EMULATOR:inst4|SRAM~355 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 16.003 ns  ; CHIP_EMULATOR:inst4|SRAM~360 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.996 ns  ; CHIP_EMULATOR:inst4|SRAM~132 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.983 ns  ; CHIP_EMULATOR:inst4|SRAM~66  ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.971 ns  ; CHIP_EMULATOR:inst4|SRAM~218 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.939 ns  ; CHIP_EMULATOR:inst4|SRAM~251 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 15.928 ns  ; CHIP_EMULATOR:inst4|SRAM~56  ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.926 ns  ; CHIP_EMULATOR:inst4|SRAM~424 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.925 ns  ; CHIP_EMULATOR:inst4|SRAM~196 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.921 ns  ; CHIP_EMULATOR:inst4|SRAM~9   ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.914 ns  ; CHIP_EMULATOR:inst4|SRAM~165 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.912 ns  ; CHIP_EMULATOR:inst4|SRAM~320 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.911 ns  ; CHIP_EMULATOR:inst4|SRAM~375 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.900 ns  ; CHIP_EMULATOR:inst4|SRAM~234 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.893 ns  ; CHIP_EMULATOR:inst4|SRAM~322 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.872 ns  ; CHIP_EMULATOR:inst4|SRAM~135 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.870 ns  ; CHIP_EMULATOR:inst4|SRAM~298 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.869 ns  ; CHIP_EMULATOR:inst4|SRAM~62  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 15.865 ns  ; CHIP_EMULATOR:inst4|SRAM~115 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.864 ns  ; CHIP_EMULATOR:inst4|SRAM~52  ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.850 ns  ; CHIP_EMULATOR:inst4|SRAM~237 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 15.846 ns  ; CHIP_EMULATOR:inst4|SRAM~141 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 15.842 ns  ; CHIP_EMULATOR:inst4|SRAM~150 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.839 ns  ; CHIP_EMULATOR:inst4|SRAM~205 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 15.835 ns  ; CHIP_EMULATOR:inst4|SRAM~138 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.825 ns  ; CHIP_EMULATOR:inst4|SRAM~245 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.825 ns  ; CHIP_EMULATOR:inst4|SRAM~293 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.811 ns  ; CHIP_EMULATOR:inst4|SRAM~449 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.810 ns  ; CHIP_EMULATOR:inst4|SRAM~143 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 15.804 ns  ; CHIP_EMULATOR:inst4|SRAM~216 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.803 ns  ; CHIP_EMULATOR:inst4|SRAM~148 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.801 ns  ; CHIP_EMULATOR:inst4|SRAM~312 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.789 ns  ; CHIP_EMULATOR:inst4|SRAM~223 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 15.770 ns  ; CHIP_EMULATOR:inst4|SRAM~367 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 15.756 ns  ; CHIP_EMULATOR:inst4|SRAM~306 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.754 ns  ; CHIP_EMULATOR:inst4|SRAM~256 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.739 ns  ; CHIP_EMULATOR:inst4|SRAM~13  ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 15.737 ns  ; CHIP_EMULATOR:inst4|SRAM~243 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.735 ns  ; CHIP_EMULATOR:inst4|SRAM~257 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.722 ns  ; CHIP_EMULATOR:inst4|SRAM~267 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 15.719 ns  ; CHIP_EMULATOR:inst4|SRAM~491 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 15.714 ns  ; CHIP_EMULATOR:inst4|SRAM~58  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.709 ns  ; CHIP_EMULATOR:inst4|SRAM~215 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.709 ns  ; CHIP_EMULATOR:inst4|SRAM~447 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 15.703 ns  ; CHIP_EMULATOR:inst4|SRAM~153 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.699 ns  ; CHIP_EMULATOR:inst4|SRAM~434 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.695 ns  ; CHIP_EMULATOR:inst4|SRAM~292 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.691 ns  ; CHIP_EMULATOR:inst4|SRAM~137 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 15.678 ns  ; CHIP_EMULATOR:inst4|SRAM~362 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 15.663 ns  ; CHIP_EMULATOR:inst4|SRAM~353 ; SRAM_DQ[1]  ; clk_50     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 03 14:59:49 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~247" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~215" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~183" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~167" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~439" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~503" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~487" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~359" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~374" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~502" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~470" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~342" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~102" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~118" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~230" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~246" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~199" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~231" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~87" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~119" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~39" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~55" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~135" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~151" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~375" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~311" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~327" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~455" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~471" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~407" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~423" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~295" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~310" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~438" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~390" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~454" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~486" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~422" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~278" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~406" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~86" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~70" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~198" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~214" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~22" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~54" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~182" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~150" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~103" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~71" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~23" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~7" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~391" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~263" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~343" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~279" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~262" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~326" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~358" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~294" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~6" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~38" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~166" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~134" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~370" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~498" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~466" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~338" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~98" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~114" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~242" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~226" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~372" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~500" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~468" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~340" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~100" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~116" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~244" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~228" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~357" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~485" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~437" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~501" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~165" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~181" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~245" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~213" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~241" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~209" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~161" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~177" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~497" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~433" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~353" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~481" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~306" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~434" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~274" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~402" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~386" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~450" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~482" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~418" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~82" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~66" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~50" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~18" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~178" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~146" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~194" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~210" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~211" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~243" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~179" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~163" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~483" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~355" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~499" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~435" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~436" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~308" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~388" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~452" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~484" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~420" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~276" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~404" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~84" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~68" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~212" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~196" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~180" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~148" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~52" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~20" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~421" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~293" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~373" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~309" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~325" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~453" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~469" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~405" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~133" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~149" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~85" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~117" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~37" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~53" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~229" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~197" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~104" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~120" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~232" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~248" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~504" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~376" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~472" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~344" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~441" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~505" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~361" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~489" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~217" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~249" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~185" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~169" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~96" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~112" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~224" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~240" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~496" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~368" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~336" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~464" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~106" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~122" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~234" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~250" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~378" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~506" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~346" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~474" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~447" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~511" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~367" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~495" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~255" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~223" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~191" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~175" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~193" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~225" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~145" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~129" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~113" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~81" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~33" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~49" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~305" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~369" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~289" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~417" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~449" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~321" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~465" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~401" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~507" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~443" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~363" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~491" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~219" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~251" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~187" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~171" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~322" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~258" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~290" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~354" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~2" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~34" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~130" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~162" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~195" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~227" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~115" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~83" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~35" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~51" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~147" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~131" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~291" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~419" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~371" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~307" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~323" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~451" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~467" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~403" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~260" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~324" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~356" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~292" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~164" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~132" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~36" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~4" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~261" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~389" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~277" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~341" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~101" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~69" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~5" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~21" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~88" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~72" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~216" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~200" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~184" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~152" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~24" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~56" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~312" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~440" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~392" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~456" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~488" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~424" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~280" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~408" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~377" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~313" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~297" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~425" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~329" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~457" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~473" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~409" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~233" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~201" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~153" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~137" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~89" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~121" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~41" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~57" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~64" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~80" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~192" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~208" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~48" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~16" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~176" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~144" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~304" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~432" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~480" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~416" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~448" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~384" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~272" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~400" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~74" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~90" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~26" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~58" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~186" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~154" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~202" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~218" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~314" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~442" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~426" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~490" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~394" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~458" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~282" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~410" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~383" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~319" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~431" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~303" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~463" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~335" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~479" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~415" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~207" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~239" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~159" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~143" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~127" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~95" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~47" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~63" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~65" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~97" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~1" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~17" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~257" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~385" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~337" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~273" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~379" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~315" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~459" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~331" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~475" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~411" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~299" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~427" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~203" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~235" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~43" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~59" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~123" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~91" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~155" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~139" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~67" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~99" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~19" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~3" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~387" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~259" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~275" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~339" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~136" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~168" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~40" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~8" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~264" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~328" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~296" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~360" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~393" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~265" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~345" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~281" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~105" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~73" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~25" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~9" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~32" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~0" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~160" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~128" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~288" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~352" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~320" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~256" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~42" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~10" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~170" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~138" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~362" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~298" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~266" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~330" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~445" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~509" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~365" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~493" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~253" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~221" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~189" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~173" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~126" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~110" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~254" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~238" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~510" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~382" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~478" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~350" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~271" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~399" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~351" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~287" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~111" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~79" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~31" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~15" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~267" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~395" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~283" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~347" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~27" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~11" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~75" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~107" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~380" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~508" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~348" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~476" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~124" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~108" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~252" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~236" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~381" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~317" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~429" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~301" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~333" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~461" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~477" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~413" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~237" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~205" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~157" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~141" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~125" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~93" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~45" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~61" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~94" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~78" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~190" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~158" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~30" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~62" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~206" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~222" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~318" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~446" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~462" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~398" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~430" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~494" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~286" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~414" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~316" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~444" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~396" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~460" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~428" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~492" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~284" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~412" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~92" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~76" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~204" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~220" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~28" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~60" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~156" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~188" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~269" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~397" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~349" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~285" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~77" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~109" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~29" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~13" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~174" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~142" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~46" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~14" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~270" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~334" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~366" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~302" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~268" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~332" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~364" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~300" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~12" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~44" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~140" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~172" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~842" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~836" as buffer
    Info: Detected gated clock "rtl~10" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~838" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~841" as buffer
    Info: Detected gated clock "rtl~18" as buffer
    Info: Detected gated clock "rtl~17" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~835" as buffer
    Info: Detected gated clock "rtl~20" as buffer
    Info: Detected gated clock "rtl~26" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~843" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~840" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~846" as buffer
    Info: Detected gated clock "rtl~1" as buffer
    Info: Detected gated clock "rtl~2" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~833" as buffer
    Info: Detected gated clock "rtl~11" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~834" as buffer
    Info: Detected gated clock "rtl~14" as buffer
    Info: Detected gated clock "rtl~9" as buffer
    Info: Detected gated clock "rtl~13" as buffer
    Info: Detected gated clock "rtl~6" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~832" as buffer
    Info: Detected gated clock "rtl~22" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~837" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~839" as buffer
    Info: Detected gated clock "rtl~25" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~845" as buffer
    Info: Detected gated clock "rtl~16" as buffer
    Info: Detected gated clock "rtl~19" as buffer
    Info: Detected gated clock "rtl~27" as buffer
    Info: Detected gated clock "rtl~24" as buffer
    Info: Detected gated clock "rtl~30" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~847" as buffer
    Info: Detected gated clock "rtl~0" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~844" as buffer
    Info: Detected gated clock "rtl~8" as buffer
    Info: Detected gated clock "rtl~4" as buffer
    Info: Detected gated clock "rtl~12" as buffer
    Info: Detected gated clock "rtl~15" as buffer
    Info: Detected gated clock "rtl~7" as buffer
    Info: Detected gated clock "rtl~5" as buffer
    Info: Detected gated clock "rtl~21" as buffer
    Info: Detected gated clock "rtl~23" as buffer
    Info: Detected gated clock "rtl~29" as buffer
    Info: Detected gated clock "rtl~31" as buffer
    Info: Detected gated clock "rtl~28" as buffer
    Info: Detected gated clock "rtl~3" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[2]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[0]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[1]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[3]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_ADDR[4]" as buffer
    Info: Detected ripple clock "SRAM_CONTROLLER:inst7|SRAM_WE_N" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -3.43 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "CHIP_EMULATOR:inst4|SRAM~158" and destination register "SCOMP:inst|AC[14]"
    Info: + Largest register to register requirement is 1.538 ns
        Info: + Setup relationship between source and destination is 7.642 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clk_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -6.140 ns
            Info: + Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 9; REG Node = 'SCOMP:inst|AC[14]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.118 ns ( 79.77 % )
            Info: - Longest clock path from clock "clk_50" to source register is 8.795 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clk_50'
                Info: 2: + IC(1.468 ns) + CELL(0.787 ns) = 3.254 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[0]'
                Info: 3: + IC(0.764 ns) + CELL(0.275 ns) = 4.293 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~836'
                Info: 4: + IC(0.457 ns) + CELL(0.420 ns) = 5.170 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 1; COMB Node = 'rtl~1'
                Info: 5: + IC(2.019 ns) + CELL(0.000 ns) = 7.189 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'rtl~1clkctrl'
                Info: 6: + IC(1.331 ns) + CELL(0.275 ns) = 8.795 ns; Loc. = LCCOMB_X34_Y12_N10; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~158'
                Info: Total cell delay = 2.756 ns ( 31.34 % )
                Info: Total interconnect delay = 6.039 ns ( 68.66 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y12_N10; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~158'
        Info: 2: + IC(0.914 ns) + CELL(0.275 ns) = 1.189 ns; Loc. = LCCOMB_X29_Y12_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~545'
        Info: 3: + IC(0.266 ns) + CELL(0.275 ns) = 1.730 ns; Loc. = LCCOMB_X29_Y12_N16; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~548'
        Info: 4: + IC(0.260 ns) + CELL(0.271 ns) = 2.261 ns; Loc. = LCCOMB_X29_Y12_N28; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~551'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.659 ns; Loc. = LCCOMB_X29_Y12_N14; Fanout = 3; COMB Node = 'CHIP_EMULATOR:inst4|DATA[14]~30'
        Info: 6: + IC(0.275 ns) + CELL(0.275 ns) = 3.209 ns; Loc. = LCCOMB_X29_Y12_N18; Fanout = 1; COMB Node = 'SCOMP:inst|lpm_bustri:IO_BUS|dout[14]~2'
        Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 3.607 ns; Loc. = LCCOMB_X29_Y12_N12; Fanout = 3; COMB Node = 'SCOMP:inst|lpm_bustri:IO_BUS|dout[14]~3'
        Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 4.007 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'SCOMP:inst|Selector13~5'
        Info: 9: + IC(0.728 ns) + CELL(0.149 ns) = 4.884 ns; Loc. = LCCOMB_X29_Y13_N12; Fanout = 1; COMB Node = 'SCOMP:inst|Selector13~8'
        Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.968 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 9; REG Node = 'SCOMP:inst|AC[14]'
        Info: Total cell delay = 1.779 ns ( 35.81 % )
        Info: Total interconnect delay = 3.189 ns ( 64.19 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' along 506 path(s). See Report window for details.
Info: Slack time is 6.966 ns for clock "clk_50" between source register "SCOMP:inst|IR[6]" and destination register "SRAM_CONTROLLER:inst7|SRAM_WE_N"
    Info: + Largest register to register requirement is 12.617 ns
        Info: + Setup relationship between source and destination is 12.358 ns
            Info: + Latch edge is 30.000 ns
                Info: Clock period of Destination clock "clk_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 17.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.473 ns
            Info: + Shortest clock path from clock "clk_50" to destination register is 3.118 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clk_50'
                Info: 2: + IC(1.582 ns) + CELL(0.537 ns) = 3.118 ns; Loc. = LCFF_X31_Y16_N1; Fanout = 37; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_WE_N'
                Info: Total cell delay = 1.536 ns ( 49.26 % )
                Info: Total interconnect delay = 1.582 ns ( 50.74 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X37_Y16_N25; Fanout = 6; REG Node = 'SCOMP:inst|IR[6]'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y16_N25; Fanout = 6; REG Node = 'SCOMP:inst|IR[6]'
        Info: 2: + IC(1.044 ns) + CELL(0.275 ns) = 1.319 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 2; COMB Node = 'IO_DECODER:inst3|LessThan2~0'
        Info: 3: + IC(0.689 ns) + CELL(0.436 ns) = 2.444 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 4; COMB Node = 'IO_DECODER:inst3|SRAM_CTRL_OE~2'
        Info: 4: + IC(0.278 ns) + CELL(0.275 ns) = 2.997 ns; Loc. = LCCOMB_X37_Y18_N30; Fanout = 9; COMB Node = 'SRAM_CONTROLLER:inst7|Selector5~0'
        Info: 5: + IC(0.807 ns) + CELL(0.271 ns) = 4.075 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 1; COMB Node = 'SRAM_CONTROLLER:inst7|Selector1~2'
        Info: 6: + IC(1.210 ns) + CELL(0.366 ns) = 5.651 ns; Loc. = LCFF_X31_Y16_N1; Fanout = 37; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_WE_N'
        Info: Total cell delay = 1.623 ns ( 28.72 % )
        Info: Total interconnect delay = 4.028 ns ( 71.28 % )
Info: Minimum slack time is 391 ps for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "SCOMP:inst|AC[12]" and destination register "SCOMP:inst|AC[12]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 10; REG Node = 'SCOMP:inst|AC[12]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 1; COMB Node = 'SCOMP:inst|Selector15~6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 10; REG Node = 'SCOMP:inst|AC[12]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 10; REG Node = 'SCOMP:inst|AC[12]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X33_Y17_N9; Fanout = 10; REG Node = 'SCOMP:inst|AC[12]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -3.463 ns for clock "clk_50" between source register "SRAM_CONTROLLER:inst7|SRAM_ADDR[15]" and destination register "CHIP_EMULATOR:inst4|SRAM~159"
    Info: + Shortest register to register delay is 2.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N29; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[15]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y19_N28; Fanout = 3; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~26'
        Info: 3: + IC(1.009 ns) + CELL(0.242 ns) = 1.574 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 32; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~95'
        Info: 4: + IC(0.286 ns) + CELL(0.438 ns) = 2.298 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~159'
        Info: Total cell delay = 1.003 ns ( 43.65 % )
        Info: Total interconnect delay = 1.295 ns ( 56.35 % )
    Info: - Smallest register to register requirement is 5.761 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clk_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clk_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.011 ns
            Info: + Longest clock path from clock "clk_50" to destination register is 8.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clk_50'
                Info: 2: + IC(1.468 ns) + CELL(0.787 ns) = 3.254 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[0]'
                Info: 3: + IC(0.764 ns) + CELL(0.275 ns) = 4.293 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~836'
                Info: 4: + IC(0.457 ns) + CELL(0.420 ns) = 5.170 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 1; COMB Node = 'rtl~1'
                Info: 5: + IC(2.019 ns) + CELL(0.000 ns) = 7.189 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'rtl~1clkctrl'
                Info: 6: + IC(1.342 ns) + CELL(0.150 ns) = 8.681 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~159'
                Info: Total cell delay = 2.631 ns ( 30.31 % )
                Info: Total interconnect delay = 6.050 ns ( 69.69 % )
            Info: - Shortest clock path from clock "clk_50" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clk_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'clk_50~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X35_Y19_N29; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[15]'
                Info: Total cell delay = 1.536 ns ( 57.53 % )
                Info: Total interconnect delay = 1.134 ns ( 42.47 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement clk_50 along 4370 path(s). See Report window for details.
Info: tco from clock "clk_50" to destination pin "SRAM_DQ[2]" through register "CHIP_EMULATOR:inst4|SRAM~162" is 17.647 ns
    Info: + Longest clock path from clock "clk_50" to source register is 8.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'clk_50'
        Info: 2: + IC(1.468 ns) + CELL(0.787 ns) = 3.254 ns; Loc. = LCFF_X30_Y16_N31; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7|SRAM_ADDR[2]'
        Info: 3: + IC(0.782 ns) + CELL(0.150 ns) = 4.186 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~833'
        Info: 4: + IC(0.447 ns) + CELL(0.150 ns) = 4.783 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'rtl~0'
        Info: 5: + IC(2.369 ns) + CELL(0.000 ns) = 7.152 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'rtl~0clkctrl'
        Info: 6: + IC(1.364 ns) + CELL(0.150 ns) = 8.666 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~162'
        Info: Total cell delay = 2.236 ns ( 25.80 % )
        Info: Total interconnect delay = 6.430 ns ( 74.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~162'
        Info: 2: + IC(0.774 ns) + CELL(0.150 ns) = 0.924 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~784'
        Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 1.454 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~785'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.853 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~788'
        Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 2.381 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~791'
        Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 2.789 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[2]~77'
        Info: 7: + IC(1.062 ns) + CELL(0.245 ns) = 4.096 ns; Loc. = LCCOMB_X35_Y19_N30; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|DATA[2]~79'
        Info: 8: + IC(2.107 ns) + CELL(2.778 ns) = 8.981 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'SRAM_DQ[2]'
        Info: Total cell delay = 4.019 ns ( 44.75 % )
        Info: Total interconnect delay = 4.962 ns ( 55.25 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 518 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Fri Apr 03 14:59:50 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


