Warning (10268): Verilog HDL information at Channel.v(39): always construct contains both blocking and non-blocking assignments File: H:/1T7/1T7Fall/ECE241- Digital Systems/final project/modules/Channel.v Line: 39
