verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../relu_test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../relu_test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_relu_dx_0/sim/design_1_relu_dx_0.v" \
"../../../bd/design_1/ip/design_1_relu_dy_0/sim/design_1_relu_dy_0.v" \
"../../../bd/design_1/ip/design_1_relu_x_0/sim/design_1_relu_x_0.v" \
"../../../bd/design_1/ip/design_1_relu_y_0/sim/design_1_relu_y_0.v" \
"../../../../relu_test.gen/sources_1/bd/design_1/ipshared/02e6/hdl/verilog/relu_combined_control_s_axi.v" \
"../../../../relu_test.gen/sources_1/bd/design_1/ipshared/02e6/hdl/verilog/relu_combined.v" \
"../../../bd/design_1/ip/design_1_relu_combined_0_1/sim/design_1_relu_combined_0_1.v" \
"../../../../relu_test.gen/sources_1/bd/design_1/ipshared/e14f/hdl/verilog/InputLayer_control_s_axi.v" \
"../../../../relu_test.gen/sources_1/bd/design_1/ipshared/e14f/hdl/verilog/InputLayer_gmem_m_axi.v" \
"../../../../relu_test.gen/sources_1/bd/design_1/ipshared/e14f/hdl/verilog/InputLayer.v" \
"../../../bd/design_1/ip/design_1_InputLayer_0_0/sim/design_1_InputLayer_0_0.v" \
"../../../bd/design_1/ip/design_1_InputLayer_1_0/sim/design_1_InputLayer_1_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
