|MyDDR3Controller_example
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
mem_a[0] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[1] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[2] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[3] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[4] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[5] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[6] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[7] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[8] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[9] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[10] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[11] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[12] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[13] << MyDDR3Controller_example_if0:if0.mem_a
mem_a[14] << MyDDR3Controller_example_if0:if0.mem_a
mem_ba[0] << MyDDR3Controller_example_if0:if0.mem_ba
mem_ba[1] << MyDDR3Controller_example_if0:if0.mem_ba
mem_ba[2] << MyDDR3Controller_example_if0:if0.mem_ba
mem_ck[0] << MyDDR3Controller_example_if0:if0.mem_ck
mem_ck_n[0] << MyDDR3Controller_example_if0:if0.mem_ck_n
mem_cke[0] << MyDDR3Controller_example_if0:if0.mem_cke
mem_cs_n[0] << MyDDR3Controller_example_if0:if0.mem_cs_n
mem_dm[0] << MyDDR3Controller_example_if0:if0.mem_dm
mem_dm[1] << MyDDR3Controller_example_if0:if0.mem_dm
mem_ras_n[0] << MyDDR3Controller_example_if0:if0.mem_ras_n
mem_cas_n[0] << MyDDR3Controller_example_if0:if0.mem_cas_n
mem_we_n[0] << MyDDR3Controller_example_if0:if0.mem_we_n
mem_reset_n << MyDDR3Controller_example_if0:if0.mem_reset_n
mem_dq[0] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[1] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[2] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[3] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[4] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[5] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[6] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[7] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[8] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[9] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[10] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[11] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[12] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[13] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[14] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dq[15] <> MyDDR3Controller_example_if0:if0.mem_dq
mem_dqs[0] <> MyDDR3Controller_example_if0:if0.mem_dqs
mem_dqs[1] <> MyDDR3Controller_example_if0:if0.mem_dqs
mem_dqs_n[0] <> MyDDR3Controller_example_if0:if0.mem_dqs_n
mem_dqs_n[1] <> MyDDR3Controller_example_if0:if0.mem_dqs_n
mem_odt[0] << MyDDR3Controller_example_if0:if0.mem_odt
oct_rzqin => oct_rzqin.IN1
local_init_done << MyDDR3Controller_example_if0:if0.local_init_done
local_cal_success << MyDDR3Controller_example_if0:if0.local_cal_success
local_cal_fail << MyDDR3Controller_example_if0:if0.local_cal_fail
drv_status_pass << MyDDR3Controller_example_d0:d0.pass
drv_status_fail << MyDDR3Controller_example_d0:d0.fail
drv_status_test_complete << MyDDR3Controller_example_d0:d0.test_complete


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
afi_clk <= afi_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_half_clk <= afi_half_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_n <= afi_reset_n.DB_MAX_OUTPUT_PORT_TYPE
afi_reset_export_n <= MyDDR3Controller_example_if0_p0:p0.afi_reset_export_n
mem_a[0] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[1] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[2] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[3] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[4] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[5] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[6] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[7] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[8] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[9] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[10] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[11] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[12] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[13] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_a[14] <= MyDDR3Controller_example_if0_p0:p0.mem_a
mem_ba[0] <= MyDDR3Controller_example_if0_p0:p0.mem_ba
mem_ba[1] <= MyDDR3Controller_example_if0_p0:p0.mem_ba
mem_ba[2] <= MyDDR3Controller_example_if0_p0:p0.mem_ba
mem_ck[0] <= MyDDR3Controller_example_if0_p0:p0.mem_ck
mem_ck_n[0] <= MyDDR3Controller_example_if0_p0:p0.mem_ck_n
mem_cke[0] <= MyDDR3Controller_example_if0_p0:p0.mem_cke
mem_cs_n[0] <= MyDDR3Controller_example_if0_p0:p0.mem_cs_n
mem_dm[0] <= MyDDR3Controller_example_if0_p0:p0.mem_dm
mem_dm[1] <= MyDDR3Controller_example_if0_p0:p0.mem_dm
mem_ras_n[0] <= MyDDR3Controller_example_if0_p0:p0.mem_ras_n
mem_cas_n[0] <= MyDDR3Controller_example_if0_p0:p0.mem_cas_n
mem_we_n[0] <= MyDDR3Controller_example_if0_p0:p0.mem_we_n
mem_reset_n <= MyDDR3Controller_example_if0_p0:p0.mem_reset_n
mem_dq[0] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[1] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[2] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[3] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[4] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[5] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[6] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[7] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[8] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[9] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[10] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[11] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[12] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[13] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[14] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dq[15] <> MyDDR3Controller_example_if0_p0:p0.mem_dq
mem_dqs[0] <> MyDDR3Controller_example_if0_p0:p0.mem_dqs
mem_dqs[1] <> MyDDR3Controller_example_if0_p0:p0.mem_dqs
mem_dqs_n[0] <> MyDDR3Controller_example_if0_p0:p0.mem_dqs_n
mem_dqs_n[1] <> MyDDR3Controller_example_if0_p0:p0.mem_dqs_n
mem_odt[0] <= MyDDR3Controller_example_if0_p0:p0.mem_odt
avl_ready <= MyDDR3Controller_example_if0_c0:c0.avl_ready
avl_burstbegin => avl_burstbegin.IN1
avl_addr[0] => avl_addr[0].IN1
avl_addr[1] => avl_addr[1].IN1
avl_addr[2] => avl_addr[2].IN1
avl_addr[3] => avl_addr[3].IN1
avl_addr[4] => avl_addr[4].IN1
avl_addr[5] => avl_addr[5].IN1
avl_addr[6] => avl_addr[6].IN1
avl_addr[7] => avl_addr[7].IN1
avl_addr[8] => avl_addr[8].IN1
avl_addr[9] => avl_addr[9].IN1
avl_addr[10] => avl_addr[10].IN1
avl_addr[11] => avl_addr[11].IN1
avl_addr[12] => avl_addr[12].IN1
avl_addr[13] => avl_addr[13].IN1
avl_addr[14] => avl_addr[14].IN1
avl_addr[15] => avl_addr[15].IN1
avl_addr[16] => avl_addr[16].IN1
avl_addr[17] => avl_addr[17].IN1
avl_addr[18] => avl_addr[18].IN1
avl_addr[19] => avl_addr[19].IN1
avl_addr[20] => avl_addr[20].IN1
avl_addr[21] => avl_addr[21].IN1
avl_addr[22] => avl_addr[22].IN1
avl_addr[23] => avl_addr[23].IN1
avl_addr[24] => avl_addr[24].IN1
avl_addr[25] => avl_addr[25].IN1
avl_rdata_valid <= MyDDR3Controller_example_if0_c0:c0.avl_rdata_valid
avl_rdata[0] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[1] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[2] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[3] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[4] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[5] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[6] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[7] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[8] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[9] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[10] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[11] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[12] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[13] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[14] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[15] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[16] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[17] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[18] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[19] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[20] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[21] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[22] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[23] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[24] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[25] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[26] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[27] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[28] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[29] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[30] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[31] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[32] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[33] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[34] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[35] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[36] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[37] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[38] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[39] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[40] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[41] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[42] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[43] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[44] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[45] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[46] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[47] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[48] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[49] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[50] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[51] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[52] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[53] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[54] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[55] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[56] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[57] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[58] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[59] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[60] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[61] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[62] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_rdata[63] <= MyDDR3Controller_example_if0_c0:c0.avl_rdata
avl_wdata[0] => avl_wdata[0].IN1
avl_wdata[1] => avl_wdata[1].IN1
avl_wdata[2] => avl_wdata[2].IN1
avl_wdata[3] => avl_wdata[3].IN1
avl_wdata[4] => avl_wdata[4].IN1
avl_wdata[5] => avl_wdata[5].IN1
avl_wdata[6] => avl_wdata[6].IN1
avl_wdata[7] => avl_wdata[7].IN1
avl_wdata[8] => avl_wdata[8].IN1
avl_wdata[9] => avl_wdata[9].IN1
avl_wdata[10] => avl_wdata[10].IN1
avl_wdata[11] => avl_wdata[11].IN1
avl_wdata[12] => avl_wdata[12].IN1
avl_wdata[13] => avl_wdata[13].IN1
avl_wdata[14] => avl_wdata[14].IN1
avl_wdata[15] => avl_wdata[15].IN1
avl_wdata[16] => avl_wdata[16].IN1
avl_wdata[17] => avl_wdata[17].IN1
avl_wdata[18] => avl_wdata[18].IN1
avl_wdata[19] => avl_wdata[19].IN1
avl_wdata[20] => avl_wdata[20].IN1
avl_wdata[21] => avl_wdata[21].IN1
avl_wdata[22] => avl_wdata[22].IN1
avl_wdata[23] => avl_wdata[23].IN1
avl_wdata[24] => avl_wdata[24].IN1
avl_wdata[25] => avl_wdata[25].IN1
avl_wdata[26] => avl_wdata[26].IN1
avl_wdata[27] => avl_wdata[27].IN1
avl_wdata[28] => avl_wdata[28].IN1
avl_wdata[29] => avl_wdata[29].IN1
avl_wdata[30] => avl_wdata[30].IN1
avl_wdata[31] => avl_wdata[31].IN1
avl_wdata[32] => avl_wdata[32].IN1
avl_wdata[33] => avl_wdata[33].IN1
avl_wdata[34] => avl_wdata[34].IN1
avl_wdata[35] => avl_wdata[35].IN1
avl_wdata[36] => avl_wdata[36].IN1
avl_wdata[37] => avl_wdata[37].IN1
avl_wdata[38] => avl_wdata[38].IN1
avl_wdata[39] => avl_wdata[39].IN1
avl_wdata[40] => avl_wdata[40].IN1
avl_wdata[41] => avl_wdata[41].IN1
avl_wdata[42] => avl_wdata[42].IN1
avl_wdata[43] => avl_wdata[43].IN1
avl_wdata[44] => avl_wdata[44].IN1
avl_wdata[45] => avl_wdata[45].IN1
avl_wdata[46] => avl_wdata[46].IN1
avl_wdata[47] => avl_wdata[47].IN1
avl_wdata[48] => avl_wdata[48].IN1
avl_wdata[49] => avl_wdata[49].IN1
avl_wdata[50] => avl_wdata[50].IN1
avl_wdata[51] => avl_wdata[51].IN1
avl_wdata[52] => avl_wdata[52].IN1
avl_wdata[53] => avl_wdata[53].IN1
avl_wdata[54] => avl_wdata[54].IN1
avl_wdata[55] => avl_wdata[55].IN1
avl_wdata[56] => avl_wdata[56].IN1
avl_wdata[57] => avl_wdata[57].IN1
avl_wdata[58] => avl_wdata[58].IN1
avl_wdata[59] => avl_wdata[59].IN1
avl_wdata[60] => avl_wdata[60].IN1
avl_wdata[61] => avl_wdata[61].IN1
avl_wdata[62] => avl_wdata[62].IN1
avl_wdata[63] => avl_wdata[63].IN1
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1
avl_be[4] => avl_be[4].IN1
avl_be[5] => avl_be[5].IN1
avl_be[6] => avl_be[6].IN1
avl_be[7] => avl_be[7].IN1
avl_read_req => avl_read_req.IN1
avl_write_req => avl_write_req.IN1
avl_size[0] => avl_size[0].IN1
avl_size[1] => avl_size[1].IN1
avl_size[2] => avl_size[2].IN1
local_init_done <= MyDDR3Controller_example_if0_c0:c0.local_init_done
local_cal_success <= MyDDR3Controller_example_if0_c0:c0.local_cal_success
local_cal_fail <= MyDDR3Controller_example_if0_c0:c0.local_cal_fail
oct_rzqin => oct_rzqin.IN1
pll_mem_clk <= pll_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_write_clk <= pll_write_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
pll_write_clk_pre_phy_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_addr_cmd_clk <= pll_addr_cmd_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_config_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_mem_phy_clk <= pll_mem_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
afi_phy_clk <= afi_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_avl_phy_clk <= pll_avl_phy_clk.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_pll0:pll0
global_reset_n => pll1.I_RST
global_reset_n => pll1_phy.I_RST
global_reset_n => pll2.I_RST
global_reset_n => pll2_phy.I_RST
global_reset_n => pll3.I_RST
global_reset_n => pll4.I_RST
global_reset_n => pll6.I_RST
global_reset_n => pll6_phy.I_RST
global_reset_n => pll7.I_RST
pll_ref_clk => pll1.I_REFCLK
pll_ref_clk => pll1_phy.I_REFCLK
pll_ref_clk => pll2.I_REFCLK
pll_ref_clk => pll2_phy.I_REFCLK
pll_ref_clk => pll3.I_REFCLK
pll_ref_clk => pll4.I_REFCLK
pll_ref_clk => pll6.I_REFCLK
pll_ref_clk => pll6_phy.I_REFCLK
pll_ref_clk => pll7.I_REFCLK
pll_mem_clk <= pll2.O_OUTCLK
pll_write_clk <= pll3.O_OUTCLK
pll_write_clk_pre_phy_clk <= pll3.O_OUTCLK
pll_addr_cmd_clk <= pll4.O_OUTCLK
pll_avl_clk <= pll6.O_OUTCLK
pll_config_clk <= pll7.O_OUTCLK
pll_locked <= pll1.LOCKED
afi_half_clk <= <GND>
pll_mem_phy_clk <= pll2_phy.O_OUTCLK
afi_phy_clk <= pll1_phy.O_OUTCLK
pll_avl_phy_clk <= pll6_phy.O_OUTCLK
afi_clk <= afi_clk.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => ~NO_FANOUT~
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= MyDDR3Controller_example_if0_p0_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= MyDDR3Controller_example_if0_p0_memphy:umemphy.dll_clk
afi_reset_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.ctl_reset_n
afi_reset_export_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_addr[20] => afi_addr[20].IN1
afi_addr[21] => afi_addr[21].IN1
afi_addr[22] => afi_addr[22].IN1
afi_addr[23] => afi_addr[23].IN1
afi_addr[24] => afi_addr[24].IN1
afi_addr[25] => afi_addr[25].IN1
afi_addr[26] => afi_addr[26].IN1
afi_addr[27] => afi_addr[27].IN1
afi_addr[28] => afi_addr[28].IN1
afi_addr[29] => afi_addr[29].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_ba[3] => afi_ba[3].IN1
afi_ba[4] => afi_ba[4].IN1
afi_ba[5] => afi_ba[5].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_ras_n[1] => afi_ras_n[1].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_we_n[1] => afi_we_n[1].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_cas_n[1] => afi_cas_n[1].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_rst_n[1] => afi_rst_n[1].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_rdata[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[2] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[3] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[4] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[5] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[6] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[7] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[8] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[9] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[10] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[11] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[12] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[13] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[14] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[15] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[16] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[17] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[18] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[19] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[20] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[21] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[22] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[23] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[24] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[25] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[26] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[27] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[28] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[29] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[30] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[31] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[32] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[33] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[34] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[35] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[36] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[37] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[38] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[39] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[40] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[41] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[42] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[43] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[44] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[45] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[46] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[47] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[48] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[49] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[50] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[51] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[52] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[53] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[54] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[55] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[56] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[57] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[58] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[59] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[60] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[61] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[62] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata[63] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_valid[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata_valid
afi_rdata_valid[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.afi_rdata_valid
afi_cal_success <= afi_cal_success.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_fail <= afi_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[0] <= <VCC>
afi_wlat[1] <= <VCC>
afi_wlat[2] <= <GND>
afi_wlat[3] <= <GND>
afi_wlat[4] <= <GND>
afi_wlat[5] <= <GND>
afi_rlat[0] <= <GND>
afi_rlat[1] <= <GND>
afi_rlat[2] <= <GND>
afi_rlat[3] <= <GND>
afi_rlat[4] <= <GND>
afi_rlat[5] <= <GND>
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
mem_a[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[2] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[3] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[4] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[5] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[6] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[7] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[8] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[9] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[10] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[11] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[12] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[13] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_a[14] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_a
mem_ba[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ba
mem_ba[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ba
mem_ba[2] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ba
mem_ck[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ck
mem_ck_n[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ck_n
mem_cke[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_cke
mem_cs_n[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_cs_n
mem_dm[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dm
mem_dm[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dm
mem_ras_n[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_cas_n
mem_we_n[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_we_n
mem_dq[0] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[1] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[2] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[3] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[4] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[5] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[6] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[7] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[8] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[9] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[10] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[11] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[12] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[13] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[14] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dq[15] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dq
mem_dqs[0] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dqs
mem_dqs[1] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_dqs_n
mem_reset_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_reset_n
mem_odt[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.mem_odt
addr_cmd_clk <= pll_addr_cmd_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.reset_n_avl_clk
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_reset_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.capture_strobe_tracking
phy_clk <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_clk
phy_reset_n <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_reset_n
phy_read_latency_counter[0] => phy_read_latency_counter[0].IN1
phy_read_latency_counter[1] => phy_read_latency_counter[1].IN1
phy_read_latency_counter[2] => phy_read_latency_counter[2].IN1
phy_read_latency_counter[3] => phy_read_latency_counter[3].IN1
phy_read_latency_counter[4] => phy_read_latency_counter[4].IN1
phy_afi_wlat[0] => phy_afi_wlat[0].IN1
phy_afi_wlat[1] => phy_afi_wlat[1].IN1
phy_afi_wlat[2] => phy_afi_wlat[2].IN1
phy_afi_wlat[3] => phy_afi_wlat[3].IN1
phy_afi_wlat[4] => phy_afi_wlat[4].IN1
phy_afi_wlat[5] => phy_afi_wlat[5].IN1
phy_afi_rlat[0] => phy_afi_rlat[0].IN1
phy_afi_rlat[1] => phy_afi_rlat[1].IN1
phy_afi_rlat[2] => phy_afi_rlat[2].IN1
phy_afi_rlat[3] => phy_afi_rlat[3].IN1
phy_afi_rlat[4] => phy_afi_rlat[4].IN1
phy_afi_rlat[5] => phy_afi_rlat[5].IN1
phy_read_increment_vfifo_fr[0] => phy_read_increment_vfifo_fr[0].IN1
phy_read_increment_vfifo_fr[1] => phy_read_increment_vfifo_fr[1].IN1
phy_read_increment_vfifo_hr[0] => phy_read_increment_vfifo_hr[0].IN1
phy_read_increment_vfifo_hr[1] => phy_read_increment_vfifo_hr[1].IN1
phy_read_increment_vfifo_qr[0] => phy_read_increment_vfifo_qr[0].IN1
phy_read_increment_vfifo_qr[1] => phy_read_increment_vfifo_qr[1].IN1
phy_reset_mem_stable => phy_reset_mem_stable.IN1
phy_write_fr_cycle_shifts[0] => phy_write_fr_cycle_shifts[0].IN1
phy_write_fr_cycle_shifts[1] => phy_write_fr_cycle_shifts[1].IN1
phy_write_fr_cycle_shifts[2] => phy_write_fr_cycle_shifts[2].IN1
phy_write_fr_cycle_shifts[3] => phy_write_fr_cycle_shifts[3].IN1
phy_cal_debug_info[0] => phy_cal_debug_info[0].IN1
phy_cal_debug_info[1] => phy_cal_debug_info[1].IN1
phy_cal_debug_info[2] => phy_cal_debug_info[2].IN1
phy_cal_debug_info[3] => phy_cal_debug_info[3].IN1
phy_cal_debug_info[4] => phy_cal_debug_info[4].IN1
phy_cal_debug_info[5] => phy_cal_debug_info[5].IN1
phy_cal_debug_info[6] => phy_cal_debug_info[6].IN1
phy_cal_debug_info[7] => phy_cal_debug_info[7].IN1
phy_cal_debug_info[8] => phy_cal_debug_info[8].IN1
phy_cal_debug_info[9] => phy_cal_debug_info[9].IN1
phy_cal_debug_info[10] => phy_cal_debug_info[10].IN1
phy_cal_debug_info[11] => phy_cal_debug_info[11].IN1
phy_cal_debug_info[12] => phy_cal_debug_info[12].IN1
phy_cal_debug_info[13] => phy_cal_debug_info[13].IN1
phy_cal_debug_info[14] => phy_cal_debug_info[14].IN1
phy_cal_debug_info[15] => phy_cal_debug_info[15].IN1
phy_cal_debug_info[16] => phy_cal_debug_info[16].IN1
phy_cal_debug_info[17] => phy_cal_debug_info[17].IN1
phy_cal_debug_info[18] => phy_cal_debug_info[18].IN1
phy_cal_debug_info[19] => phy_cal_debug_info[19].IN1
phy_cal_debug_info[20] => phy_cal_debug_info[20].IN1
phy_cal_debug_info[21] => phy_cal_debug_info[21].IN1
phy_cal_debug_info[22] => phy_cal_debug_info[22].IN1
phy_cal_debug_info[23] => phy_cal_debug_info[23].IN1
phy_cal_debug_info[24] => phy_cal_debug_info[24].IN1
phy_cal_debug_info[25] => phy_cal_debug_info[25].IN1
phy_cal_debug_info[26] => phy_cal_debug_info[26].IN1
phy_cal_debug_info[27] => phy_cal_debug_info[27].IN1
phy_cal_debug_info[28] => phy_cal_debug_info[28].IN1
phy_cal_debug_info[29] => phy_cal_debug_info[29].IN1
phy_cal_debug_info[30] => phy_cal_debug_info[30].IN1
phy_cal_debug_info[31] => phy_cal_debug_info[31].IN1
phy_read_fifo_reset[0] => phy_read_fifo_reset[0].IN1
phy_read_fifo_reset[1] => phy_read_fifo_reset[1].IN1
phy_vfifo_rd_en_override[0] => phy_vfifo_rd_en_override[0].IN1
phy_vfifo_rd_en_override[1] => phy_vfifo_rd_en_override[1].IN1
phy_cal_success => afi_cal_success.IN1
phy_cal_fail => afi_cal_fail.IN1
phy_read_fifo_q[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[2] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[3] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[4] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[5] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[6] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[7] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[8] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[9] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[10] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[11] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[12] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[13] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[14] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[15] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[16] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[17] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[18] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[19] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[20] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[21] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[22] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[23] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[24] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[25] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[26] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[27] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[28] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[29] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[30] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[31] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[32] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[33] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[34] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[35] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[36] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[37] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[38] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[39] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[40] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[41] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[42] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[43] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[44] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[45] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[46] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[47] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[48] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[49] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[50] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[51] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[52] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[53] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[54] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[55] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[56] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[57] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[58] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[59] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[60] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[61] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[62] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
phy_read_fifo_q[63] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.phy_read_fifo_q
calib_skip_steps[0] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[1] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[2] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[3] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[4] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[5] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[6] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps
calib_skip_steps[7] <= MyDDR3Controller_example_if0_p0_memphy:umemphy.calib_skip_steps


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_reset_n <= MyDDR3Controller_example_if0_p0_reset:ureset.ctl_reset_n
ctl_reset_export_n <= MyDDR3Controller_example_if0_p0_reset:ureset.ctl_reset_export_n
pll_locked => pll_locked.IN1
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_addr[20] => afi_addr[20].IN1
afi_addr[21] => afi_addr[21].IN1
afi_addr[22] => afi_addr[22].IN1
afi_addr[23] => afi_addr[23].IN1
afi_addr[24] => afi_addr[24].IN1
afi_addr[25] => afi_addr[25].IN1
afi_addr[26] => afi_addr[26].IN1
afi_addr[27] => afi_addr[27].IN1
afi_addr[28] => afi_addr[28].IN1
afi_addr[29] => afi_addr[29].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_ba[3] => afi_ba[3].IN1
afi_ba[4] => afi_ba[4].IN1
afi_ba[5] => afi_ba[5].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_cas_n[1] => afi_cas_n[1].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_ras_n[1] => afi_ras_n[1].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_we_n[1] => afi_we_n[1].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_rst_n[1] => afi_rst_n[1].IN1
afi_mem_clk_disable[0] => _.IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_wlat[0] <= phy_afi_wlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[1] <= phy_afi_wlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[2] <= phy_afi_wlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[3] <= phy_afi_wlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[4] <= phy_afi_wlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[5] <= phy_afi_wlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[0] <= phy_afi_rlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[1] <= phy_afi_rlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[2] <= phy_afi_rlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[3] <= phy_afi_rlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[4] <= phy_afi_rlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[5] <= phy_afi_rlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_rdata[0] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[1] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[2] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[3] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[4] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[5] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[6] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[7] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[8] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[9] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[10] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[11] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[12] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[13] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[14] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[15] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[16] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[17] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[18] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[19] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[20] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[21] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[22] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[23] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[24] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[25] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[26] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[27] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[28] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[29] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[30] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[31] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[32] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[33] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[34] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[35] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[36] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[37] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[38] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[39] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[40] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[41] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[42] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[43] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[44] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[45] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[46] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[47] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[48] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[49] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[50] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[51] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[52] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[53] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[54] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[55] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[56] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[57] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[58] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[59] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[60] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[61] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[62] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata[63] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN2
afi_rdata_en[1] => afi_rdata_en[1].IN2
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN2
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN2
afi_rdata_valid[0] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata_valid
afi_rdata_valid[1] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.afi_rdata_valid
afi_cal_debug_info[0] <= phy_cal_debug_info[0].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[1] <= phy_cal_debug_info[1].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[2] <= phy_cal_debug_info[2].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[3] <= phy_cal_debug_info[3].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[4] <= phy_cal_debug_info[4].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[5] <= phy_cal_debug_info[5].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[6] <= phy_cal_debug_info[6].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[7] <= phy_cal_debug_info[7].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[8] <= phy_cal_debug_info[8].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[9] <= phy_cal_debug_info[9].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[10] <= phy_cal_debug_info[10].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[11] <= phy_cal_debug_info[11].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[12] <= phy_cal_debug_info[12].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[13] <= phy_cal_debug_info[13].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[14] <= phy_cal_debug_info[14].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[15] <= phy_cal_debug_info[15].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[16] <= phy_cal_debug_info[16].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[17] <= phy_cal_debug_info[17].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[18] <= phy_cal_debug_info[18].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[19] <= phy_cal_debug_info[19].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[20] <= phy_cal_debug_info[20].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[21] <= phy_cal_debug_info[21].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[22] <= phy_cal_debug_info[22].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[23] <= phy_cal_debug_info[23].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[24] <= phy_cal_debug_info[24].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[25] <= phy_cal_debug_info[25].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[26] <= phy_cal_debug_info[26].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[27] <= phy_cal_debug_info[27].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[28] <= phy_cal_debug_info[28].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[29] <= phy_cal_debug_info[29].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[30] <= phy_cal_debug_info[30].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_debug_info[31] <= phy_cal_debug_info[31].DB_MAX_OUTPUT_PORT_TYPE
afi_cal_success => ~NO_FANOUT~
afi_cal_fail => ~NO_FANOUT~
mem_a[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[1] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[2] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[3] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[4] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[5] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[6] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[7] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[8] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[9] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[10] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[11] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[12] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[13] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_a[14] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_bank
mem_ck[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_ck_n
mem_cke[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_cke
mem_cs_n[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_cs_n
mem_dm[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dm
mem_odt[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_odt
mem_ras_n[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_cas_n
mem_we_n[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_we_n
mem_reset_n <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.phy_mem_dq
mem_dqs[0] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= MyDDR3Controller_example_if0_p0_reset:ureset.reset_n_scc_clk
reset_n_avl_clk <= MyDDR3Controller_example_if0_p0_reset:ureset.reset_n_avl_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_upd[0] => scc_upd[0].IN1
scc_sr_dqsenable_delayctrl[0] => scc_sr_dqsenable_delayctrl[0].IN1
scc_sr_dqsenable_delayctrl[1] => scc_sr_dqsenable_delayctrl[1].IN1
scc_sr_dqsenable_delayctrl[2] => scc_sr_dqsenable_delayctrl[2].IN1
scc_sr_dqsenable_delayctrl[3] => scc_sr_dqsenable_delayctrl[3].IN1
scc_sr_dqsenable_delayctrl[4] => scc_sr_dqsenable_delayctrl[4].IN1
scc_sr_dqsenable_delayctrl[5] => scc_sr_dqsenable_delayctrl[5].IN1
scc_sr_dqsenable_delayctrl[6] => scc_sr_dqsenable_delayctrl[6].IN1
scc_sr_dqsenable_delayctrl[7] => scc_sr_dqsenable_delayctrl[7].IN1
scc_sr_dqsdisablen_delayctrl[0] => scc_sr_dqsdisablen_delayctrl[0].IN1
scc_sr_dqsdisablen_delayctrl[1] => scc_sr_dqsdisablen_delayctrl[1].IN1
scc_sr_dqsdisablen_delayctrl[2] => scc_sr_dqsdisablen_delayctrl[2].IN1
scc_sr_dqsdisablen_delayctrl[3] => scc_sr_dqsdisablen_delayctrl[3].IN1
scc_sr_dqsdisablen_delayctrl[4] => scc_sr_dqsdisablen_delayctrl[4].IN1
scc_sr_dqsdisablen_delayctrl[5] => scc_sr_dqsdisablen_delayctrl[5].IN1
scc_sr_dqsdisablen_delayctrl[6] => scc_sr_dqsdisablen_delayctrl[6].IN1
scc_sr_dqsdisablen_delayctrl[7] => scc_sr_dqsdisablen_delayctrl[7].IN1
scc_sr_multirank_delayctrl[0] => scc_sr_multirank_delayctrl[0].IN1
scc_sr_multirank_delayctrl[1] => scc_sr_multirank_delayctrl[1].IN1
scc_sr_multirank_delayctrl[2] => scc_sr_multirank_delayctrl[2].IN1
scc_sr_multirank_delayctrl[3] => scc_sr_multirank_delayctrl[3].IN1
scc_sr_multirank_delayctrl[4] => scc_sr_multirank_delayctrl[4].IN1
scc_sr_multirank_delayctrl[5] => scc_sr_multirank_delayctrl[5].IN1
scc_sr_multirank_delayctrl[6] => scc_sr_multirank_delayctrl[6].IN1
scc_sr_multirank_delayctrl[7] => scc_sr_multirank_delayctrl[7].IN1
capture_strobe_tracking[0] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
phy_reset_n <= MyDDR3Controller_example_if0_p0_reset:ureset.reset_n_seq_clk
phy_read_latency_counter[0] => phy_read_latency_counter[0].IN2
phy_read_latency_counter[1] => phy_read_latency_counter[1].IN2
phy_read_latency_counter[2] => phy_read_latency_counter[2].IN2
phy_read_latency_counter[3] => phy_read_latency_counter[3].IN2
phy_read_latency_counter[4] => phy_read_latency_counter[4].IN2
phy_afi_wlat[0] => afi_wlat[0].DATAIN
phy_afi_wlat[1] => afi_wlat[1].DATAIN
phy_afi_wlat[2] => afi_wlat[2].DATAIN
phy_afi_wlat[3] => afi_wlat[3].DATAIN
phy_afi_wlat[4] => afi_wlat[4].DATAIN
phy_afi_wlat[5] => afi_wlat[5].DATAIN
phy_afi_rlat[0] => afi_rlat[0].DATAIN
phy_afi_rlat[1] => afi_rlat[1].DATAIN
phy_afi_rlat[2] => afi_rlat[2].DATAIN
phy_afi_rlat[3] => afi_rlat[3].DATAIN
phy_afi_rlat[4] => afi_rlat[4].DATAIN
phy_afi_rlat[5] => afi_rlat[5].DATAIN
phy_num_write_fr_cycle_shifts[0] => phy_num_write_fr_cycle_shifts[0].IN1
phy_num_write_fr_cycle_shifts[1] => phy_num_write_fr_cycle_shifts[1].IN1
phy_num_write_fr_cycle_shifts[2] => phy_num_write_fr_cycle_shifts[2].IN1
phy_num_write_fr_cycle_shifts[3] => phy_num_write_fr_cycle_shifts[3].IN1
phy_read_increment_vfifo_fr[0] => phy_read_increment_vfifo_fr[0].IN2
phy_read_increment_vfifo_fr[1] => phy_read_increment_vfifo_fr[1].IN2
phy_read_increment_vfifo_hr[0] => phy_read_increment_vfifo_hr[0].IN2
phy_read_increment_vfifo_hr[1] => phy_read_increment_vfifo_hr[1].IN2
phy_read_increment_vfifo_qr[0] => phy_read_increment_vfifo_qr[0].IN1
phy_read_increment_vfifo_qr[1] => phy_read_increment_vfifo_qr[1].IN1
phy_reset_mem_stable => phy_reset_mem_stable.IN1
phy_cal_debug_info[0] => afi_cal_debug_info[0].DATAIN
phy_cal_debug_info[1] => afi_cal_debug_info[1].DATAIN
phy_cal_debug_info[2] => afi_cal_debug_info[2].DATAIN
phy_cal_debug_info[3] => afi_cal_debug_info[3].DATAIN
phy_cal_debug_info[4] => afi_cal_debug_info[4].DATAIN
phy_cal_debug_info[5] => afi_cal_debug_info[5].DATAIN
phy_cal_debug_info[6] => afi_cal_debug_info[6].DATAIN
phy_cal_debug_info[7] => afi_cal_debug_info[7].DATAIN
phy_cal_debug_info[8] => afi_cal_debug_info[8].DATAIN
phy_cal_debug_info[9] => afi_cal_debug_info[9].DATAIN
phy_cal_debug_info[10] => afi_cal_debug_info[10].DATAIN
phy_cal_debug_info[11] => afi_cal_debug_info[11].DATAIN
phy_cal_debug_info[12] => afi_cal_debug_info[12].DATAIN
phy_cal_debug_info[13] => afi_cal_debug_info[13].DATAIN
phy_cal_debug_info[14] => afi_cal_debug_info[14].DATAIN
phy_cal_debug_info[15] => afi_cal_debug_info[15].DATAIN
phy_cal_debug_info[16] => afi_cal_debug_info[16].DATAIN
phy_cal_debug_info[17] => afi_cal_debug_info[17].DATAIN
phy_cal_debug_info[18] => afi_cal_debug_info[18].DATAIN
phy_cal_debug_info[19] => afi_cal_debug_info[19].DATAIN
phy_cal_debug_info[20] => afi_cal_debug_info[20].DATAIN
phy_cal_debug_info[21] => afi_cal_debug_info[21].DATAIN
phy_cal_debug_info[22] => afi_cal_debug_info[22].DATAIN
phy_cal_debug_info[23] => afi_cal_debug_info[23].DATAIN
phy_cal_debug_info[24] => afi_cal_debug_info[24].DATAIN
phy_cal_debug_info[25] => afi_cal_debug_info[25].DATAIN
phy_cal_debug_info[26] => afi_cal_debug_info[26].DATAIN
phy_cal_debug_info[27] => afi_cal_debug_info[27].DATAIN
phy_cal_debug_info[28] => afi_cal_debug_info[28].DATAIN
phy_cal_debug_info[29] => afi_cal_debug_info[29].DATAIN
phy_cal_debug_info[30] => afi_cal_debug_info[30].DATAIN
phy_cal_debug_info[31] => afi_cal_debug_info[31].DATAIN
phy_read_fifo_reset[0] => phy_read_fifo_reset[0].IN2
phy_read_fifo_reset[1] => phy_read_fifo_reset[1].IN2
phy_vfifo_rd_en_override[0] => ~NO_FANOUT~
phy_vfifo_rd_en_override[1] => ~NO_FANOUT~
phy_read_fifo_q[0] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[1] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[2] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[3] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[4] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[5] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[6] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[7] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[8] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[9] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[10] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[11] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[12] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[13] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[14] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[15] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[16] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[17] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[18] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[19] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[20] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[21] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[22] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[23] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[24] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[25] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[26] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[27] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[28] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[29] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[30] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[31] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[32] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[33] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[34] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[35] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[36] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[37] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[38] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[39] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[40] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[41] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[42] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[43] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[44] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[45] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[46] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[47] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[48] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[49] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[50] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[51] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[52] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[53] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[54] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[55] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[56] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[57] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[58] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[59] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[60] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[61] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[62] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
phy_read_fifo_q[63] <= MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath.phy_mux_read_fifo_q
calib_skip_steps[0] <= calib_skip_steps[0].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[1] <= calib_skip_steps[1].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[2] <= calib_skip_steps[2].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[3] <= calib_skip_steps[3].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[4] <= calib_skip_steps[4].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[5] <= calib_skip_steps[5].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[6] <= calib_skip_steps[6].DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[7] <= calib_skip_steps[7].DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN4
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => pll_addr_cmd_clk.IN3
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_write_clk => pll_write_clk.IN1
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN3
seq_clk => seq_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN2
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN1
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN1
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN1
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN1
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN1
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN1
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset
seq_reset_mem_stable => phy_reset_mem_stable_n.IN0
pll_afi_clk => pll_afi_clk.IN2
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => seq_clk.IN1
scc_clk => scc_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
reset_n_scc_clk <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_scc_clk.reset_n_sync
reset_n_avl_clk <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk.reset_n_sync
read_capture_clk[0] => read_capture_clk[0].IN1
read_capture_clk[1] => read_capture_clk[1].IN1
pll_locked => phy_reset_n.IN0
global_reset_n => phy_reset_n.IN1
soft_reset_n => phy_reset_n.IN1
ctl_reset_n <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
ctl_reset_export_n <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk.reset_n_sync
reset_n_afi_clk[0] <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[1] <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[2] <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_afi_clk[3] <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk.reset_n_sync
reset_n_addr_cmd_clk <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk.reset_n_sync
reset_n_resync_clk <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_resync_clk.reset_n_sync
reset_n_seq_clk <= MyDDR3Controller_example_if0_p0_reset_sync:ureset_seq_clk.reset_n_sync
reset_n_read_capture_clk[0] <= MyDDR3Controller_example_if0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk.reset_n_sync
reset_n_read_capture_clk[1] <= MyDDR3Controller_example_if0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk.reset_n_sync


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_afi_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[17].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[16].ACLR
clk => reset_reg[17].CLK
clk => reset_reg[16].CLK
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[2] <= reset_n_sync[2].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[3] <= reset_n_sync[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_ctl_reset_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[14].ACLR
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_addr_cmd_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_resync_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_seq_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_scc_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:ureset_avl_clk
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[0].ACLR
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_reset:ureset|MyDDR3Controller_example_if0_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath
clk => clk.IN9
reset_n => reset_n.IN9
afi_address[0] => afi_address_r[0].IN1
afi_address[1] => afi_address_r[1].IN1
afi_address[2] => afi_address_r[2].IN1
afi_address[3] => afi_address_r[3].IN1
afi_address[4] => afi_address_r[4].IN1
afi_address[5] => afi_address_r[5].IN1
afi_address[6] => afi_address_r[6].IN1
afi_address[7] => afi_address_r[7].IN1
afi_address[8] => afi_address_r[8].IN1
afi_address[9] => afi_address_r[9].IN1
afi_address[10] => afi_address_r[10].IN1
afi_address[11] => afi_address_r[11].IN1
afi_address[12] => afi_address_r[12].IN1
afi_address[13] => afi_address_r[13].IN1
afi_address[14] => afi_address_r[14].IN1
afi_address[15] => afi_address_r[15].IN1
afi_address[16] => afi_address_r[16].IN1
afi_address[17] => afi_address_r[17].IN1
afi_address[18] => afi_address_r[18].IN1
afi_address[19] => afi_address_r[19].IN1
afi_address[20] => afi_address_r[20].IN1
afi_address[21] => afi_address_r[21].IN1
afi_address[22] => afi_address_r[22].IN1
afi_address[23] => afi_address_r[23].IN1
afi_address[24] => afi_address_r[24].IN1
afi_address[25] => afi_address_r[25].IN1
afi_address[26] => afi_address_r[26].IN1
afi_address[27] => afi_address_r[27].IN1
afi_address[28] => afi_address_r[28].IN1
afi_address[29] => afi_address_r[29].IN1
afi_bank[0] => afi_bank_r[0].IN1
afi_bank[1] => afi_bank_r[1].IN1
afi_bank[2] => afi_bank_r[2].IN1
afi_bank[3] => afi_bank_r[3].IN1
afi_bank[4] => afi_bank_r[4].IN1
afi_bank[5] => afi_bank_r[5].IN1
afi_cs_n[0] => afi_cs_n_r[0].IN1
afi_cs_n[1] => afi_cs_n_r[1].IN1
afi_cke[0] => afi_cke_r[0].IN1
afi_cke[1] => afi_cke_r[1].IN1
afi_odt[0] => afi_odt_r[0].IN1
afi_odt[1] => afi_odt_r[1].IN1
afi_ras_n[0] => afi_ras_n_r[0].IN1
afi_ras_n[1] => afi_ras_n_r[1].IN1
afi_cas_n[0] => afi_cas_n_r[0].IN1
afi_cas_n[1] => afi_cas_n_r[1].IN1
afi_we_n[0] => afi_we_n_r[0].IN1
afi_we_n[1] => afi_we_n_r[1].IN1
afi_rst_n[0] => afi_rst_n_r[0].IN1
afi_rst_n[1] => afi_rst_n_r[1].IN1
phy_ddio_address[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[4] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[5] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[6] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[7] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[8] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[9] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[10] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[11] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[12] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[13] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[14] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[15] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[16] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[17] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[18] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[19] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[20] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[21] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[22] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[23] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[24] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[25] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[26] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[27] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[28] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_address[29] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address.dataout
phy_ddio_bank[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[4] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_bank[5] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank.dataout
phy_ddio_cs_n[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n.dataout
phy_ddio_cs_n[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n.dataout
phy_ddio_cke[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke.dataout
phy_ddio_cke[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke.dataout
phy_ddio_we_n[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n.dataout
phy_ddio_we_n[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n.dataout
phy_ddio_ras_n[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n.dataout
phy_ddio_ras_n[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n.dataout
phy_ddio_cas_n[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n.dataout
phy_ddio_cas_n[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n.dataout
phy_ddio_reset_n[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n.dataout
phy_ddio_reset_n[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n.dataout
phy_ddio_odt[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt.dataout
phy_ddio_odt[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt.dataout


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_address
clk => datain_r[15].CLK
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
reset_n => datain_r[15].ACLR
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAA
datain[15] => datain_r[15].DATAIN
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank
clk => datain_r[3].CLK
clk => datain_r[4].CLK
clk => datain_r[5].CLK
reset_n => datain_r[3].ACLR
reset_n => datain_r[4].ACLR
reset_n => datain_r[5].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
datain[4] => dataout.DATAA
datain[4] => datain_r[4].DATAIN
datain[5] => dataout.DATAA
datain[5] => datain_r[5].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n
clk => datain_r[1].CLK
reset_n => datain_r[1].PRESET
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_addr_cmd_datapath:uaddr_cmd_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath
pll_afi_clk => pll_afi_clk.IN15
reset_n => ~NO_FANOUT~
force_oct_off[0] => phy_ddio_oct_ena_pre_shift.IN1
force_oct_off[1] => phy_ddio_oct_ena_pre_shift.IN1
force_oct_off[2] => phy_ddio_oct_ena_pre_shift.IN1
force_oct_off[3] => phy_ddio_oct_ena_pre_shift.IN1
afi_dqs_en[0] => oct_ena_source[0].IN2
afi_dqs_en[1] => oct_ena_source[1].IN2
afi_dqs_en[2] => oct_ena_source[2].IN2
afi_dqs_en[3] => oct_ena_source[3].IN2
phy_ddio_oct_ena[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].oct_ena_shifter.dataout
phy_ddio_oct_ena[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].oct_ena_shifter.dataout
phy_ddio_oct_ena[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].oct_ena_shifter.dataout
phy_ddio_oct_ena[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].oct_ena_shifter.dataout
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
phy_ddio_dq[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[4] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[5] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[6] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[7] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[8] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[9] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[10] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[11] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[12] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[13] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[14] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[15] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[16] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[17] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[18] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[19] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[20] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[21] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[22] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[23] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[24] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[25] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[26] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[27] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[28] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[29] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[30] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[31] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[32] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[33] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[34] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[35] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[36] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[37] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[38] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[39] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[40] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[41] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[42] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[43] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[44] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[45] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[46] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[47] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[48] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[49] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[50] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[51] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[52] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[53] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[54] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[55] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter.dataout
phy_ddio_dq[56] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[57] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[58] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[59] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[60] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[61] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[62] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dq[63] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter.dataout
phy_ddio_dqs_en[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter.dataout
phy_ddio_dqs_en[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter.dataout
phy_ddio_dqs_en[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter.dataout
phy_ddio_dqs_en[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter.dataout
phy_ddio_wrdata_en[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter.dataout
phy_ddio_wrdata_en[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter.dataout
phy_ddio_wrdata_mask[0] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[1] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[2] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[3] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[4] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[5] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[6] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter.dataout
phy_ddio_wrdata_mask[7] <= MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter.dataout
seq_num_write_fr_cycle_shifts[0] => ~NO_FANOUT~
seq_num_write_fr_cycle_shifts[1] => ~NO_FANOUT~
seq_num_write_fr_cycle_shifts[2] => ~NO_FANOUT~
seq_num_write_fr_cycle_shifts[3] => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_extender:oct_ena_source_extender
clk => datain_r[1][2].CLK
clk => datain_r[1][3].CLK
clk => datain_r[0][0].CLK
clk => datain_r[0][1].CLK
clk => datain_r[0][2].CLK
clk => datain_r[0][3].CLK
reset_n => datain_r[0][0].ACLR
reset_n => datain_r[0][1].ACLR
reset_n => datain_r[0][2].ACLR
reset_n => datain_r[0][3].ACLR
reset_n => datain_r[1][2].ACLR
reset_n => datain_r[1][3].ACLR
extend_by[0] => Equal0.IN0
extend_by[0] => Equal1.IN1
extend_by[0] => Equal2.IN1
extend_by[1] => Equal0.IN1
extend_by[1] => Equal1.IN0
extend_by[1] => Equal2.IN0
datain[0] => dataout.IN0
datain[0] => dataout.IN1
datain[0] => dataout.DATAA
datain[0] => datain_r[0][0].DATAIN
datain[1] => dataout.IN0
datain[1] => dataout.IN1
datain[1] => dataout.DATAA
datain[1] => datain_r[0][1].DATAIN
datain[2] => dataout.IN1
datain[2] => dataout.DATAA
datain[2] => datain_r[0][2].DATAIN
datain[3] => dataout.IN1
datain[3] => dataout.DATAA
datain[3] => datain_r[0][3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dqs_en_shifter
clk => datain_r[2].CLK
clk => datain_r[3].CLK
reset_n => datain_r[2].ACLR
reset_n => datain_r[3].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[2] => datain_r[2].DATAIN
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_wdata_shifter
clk => datain_r[32].CLK
clk => datain_r[33].CLK
clk => datain_r[34].CLK
clk => datain_r[35].CLK
clk => datain_r[36].CLK
clk => datain_r[37].CLK
clk => datain_r[38].CLK
clk => datain_r[39].CLK
clk => datain_r[40].CLK
clk => datain_r[41].CLK
clk => datain_r[42].CLK
clk => datain_r[43].CLK
clk => datain_r[44].CLK
clk => datain_r[45].CLK
clk => datain_r[46].CLK
clk => datain_r[47].CLK
clk => datain_r[48].CLK
clk => datain_r[49].CLK
clk => datain_r[50].CLK
clk => datain_r[51].CLK
clk => datain_r[52].CLK
clk => datain_r[53].CLK
clk => datain_r[54].CLK
clk => datain_r[55].CLK
clk => datain_r[56].CLK
clk => datain_r[57].CLK
clk => datain_r[58].CLK
clk => datain_r[59].CLK
clk => datain_r[60].CLK
clk => datain_r[61].CLK
clk => datain_r[62].CLK
clk => datain_r[63].CLK
reset_n => datain_r[32].ACLR
reset_n => datain_r[33].ACLR
reset_n => datain_r[34].ACLR
reset_n => datain_r[35].ACLR
reset_n => datain_r[36].ACLR
reset_n => datain_r[37].ACLR
reset_n => datain_r[38].ACLR
reset_n => datain_r[39].ACLR
reset_n => datain_r[40].ACLR
reset_n => datain_r[41].ACLR
reset_n => datain_r[42].ACLR
reset_n => datain_r[43].ACLR
reset_n => datain_r[44].ACLR
reset_n => datain_r[45].ACLR
reset_n => datain_r[46].ACLR
reset_n => datain_r[47].ACLR
reset_n => datain_r[48].ACLR
reset_n => datain_r[49].ACLR
reset_n => datain_r[50].ACLR
reset_n => datain_r[51].ACLR
reset_n => datain_r[52].ACLR
reset_n => datain_r[53].ACLR
reset_n => datain_r[54].ACLR
reset_n => datain_r[55].ACLR
reset_n => datain_r[56].ACLR
reset_n => datain_r[57].ACLR
reset_n => datain_r[58].ACLR
reset_n => datain_r[59].ACLR
reset_n => datain_r[60].ACLR
reset_n => datain_r[61].ACLR
reset_n => datain_r[62].ACLR
reset_n => datain_r[63].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAB
datain[15] => dataout.DATAA
datain[16] => dataout.DATAB
datain[16] => dataout.DATAA
datain[17] => dataout.DATAB
datain[17] => dataout.DATAA
datain[18] => dataout.DATAB
datain[18] => dataout.DATAA
datain[19] => dataout.DATAB
datain[19] => dataout.DATAA
datain[20] => dataout.DATAB
datain[20] => dataout.DATAA
datain[21] => dataout.DATAB
datain[21] => dataout.DATAA
datain[22] => dataout.DATAB
datain[22] => dataout.DATAA
datain[23] => dataout.DATAB
datain[23] => dataout.DATAA
datain[24] => dataout.DATAB
datain[24] => dataout.DATAA
datain[25] => dataout.DATAB
datain[25] => dataout.DATAA
datain[26] => dataout.DATAB
datain[26] => dataout.DATAA
datain[27] => dataout.DATAB
datain[27] => dataout.DATAA
datain[28] => dataout.DATAB
datain[28] => dataout.DATAA
datain[29] => dataout.DATAB
datain[29] => dataout.DATAA
datain[30] => dataout.DATAB
datain[30] => dataout.DATAA
datain[31] => dataout.DATAB
datain[31] => dataout.DATAA
datain[32] => dataout.DATAA
datain[32] => datain_r[32].DATAIN
datain[33] => dataout.DATAA
datain[33] => datain_r[33].DATAIN
datain[34] => dataout.DATAA
datain[34] => datain_r[34].DATAIN
datain[35] => dataout.DATAA
datain[35] => datain_r[35].DATAIN
datain[36] => dataout.DATAA
datain[36] => datain_r[36].DATAIN
datain[37] => dataout.DATAA
datain[37] => datain_r[37].DATAIN
datain[38] => dataout.DATAA
datain[38] => datain_r[38].DATAIN
datain[39] => dataout.DATAA
datain[39] => datain_r[39].DATAIN
datain[40] => dataout.DATAA
datain[40] => datain_r[40].DATAIN
datain[41] => dataout.DATAA
datain[41] => datain_r[41].DATAIN
datain[42] => dataout.DATAA
datain[42] => datain_r[42].DATAIN
datain[43] => dataout.DATAA
datain[43] => datain_r[43].DATAIN
datain[44] => dataout.DATAA
datain[44] => datain_r[44].DATAIN
datain[45] => dataout.DATAA
datain[45] => datain_r[45].DATAIN
datain[46] => dataout.DATAA
datain[46] => datain_r[46].DATAIN
datain[47] => dataout.DATAA
datain[47] => datain_r[47].DATAIN
datain[48] => dataout.DATAA
datain[48] => datain_r[48].DATAIN
datain[49] => dataout.DATAA
datain[49] => datain_r[49].DATAIN
datain[50] => dataout.DATAA
datain[50] => datain_r[50].DATAIN
datain[51] => dataout.DATAA
datain[51] => datain_r[51].DATAIN
datain[52] => dataout.DATAA
datain[52] => datain_r[52].DATAIN
datain[53] => dataout.DATAA
datain[53] => datain_r[53].DATAIN
datain[54] => dataout.DATAA
datain[54] => datain_r[54].DATAIN
datain[55] => dataout.DATAA
datain[55] => datain_r[55].DATAIN
datain[56] => dataout.DATAA
datain[56] => datain_r[56].DATAIN
datain[57] => dataout.DATAA
datain[57] => datain_r[57].DATAIN
datain[58] => dataout.DATAA
datain[58] => datain_r[58].DATAIN
datain[59] => dataout.DATAA
datain[59] => datain_r[59].DATAIN
datain[60] => dataout.DATAA
datain[60] => datain_r[60].DATAIN
datain[61] => dataout.DATAA
datain[61] => datain_r[61].DATAIN
datain[62] => dataout.DATAA
datain[62] => datain_r[62].DATAIN
datain[63] => dataout.DATAA
datain[63] => datain_r[63].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[54] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[55] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[56] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[57] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[58] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[59] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[60] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[61] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[62] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[63] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_extender:afi_wdata_valid_extender
clk => datain_r[1][2].CLK
clk => datain_r[1][3].CLK
clk => datain_r[0][0].CLK
clk => datain_r[0][1].CLK
clk => datain_r[0][2].CLK
clk => datain_r[0][3].CLK
reset_n => datain_r[0][0].ACLR
reset_n => datain_r[0][1].ACLR
reset_n => datain_r[0][2].ACLR
reset_n => datain_r[0][3].ACLR
reset_n => datain_r[1][2].ACLR
reset_n => datain_r[1][3].ACLR
extend_by[0] => Equal0.IN0
extend_by[0] => Equal1.IN1
extend_by[0] => Equal2.IN1
extend_by[1] => Equal0.IN1
extend_by[1] => Equal1.IN0
extend_by[1] => Equal2.IN0
datain[0] => dataout.IN0
datain[0] => dataout.IN1
datain[0] => dataout.DATAA
datain[0] => datain_r[0][0].DATAIN
datain[1] => dataout.IN0
datain[1] => dataout.IN1
datain[1] => dataout.DATAA
datain[1] => datain_r[0][1].DATAIN
datain[2] => dataout.IN1
datain[2] => dataout.DATAA
datain[2] => datain_r[0][2].DATAIN
datain[3] => dataout.IN1
datain[3] => dataout.DATAA
datain[3] => datain_r[0][3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:afi_dm_shifter
clk => datain_r[4].CLK
clk => datain_r[5].CLK
clk => datain_r[6].CLK
clk => datain_r[7].CLK
reset_n => datain_r[4].ACLR
reset_n => datain_r[5].ACLR
reset_n => datain_r[6].ACLR
reset_n => datain_r[7].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[4] => datain_r[4].DATAIN
datain[5] => dataout.DATAA
datain[5] => datain_r[5].DATAIN
datain[6] => dataout.DATAA
datain[6] => datain_r[6].DATAIN
datain[7] => dataout.DATAA
datain[7] => datain_r[7].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dq_shifter
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
clk => datain_r[30].CLK
clk => datain_r[31].CLK
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
reset_n => datain_r[30].ACLR
reset_n => datain_r[31].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAB
datain[15] => dataout.DATAA
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
datain[30] => dataout.DATAA
datain[30] => datain_r[30].DATAIN
datain[31] => dataout.DATAA
datain[31] => datain_r[31].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter
clk => datain_r[2].CLK
clk => datain_r[3].CLK
reset_n => datain_r[2].ACLR
reset_n => datain_r[3].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[2] => datain_r[2].DATAIN
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].dqs_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[0].oct_ena_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dq_shifter
clk => datain_r[16].CLK
clk => datain_r[17].CLK
clk => datain_r[18].CLK
clk => datain_r[19].CLK
clk => datain_r[20].CLK
clk => datain_r[21].CLK
clk => datain_r[22].CLK
clk => datain_r[23].CLK
clk => datain_r[24].CLK
clk => datain_r[25].CLK
clk => datain_r[26].CLK
clk => datain_r[27].CLK
clk => datain_r[28].CLK
clk => datain_r[29].CLK
clk => datain_r[30].CLK
clk => datain_r[31].CLK
reset_n => datain_r[16].ACLR
reset_n => datain_r[17].ACLR
reset_n => datain_r[18].ACLR
reset_n => datain_r[19].ACLR
reset_n => datain_r[20].ACLR
reset_n => datain_r[21].ACLR
reset_n => datain_r[22].ACLR
reset_n => datain_r[23].ACLR
reset_n => datain_r[24].ACLR
reset_n => datain_r[25].ACLR
reset_n => datain_r[26].ACLR
reset_n => datain_r[27].ACLR
reset_n => datain_r[28].ACLR
reset_n => datain_r[29].ACLR
reset_n => datain_r[30].ACLR
reset_n => datain_r[31].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAB
datain[2] => dataout.DATAA
datain[3] => dataout.DATAB
datain[3] => dataout.DATAA
datain[4] => dataout.DATAB
datain[4] => dataout.DATAA
datain[5] => dataout.DATAB
datain[5] => dataout.DATAA
datain[6] => dataout.DATAB
datain[6] => dataout.DATAA
datain[7] => dataout.DATAB
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[8] => dataout.DATAA
datain[9] => dataout.DATAB
datain[9] => dataout.DATAA
datain[10] => dataout.DATAB
datain[10] => dataout.DATAA
datain[11] => dataout.DATAB
datain[11] => dataout.DATAA
datain[12] => dataout.DATAB
datain[12] => dataout.DATAA
datain[13] => dataout.DATAB
datain[13] => dataout.DATAA
datain[14] => dataout.DATAB
datain[14] => dataout.DATAA
datain[15] => dataout.DATAB
datain[15] => dataout.DATAA
datain[16] => dataout.DATAA
datain[16] => datain_r[16].DATAIN
datain[17] => dataout.DATAA
datain[17] => datain_r[17].DATAIN
datain[18] => dataout.DATAA
datain[18] => datain_r[18].DATAIN
datain[19] => dataout.DATAA
datain[19] => datain_r[19].DATAIN
datain[20] => dataout.DATAA
datain[20] => datain_r[20].DATAIN
datain[21] => dataout.DATAA
datain[21] => datain_r[21].DATAIN
datain[22] => dataout.DATAA
datain[22] => datain_r[22].DATAIN
datain[23] => dataout.DATAA
datain[23] => datain_r[23].DATAIN
datain[24] => dataout.DATAA
datain[24] => datain_r[24].DATAIN
datain[25] => dataout.DATAA
datain[25] => datain_r[25].DATAIN
datain[26] => dataout.DATAA
datain[26] => datain_r[26].DATAIN
datain[27] => dataout.DATAA
datain[27] => datain_r[27].DATAIN
datain[28] => dataout.DATAA
datain[28] => datain_r[28].DATAIN
datain[29] => dataout.DATAA
datain[29] => datain_r[29].DATAIN
datain[30] => dataout.DATAA
datain[30] => datain_r[30].DATAIN
datain[31] => dataout.DATAA
datain[31] => datain_r[31].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_mask_shifter
clk => datain_r[2].CLK
clk => datain_r[3].CLK
reset_n => datain_r[2].ACLR
reset_n => datain_r[3].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAB
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[2] => datain_r[2].DATAIN
datain[3] => dataout.DATAA
datain[3] => datain_r[3].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].wrdata_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].dqs_en_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_write_datapath:uwrite_datapath|MyDDR3Controller_example_if0_p0_fr_cycle_shifter:bs_wr_grp[1].oct_ena_shifter
clk => datain_r[1].CLK
reset_n => datain_r[1].ACLR
shift_by[0] => dataout.OUTPUTSELECT
shift_by[0] => dataout.OUTPUTSELECT
shift_by[1] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[1] => datain_r[1].DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath
reset_n_afi_clk => reset_n_afi_clk.IN4
seq_read_fifo_reset[0] => ~NO_FANOUT~
seq_read_fifo_reset[1] => ~NO_FANOUT~
reset_n_resync_clk => ~NO_FANOUT~
pll_dqs_ena_clk => ~NO_FANOUT~
read_capture_clk[0] => ~NO_FANOUT~
read_capture_clk[1] => ~NO_FANOUT~
ddio_phy_dq[0] => phy_mux_read_fifo_q[0].DATAIN
ddio_phy_dq[0] => afi_rdata[0].DATAIN
ddio_phy_dq[1] => phy_mux_read_fifo_q[1].DATAIN
ddio_phy_dq[1] => afi_rdata[1].DATAIN
ddio_phy_dq[2] => phy_mux_read_fifo_q[2].DATAIN
ddio_phy_dq[2] => afi_rdata[2].DATAIN
ddio_phy_dq[3] => phy_mux_read_fifo_q[3].DATAIN
ddio_phy_dq[3] => afi_rdata[3].DATAIN
ddio_phy_dq[4] => phy_mux_read_fifo_q[4].DATAIN
ddio_phy_dq[4] => afi_rdata[4].DATAIN
ddio_phy_dq[5] => phy_mux_read_fifo_q[5].DATAIN
ddio_phy_dq[5] => afi_rdata[5].DATAIN
ddio_phy_dq[6] => phy_mux_read_fifo_q[6].DATAIN
ddio_phy_dq[6] => afi_rdata[6].DATAIN
ddio_phy_dq[7] => phy_mux_read_fifo_q[7].DATAIN
ddio_phy_dq[7] => afi_rdata[7].DATAIN
ddio_phy_dq[8] => phy_mux_read_fifo_q[8].DATAIN
ddio_phy_dq[8] => afi_rdata[16].DATAIN
ddio_phy_dq[9] => phy_mux_read_fifo_q[9].DATAIN
ddio_phy_dq[9] => afi_rdata[17].DATAIN
ddio_phy_dq[10] => phy_mux_read_fifo_q[10].DATAIN
ddio_phy_dq[10] => afi_rdata[18].DATAIN
ddio_phy_dq[11] => phy_mux_read_fifo_q[11].DATAIN
ddio_phy_dq[11] => afi_rdata[19].DATAIN
ddio_phy_dq[12] => phy_mux_read_fifo_q[12].DATAIN
ddio_phy_dq[12] => afi_rdata[20].DATAIN
ddio_phy_dq[13] => phy_mux_read_fifo_q[13].DATAIN
ddio_phy_dq[13] => afi_rdata[21].DATAIN
ddio_phy_dq[14] => phy_mux_read_fifo_q[14].DATAIN
ddio_phy_dq[14] => afi_rdata[22].DATAIN
ddio_phy_dq[15] => phy_mux_read_fifo_q[15].DATAIN
ddio_phy_dq[15] => afi_rdata[23].DATAIN
ddio_phy_dq[16] => phy_mux_read_fifo_q[16].DATAIN
ddio_phy_dq[16] => afi_rdata[32].DATAIN
ddio_phy_dq[17] => phy_mux_read_fifo_q[17].DATAIN
ddio_phy_dq[17] => afi_rdata[33].DATAIN
ddio_phy_dq[18] => phy_mux_read_fifo_q[18].DATAIN
ddio_phy_dq[18] => afi_rdata[34].DATAIN
ddio_phy_dq[19] => phy_mux_read_fifo_q[19].DATAIN
ddio_phy_dq[19] => afi_rdata[35].DATAIN
ddio_phy_dq[20] => phy_mux_read_fifo_q[20].DATAIN
ddio_phy_dq[20] => afi_rdata[36].DATAIN
ddio_phy_dq[21] => phy_mux_read_fifo_q[21].DATAIN
ddio_phy_dq[21] => afi_rdata[37].DATAIN
ddio_phy_dq[22] => phy_mux_read_fifo_q[22].DATAIN
ddio_phy_dq[22] => afi_rdata[38].DATAIN
ddio_phy_dq[23] => phy_mux_read_fifo_q[23].DATAIN
ddio_phy_dq[23] => afi_rdata[39].DATAIN
ddio_phy_dq[24] => phy_mux_read_fifo_q[24].DATAIN
ddio_phy_dq[24] => afi_rdata[48].DATAIN
ddio_phy_dq[25] => phy_mux_read_fifo_q[25].DATAIN
ddio_phy_dq[25] => afi_rdata[49].DATAIN
ddio_phy_dq[26] => phy_mux_read_fifo_q[26].DATAIN
ddio_phy_dq[26] => afi_rdata[50].DATAIN
ddio_phy_dq[27] => phy_mux_read_fifo_q[27].DATAIN
ddio_phy_dq[27] => afi_rdata[51].DATAIN
ddio_phy_dq[28] => phy_mux_read_fifo_q[28].DATAIN
ddio_phy_dq[28] => afi_rdata[52].DATAIN
ddio_phy_dq[29] => phy_mux_read_fifo_q[29].DATAIN
ddio_phy_dq[29] => afi_rdata[53].DATAIN
ddio_phy_dq[30] => phy_mux_read_fifo_q[30].DATAIN
ddio_phy_dq[30] => afi_rdata[54].DATAIN
ddio_phy_dq[31] => phy_mux_read_fifo_q[31].DATAIN
ddio_phy_dq[31] => afi_rdata[55].DATAIN
ddio_phy_dq[32] => phy_mux_read_fifo_q[32].DATAIN
ddio_phy_dq[32] => afi_rdata[8].DATAIN
ddio_phy_dq[33] => phy_mux_read_fifo_q[33].DATAIN
ddio_phy_dq[33] => afi_rdata[9].DATAIN
ddio_phy_dq[34] => phy_mux_read_fifo_q[34].DATAIN
ddio_phy_dq[34] => afi_rdata[10].DATAIN
ddio_phy_dq[35] => phy_mux_read_fifo_q[35].DATAIN
ddio_phy_dq[35] => afi_rdata[11].DATAIN
ddio_phy_dq[36] => phy_mux_read_fifo_q[36].DATAIN
ddio_phy_dq[36] => afi_rdata[12].DATAIN
ddio_phy_dq[37] => phy_mux_read_fifo_q[37].DATAIN
ddio_phy_dq[37] => afi_rdata[13].DATAIN
ddio_phy_dq[38] => phy_mux_read_fifo_q[38].DATAIN
ddio_phy_dq[38] => afi_rdata[14].DATAIN
ddio_phy_dq[39] => phy_mux_read_fifo_q[39].DATAIN
ddio_phy_dq[39] => afi_rdata[15].DATAIN
ddio_phy_dq[40] => phy_mux_read_fifo_q[40].DATAIN
ddio_phy_dq[40] => afi_rdata[24].DATAIN
ddio_phy_dq[41] => phy_mux_read_fifo_q[41].DATAIN
ddio_phy_dq[41] => afi_rdata[25].DATAIN
ddio_phy_dq[42] => phy_mux_read_fifo_q[42].DATAIN
ddio_phy_dq[42] => afi_rdata[26].DATAIN
ddio_phy_dq[43] => phy_mux_read_fifo_q[43].DATAIN
ddio_phy_dq[43] => afi_rdata[27].DATAIN
ddio_phy_dq[44] => phy_mux_read_fifo_q[44].DATAIN
ddio_phy_dq[44] => afi_rdata[28].DATAIN
ddio_phy_dq[45] => phy_mux_read_fifo_q[45].DATAIN
ddio_phy_dq[45] => afi_rdata[29].DATAIN
ddio_phy_dq[46] => phy_mux_read_fifo_q[46].DATAIN
ddio_phy_dq[46] => afi_rdata[30].DATAIN
ddio_phy_dq[47] => phy_mux_read_fifo_q[47].DATAIN
ddio_phy_dq[47] => afi_rdata[31].DATAIN
ddio_phy_dq[48] => phy_mux_read_fifo_q[48].DATAIN
ddio_phy_dq[48] => afi_rdata[40].DATAIN
ddio_phy_dq[49] => phy_mux_read_fifo_q[49].DATAIN
ddio_phy_dq[49] => afi_rdata[41].DATAIN
ddio_phy_dq[50] => phy_mux_read_fifo_q[50].DATAIN
ddio_phy_dq[50] => afi_rdata[42].DATAIN
ddio_phy_dq[51] => phy_mux_read_fifo_q[51].DATAIN
ddio_phy_dq[51] => afi_rdata[43].DATAIN
ddio_phy_dq[52] => phy_mux_read_fifo_q[52].DATAIN
ddio_phy_dq[52] => afi_rdata[44].DATAIN
ddio_phy_dq[53] => phy_mux_read_fifo_q[53].DATAIN
ddio_phy_dq[53] => afi_rdata[45].DATAIN
ddio_phy_dq[54] => phy_mux_read_fifo_q[54].DATAIN
ddio_phy_dq[54] => afi_rdata[46].DATAIN
ddio_phy_dq[55] => phy_mux_read_fifo_q[55].DATAIN
ddio_phy_dq[55] => afi_rdata[47].DATAIN
ddio_phy_dq[56] => phy_mux_read_fifo_q[56].DATAIN
ddio_phy_dq[56] => afi_rdata[56].DATAIN
ddio_phy_dq[57] => phy_mux_read_fifo_q[57].DATAIN
ddio_phy_dq[57] => afi_rdata[57].DATAIN
ddio_phy_dq[58] => phy_mux_read_fifo_q[58].DATAIN
ddio_phy_dq[58] => afi_rdata[58].DATAIN
ddio_phy_dq[59] => phy_mux_read_fifo_q[59].DATAIN
ddio_phy_dq[59] => afi_rdata[59].DATAIN
ddio_phy_dq[60] => phy_mux_read_fifo_q[60].DATAIN
ddio_phy_dq[60] => afi_rdata[60].DATAIN
ddio_phy_dq[61] => phy_mux_read_fifo_q[61].DATAIN
ddio_phy_dq[61] => afi_rdata[61].DATAIN
ddio_phy_dq[62] => phy_mux_read_fifo_q[62].DATAIN
ddio_phy_dq[62] => afi_rdata[62].DATAIN
ddio_phy_dq[63] => phy_mux_read_fifo_q[63].DATAIN
ddio_phy_dq[63] => afi_rdata[63].DATAIN
pll_afi_clk => pll_afi_clk.IN4
seq_read_latency_counter[0] => seq_read_latency_counter[0].IN4
seq_read_latency_counter[1] => seq_read_latency_counter[1].IN4
seq_read_latency_counter[2] => seq_read_latency_counter[2].IN4
seq_read_latency_counter[3] => seq_read_latency_counter[3].IN4
seq_read_latency_counter[4] => seq_read_latency_counter[4].IN4
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_qr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_qr[1] => ~NO_FANOUT~
afi_rdata_en[0] => latency_shifter[0][0].DATAIN
afi_rdata_en[0] => latency_shifter[1][0].DATAIN
afi_rdata_en[1] => ~NO_FANOUT~
afi_rdata_en_full[0] => oct_gen[3].rdata_en_r[0].DATAIN
afi_rdata_en_full[0] => oct_gen[2].rdata_en_r[0].DATAIN
afi_rdata_en_full[0] => oct_gen[1].rdata_en_r[0].DATAIN
afi_rdata_en_full[0] => oct_gen[0].rdata_en_r[0].DATAIN
afi_rdata_en_full[1] => ~NO_FANOUT~
afi_rdata[0] <= ddio_phy_dq[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[1] <= ddio_phy_dq[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[2] <= ddio_phy_dq[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[3] <= ddio_phy_dq[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[4] <= ddio_phy_dq[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[5] <= ddio_phy_dq[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[6] <= ddio_phy_dq[6].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[7] <= ddio_phy_dq[7].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[8] <= ddio_phy_dq[32].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[9] <= ddio_phy_dq[33].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[10] <= ddio_phy_dq[34].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[11] <= ddio_phy_dq[35].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[12] <= ddio_phy_dq[36].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[13] <= ddio_phy_dq[37].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[14] <= ddio_phy_dq[38].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[15] <= ddio_phy_dq[39].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[16] <= ddio_phy_dq[8].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[17] <= ddio_phy_dq[9].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[18] <= ddio_phy_dq[10].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[19] <= ddio_phy_dq[11].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[20] <= ddio_phy_dq[12].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[21] <= ddio_phy_dq[13].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[22] <= ddio_phy_dq[14].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[23] <= ddio_phy_dq[15].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[24] <= ddio_phy_dq[40].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[25] <= ddio_phy_dq[41].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[26] <= ddio_phy_dq[42].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[27] <= ddio_phy_dq[43].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[28] <= ddio_phy_dq[44].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[29] <= ddio_phy_dq[45].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[30] <= ddio_phy_dq[46].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[31] <= ddio_phy_dq[47].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[32] <= ddio_phy_dq[16].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[33] <= ddio_phy_dq[17].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[34] <= ddio_phy_dq[18].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[35] <= ddio_phy_dq[19].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[36] <= ddio_phy_dq[20].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[37] <= ddio_phy_dq[21].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[38] <= ddio_phy_dq[22].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[39] <= ddio_phy_dq[23].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[40] <= ddio_phy_dq[48].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[41] <= ddio_phy_dq[49].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[42] <= ddio_phy_dq[50].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[43] <= ddio_phy_dq[51].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[44] <= ddio_phy_dq[52].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[45] <= ddio_phy_dq[53].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[46] <= ddio_phy_dq[54].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[47] <= ddio_phy_dq[55].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[48] <= ddio_phy_dq[24].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[49] <= ddio_phy_dq[25].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[50] <= ddio_phy_dq[26].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[51] <= ddio_phy_dq[27].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[52] <= ddio_phy_dq[28].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[53] <= ddio_phy_dq[29].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[54] <= ddio_phy_dq[30].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[55] <= ddio_phy_dq[31].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[56] <= ddio_phy_dq[56].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[57] <= ddio_phy_dq[57].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[58] <= ddio_phy_dq[58].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[59] <= ddio_phy_dq[59].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[60] <= ddio_phy_dq[60].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[61] <= ddio_phy_dq[61].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[62] <= ddio_phy_dq[62].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[63] <= ddio_phy_dq[63].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[0] <= ddio_phy_dq[0].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[1] <= ddio_phy_dq[1].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[2] <= ddio_phy_dq[2].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[3] <= ddio_phy_dq[3].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[4] <= ddio_phy_dq[4].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[5] <= ddio_phy_dq[5].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[6] <= ddio_phy_dq[6].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[7] <= ddio_phy_dq[7].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[8] <= ddio_phy_dq[8].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[9] <= ddio_phy_dq[9].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[10] <= ddio_phy_dq[10].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[11] <= ddio_phy_dq[11].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[12] <= ddio_phy_dq[12].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[13] <= ddio_phy_dq[13].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[14] <= ddio_phy_dq[14].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[15] <= ddio_phy_dq[15].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[16] <= ddio_phy_dq[16].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[17] <= ddio_phy_dq[17].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[18] <= ddio_phy_dq[18].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[19] <= ddio_phy_dq[19].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[20] <= ddio_phy_dq[20].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[21] <= ddio_phy_dq[21].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[22] <= ddio_phy_dq[22].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[23] <= ddio_phy_dq[23].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[24] <= ddio_phy_dq[24].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[25] <= ddio_phy_dq[25].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[26] <= ddio_phy_dq[26].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[27] <= ddio_phy_dq[27].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[28] <= ddio_phy_dq[28].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[29] <= ddio_phy_dq[29].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[30] <= ddio_phy_dq[30].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[31] <= ddio_phy_dq[31].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[32] <= ddio_phy_dq[32].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[33] <= ddio_phy_dq[33].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[34] <= ddio_phy_dq[34].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[35] <= ddio_phy_dq[35].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[36] <= ddio_phy_dq[36].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[37] <= ddio_phy_dq[37].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[38] <= ddio_phy_dq[38].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[39] <= ddio_phy_dq[39].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[40] <= ddio_phy_dq[40].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[41] <= ddio_phy_dq[41].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[42] <= ddio_phy_dq[42].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[43] <= ddio_phy_dq[43].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[44] <= ddio_phy_dq[44].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[45] <= ddio_phy_dq[45].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[46] <= ddio_phy_dq[46].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[47] <= ddio_phy_dq[47].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[48] <= ddio_phy_dq[48].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[49] <= ddio_phy_dq[49].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[50] <= ddio_phy_dq[50].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[51] <= ddio_phy_dq[51].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[52] <= ddio_phy_dq[52].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[53] <= ddio_phy_dq[53].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[54] <= ddio_phy_dq[54].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[55] <= ddio_phy_dq[55].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[56] <= ddio_phy_dq[56].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[57] <= ddio_phy_dq[57].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[58] <= ddio_phy_dq[58].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[59] <= ddio_phy_dq[59].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[60] <= ddio_phy_dq[60].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[61] <= ddio_phy_dq[61].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[62] <= ddio_phy_dq[62].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_read_fifo_q[63] <= ddio_phy_dq[63].DB_MAX_OUTPUT_PORT_TYPE
force_oct_off[0] <= force_oct_off[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_oct_off[1] <= force_oct_off[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_oct_off[2] <= force_oct_off[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_oct_off[3] <= force_oct_off[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqs_enable_ctrl[0] <= <GND>
dqs_enable_ctrl[1] <= <GND>
afi_rdata_valid[0] <= afi_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[1] <= afi_rdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_calib_init[0] => ~NO_FANOUT~
seq_calib_init[1] => ~NO_FANOUT~
seq_calib_init[2] => ~NO_FANOUT~
seq_calib_init[3] => ~NO_FANOUT~
seq_calib_init[4] => ~NO_FANOUT~
seq_calib_init[5] => ~NO_FANOUT~
seq_calib_init[6] => ~NO_FANOUT~
seq_calib_init[7] => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector
reset_n => selector_reg[0].ACLR
reset_n => selector_reg[1].ACLR
reset_n => selector_reg[2].ACLR
reset_n => selector_reg[3].ACLR
reset_n => selector_reg[4].ACLR
reset_n => selector_reg[5].ACLR
reset_n => selector_reg[6].ACLR
reset_n => selector_reg[7].ACLR
reset_n => selector_reg[8].ACLR
reset_n => selector_reg[9].ACLR
reset_n => selector_reg[10].ACLR
reset_n => selector_reg[11].ACLR
reset_n => selector_reg[12].ACLR
reset_n => selector_reg[13].ACLR
reset_n => selector_reg[14].ACLR
reset_n => selector_reg[15].ACLR
reset_n => selector_reg[16].ACLR
reset_n => selector_reg[17].ACLR
reset_n => selector_reg[18].ACLR
reset_n => selector_reg[19].ACLR
reset_n => selector_reg[20].ACLR
reset_n => selector_reg[21].ACLR
reset_n => selector_reg[22].ACLR
reset_n => selector_reg[23].ACLR
reset_n => selector_reg[24].ACLR
reset_n => selector_reg[25].ACLR
reset_n => selector_reg[26].ACLR
reset_n => selector_reg[27].ACLR
reset_n => selector_reg[28].ACLR
reset_n => selector_reg[29].ACLR
reset_n => selector_reg[30].ACLR
reset_n => selector_reg[31].ACLR
reset_n => read_valid~reg0.ACLR
reset_n => read_enable~reg0.ACLR
pll_afi_clk => read_valid~reg0.CLK
pll_afi_clk => read_enable~reg0.CLK
pll_afi_clk => selector_reg[0].CLK
pll_afi_clk => selector_reg[1].CLK
pll_afi_clk => selector_reg[2].CLK
pll_afi_clk => selector_reg[3].CLK
pll_afi_clk => selector_reg[4].CLK
pll_afi_clk => selector_reg[5].CLK
pll_afi_clk => selector_reg[6].CLK
pll_afi_clk => selector_reg[7].CLK
pll_afi_clk => selector_reg[8].CLK
pll_afi_clk => selector_reg[9].CLK
pll_afi_clk => selector_reg[10].CLK
pll_afi_clk => selector_reg[11].CLK
pll_afi_clk => selector_reg[12].CLK
pll_afi_clk => selector_reg[13].CLK
pll_afi_clk => selector_reg[14].CLK
pll_afi_clk => selector_reg[15].CLK
pll_afi_clk => selector_reg[16].CLK
pll_afi_clk => selector_reg[17].CLK
pll_afi_clk => selector_reg[18].CLK
pll_afi_clk => selector_reg[19].CLK
pll_afi_clk => selector_reg[20].CLK
pll_afi_clk => selector_reg[21].CLK
pll_afi_clk => selector_reg[22].CLK
pll_afi_clk => selector_reg[23].CLK
pll_afi_clk => selector_reg[24].CLK
pll_afi_clk => selector_reg[25].CLK
pll_afi_clk => selector_reg[26].CLK
pll_afi_clk => selector_reg[27].CLK
pll_afi_clk => selector_reg[28].CLK
pll_afi_clk => selector_reg[29].CLK
pll_afi_clk => selector_reg[30].CLK
pll_afi_clk => selector_reg[31].CLK
latency_shifter[0] => valid_select[0].IN1
latency_shifter[1] => valid_select[1].IN1
latency_shifter[2] => valid_select[2].IN1
latency_shifter[3] => valid_select[3].IN1
latency_shifter[4] => valid_select[4].IN1
latency_shifter[5] => valid_select[5].IN1
latency_shifter[6] => valid_select[6].IN1
latency_shifter[7] => valid_select[7].IN1
latency_shifter[8] => valid_select[8].IN1
latency_shifter[9] => valid_select[9].IN1
latency_shifter[10] => valid_select[10].IN1
latency_shifter[11] => valid_select[11].IN1
latency_shifter[12] => valid_select[12].IN1
latency_shifter[13] => valid_select[13].IN1
latency_shifter[14] => valid_select[14].IN1
latency_shifter[15] => valid_select[15].IN1
latency_shifter[16] => valid_select[16].IN1
latency_shifter[17] => valid_select[17].IN1
latency_shifter[18] => valid_select[18].IN1
latency_shifter[19] => valid_select[19].IN1
latency_shifter[20] => valid_select[20].IN1
latency_shifter[21] => valid_select[21].IN1
latency_shifter[22] => valid_select[22].IN1
latency_shifter[23] => valid_select[23].IN1
latency_shifter[24] => valid_select[24].IN1
latency_shifter[25] => valid_select[25].IN1
latency_shifter[26] => valid_select[26].IN1
latency_shifter[27] => valid_select[27].IN1
latency_shifter[28] => valid_select[28].IN1
latency_shifter[29] => valid_select[29].IN1
latency_shifter[30] => valid_select[30].IN1
latency_shifter[31] => valid_select[31].IN1
latency_counter[0] => latency_counter[0].IN1
latency_counter[1] => latency_counter[1].IN1
latency_counter[2] => latency_counter[2].IN1
latency_counter[3] => latency_counter[3].IN1
latency_counter[4] => latency_counter[4].IN1
read_enable <= read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_valid <= read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select
data[0] => decode_f5f:auto_generated.data[0]
data[1] => decode_f5f:auto_generated.data[1]
data[2] => decode_f5f:auto_generated.data[2]
data[3] => decode_f5f:auto_generated.data[3]
data[4] => decode_f5f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_f5f:auto_generated.eq[0]
eq[1] <= decode_f5f:auto_generated.eq[1]
eq[2] <= decode_f5f:auto_generated.eq[2]
eq[3] <= decode_f5f:auto_generated.eq[3]
eq[4] <= decode_f5f:auto_generated.eq[4]
eq[5] <= decode_f5f:auto_generated.eq[5]
eq[6] <= decode_f5f:auto_generated.eq[6]
eq[7] <= decode_f5f:auto_generated.eq[7]
eq[8] <= decode_f5f:auto_generated.eq[8]
eq[9] <= decode_f5f:auto_generated.eq[9]
eq[10] <= decode_f5f:auto_generated.eq[10]
eq[11] <= decode_f5f:auto_generated.eq[11]
eq[12] <= decode_f5f:auto_generated.eq[12]
eq[13] <= decode_f5f:auto_generated.eq[13]
eq[14] <= decode_f5f:auto_generated.eq[14]
eq[15] <= decode_f5f:auto_generated.eq[15]
eq[16] <= decode_f5f:auto_generated.eq[16]
eq[17] <= decode_f5f:auto_generated.eq[17]
eq[18] <= decode_f5f:auto_generated.eq[18]
eq[19] <= decode_f5f:auto_generated.eq[19]
eq[20] <= decode_f5f:auto_generated.eq[20]
eq[21] <= decode_f5f:auto_generated.eq[21]
eq[22] <= decode_f5f:auto_generated.eq[22]
eq[23] <= decode_f5f:auto_generated.eq[23]
eq[24] <= decode_f5f:auto_generated.eq[24]
eq[25] <= decode_f5f:auto_generated.eq[25]
eq[26] <= decode_f5f:auto_generated.eq[26]
eq[27] <= decode_f5f:auto_generated.eq[27]
eq[28] <= decode_f5f:auto_generated.eq[28]
eq[29] <= decode_f5f:auto_generated.eq[29]
eq[30] <= decode_f5f:auto_generated.eq[30]
eq[31] <= decode_f5f:auto_generated.eq[31]


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated
data[0] => w_anode116w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode17w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1].IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1].IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1].IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2].IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2].IN0
data[1] => w_anode219w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode311w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode34w[2].IN0
data[1] => w_anode351w[2].IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2].IN0
data[1] => w_anode74w[2].IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3].IN0
data[2] => w_anode127w[3].IN0
data[2] => w_anode137w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3].IN0
data[2] => w_anode219w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN0
data[2] => w_anode331w[3].IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3].IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3].IN0
data[2] => w_anode54w[3].IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1].IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode106w[2].IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2].IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[1].uread_valid_selector
reset_n => selector_reg[0].ACLR
reset_n => selector_reg[1].ACLR
reset_n => selector_reg[2].ACLR
reset_n => selector_reg[3].ACLR
reset_n => selector_reg[4].ACLR
reset_n => selector_reg[5].ACLR
reset_n => selector_reg[6].ACLR
reset_n => selector_reg[7].ACLR
reset_n => selector_reg[8].ACLR
reset_n => selector_reg[9].ACLR
reset_n => selector_reg[10].ACLR
reset_n => selector_reg[11].ACLR
reset_n => selector_reg[12].ACLR
reset_n => selector_reg[13].ACLR
reset_n => selector_reg[14].ACLR
reset_n => selector_reg[15].ACLR
reset_n => selector_reg[16].ACLR
reset_n => selector_reg[17].ACLR
reset_n => selector_reg[18].ACLR
reset_n => selector_reg[19].ACLR
reset_n => selector_reg[20].ACLR
reset_n => selector_reg[21].ACLR
reset_n => selector_reg[22].ACLR
reset_n => selector_reg[23].ACLR
reset_n => selector_reg[24].ACLR
reset_n => selector_reg[25].ACLR
reset_n => selector_reg[26].ACLR
reset_n => selector_reg[27].ACLR
reset_n => selector_reg[28].ACLR
reset_n => selector_reg[29].ACLR
reset_n => selector_reg[30].ACLR
reset_n => selector_reg[31].ACLR
reset_n => read_valid~reg0.ACLR
reset_n => read_enable~reg0.ACLR
pll_afi_clk => read_valid~reg0.CLK
pll_afi_clk => read_enable~reg0.CLK
pll_afi_clk => selector_reg[0].CLK
pll_afi_clk => selector_reg[1].CLK
pll_afi_clk => selector_reg[2].CLK
pll_afi_clk => selector_reg[3].CLK
pll_afi_clk => selector_reg[4].CLK
pll_afi_clk => selector_reg[5].CLK
pll_afi_clk => selector_reg[6].CLK
pll_afi_clk => selector_reg[7].CLK
pll_afi_clk => selector_reg[8].CLK
pll_afi_clk => selector_reg[9].CLK
pll_afi_clk => selector_reg[10].CLK
pll_afi_clk => selector_reg[11].CLK
pll_afi_clk => selector_reg[12].CLK
pll_afi_clk => selector_reg[13].CLK
pll_afi_clk => selector_reg[14].CLK
pll_afi_clk => selector_reg[15].CLK
pll_afi_clk => selector_reg[16].CLK
pll_afi_clk => selector_reg[17].CLK
pll_afi_clk => selector_reg[18].CLK
pll_afi_clk => selector_reg[19].CLK
pll_afi_clk => selector_reg[20].CLK
pll_afi_clk => selector_reg[21].CLK
pll_afi_clk => selector_reg[22].CLK
pll_afi_clk => selector_reg[23].CLK
pll_afi_clk => selector_reg[24].CLK
pll_afi_clk => selector_reg[25].CLK
pll_afi_clk => selector_reg[26].CLK
pll_afi_clk => selector_reg[27].CLK
pll_afi_clk => selector_reg[28].CLK
pll_afi_clk => selector_reg[29].CLK
pll_afi_clk => selector_reg[30].CLK
pll_afi_clk => selector_reg[31].CLK
latency_shifter[0] => valid_select[0].IN1
latency_shifter[1] => valid_select[1].IN1
latency_shifter[2] => valid_select[2].IN1
latency_shifter[3] => valid_select[3].IN1
latency_shifter[4] => valid_select[4].IN1
latency_shifter[5] => valid_select[5].IN1
latency_shifter[6] => valid_select[6].IN1
latency_shifter[7] => valid_select[7].IN1
latency_shifter[8] => valid_select[8].IN1
latency_shifter[9] => valid_select[9].IN1
latency_shifter[10] => valid_select[10].IN1
latency_shifter[11] => valid_select[11].IN1
latency_shifter[12] => valid_select[12].IN1
latency_shifter[13] => valid_select[13].IN1
latency_shifter[14] => valid_select[14].IN1
latency_shifter[15] => valid_select[15].IN1
latency_shifter[16] => valid_select[16].IN1
latency_shifter[17] => valid_select[17].IN1
latency_shifter[18] => valid_select[18].IN1
latency_shifter[19] => valid_select[19].IN1
latency_shifter[20] => valid_select[20].IN1
latency_shifter[21] => valid_select[21].IN1
latency_shifter[22] => valid_select[22].IN1
latency_shifter[23] => valid_select[23].IN1
latency_shifter[24] => valid_select[24].IN1
latency_shifter[25] => valid_select[25].IN1
latency_shifter[26] => valid_select[26].IN1
latency_shifter[27] => valid_select[27].IN1
latency_shifter[28] => valid_select[28].IN1
latency_shifter[29] => valid_select[29].IN1
latency_shifter[30] => valid_select[30].IN1
latency_shifter[31] => valid_select[31].IN1
latency_counter[0] => latency_counter[0].IN1
latency_counter[1] => latency_counter[1].IN1
latency_counter[2] => latency_counter[2].IN1
latency_counter[3] => latency_counter[3].IN1
latency_counter[4] => latency_counter[4].IN1
read_enable <= read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_valid <= read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select
data[0] => decode_f5f:auto_generated.data[0]
data[1] => decode_f5f:auto_generated.data[1]
data[2] => decode_f5f:auto_generated.data[2]
data[3] => decode_f5f:auto_generated.data[3]
data[4] => decode_f5f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_f5f:auto_generated.eq[0]
eq[1] <= decode_f5f:auto_generated.eq[1]
eq[2] <= decode_f5f:auto_generated.eq[2]
eq[3] <= decode_f5f:auto_generated.eq[3]
eq[4] <= decode_f5f:auto_generated.eq[4]
eq[5] <= decode_f5f:auto_generated.eq[5]
eq[6] <= decode_f5f:auto_generated.eq[6]
eq[7] <= decode_f5f:auto_generated.eq[7]
eq[8] <= decode_f5f:auto_generated.eq[8]
eq[9] <= decode_f5f:auto_generated.eq[9]
eq[10] <= decode_f5f:auto_generated.eq[10]
eq[11] <= decode_f5f:auto_generated.eq[11]
eq[12] <= decode_f5f:auto_generated.eq[12]
eq[13] <= decode_f5f:auto_generated.eq[13]
eq[14] <= decode_f5f:auto_generated.eq[14]
eq[15] <= decode_f5f:auto_generated.eq[15]
eq[16] <= decode_f5f:auto_generated.eq[16]
eq[17] <= decode_f5f:auto_generated.eq[17]
eq[18] <= decode_f5f:auto_generated.eq[18]
eq[19] <= decode_f5f:auto_generated.eq[19]
eq[20] <= decode_f5f:auto_generated.eq[20]
eq[21] <= decode_f5f:auto_generated.eq[21]
eq[22] <= decode_f5f:auto_generated.eq[22]
eq[23] <= decode_f5f:auto_generated.eq[23]
eq[24] <= decode_f5f:auto_generated.eq[24]
eq[25] <= decode_f5f:auto_generated.eq[25]
eq[26] <= decode_f5f:auto_generated.eq[26]
eq[27] <= decode_f5f:auto_generated.eq[27]
eq[28] <= decode_f5f:auto_generated.eq[28]
eq[29] <= decode_f5f:auto_generated.eq[29]
eq[30] <= decode_f5f:auto_generated.eq[30]
eq[31] <= decode_f5f:auto_generated.eq[31]


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[0].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated
data[0] => w_anode116w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode17w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1].IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1].IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1].IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2].IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2].IN0
data[1] => w_anode219w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode311w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode34w[2].IN0
data[1] => w_anode351w[2].IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2].IN0
data[1] => w_anode74w[2].IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3].IN0
data[2] => w_anode127w[3].IN0
data[2] => w_anode137w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3].IN0
data[2] => w_anode219w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN0
data[2] => w_anode331w[3].IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3].IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3].IN0
data[2] => w_anode54w[3].IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1].IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode106w[2].IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2].IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector
reset_n => selector_reg[0].ACLR
reset_n => selector_reg[1].ACLR
reset_n => selector_reg[2].ACLR
reset_n => selector_reg[3].ACLR
reset_n => selector_reg[4].ACLR
reset_n => selector_reg[5].ACLR
reset_n => selector_reg[6].ACLR
reset_n => selector_reg[7].ACLR
reset_n => selector_reg[8].ACLR
reset_n => selector_reg[9].ACLR
reset_n => selector_reg[10].ACLR
reset_n => selector_reg[11].ACLR
reset_n => selector_reg[12].ACLR
reset_n => selector_reg[13].ACLR
reset_n => selector_reg[14].ACLR
reset_n => selector_reg[15].ACLR
reset_n => selector_reg[16].ACLR
reset_n => selector_reg[17].ACLR
reset_n => selector_reg[18].ACLR
reset_n => selector_reg[19].ACLR
reset_n => selector_reg[20].ACLR
reset_n => selector_reg[21].ACLR
reset_n => selector_reg[22].ACLR
reset_n => selector_reg[23].ACLR
reset_n => selector_reg[24].ACLR
reset_n => selector_reg[25].ACLR
reset_n => selector_reg[26].ACLR
reset_n => selector_reg[27].ACLR
reset_n => selector_reg[28].ACLR
reset_n => selector_reg[29].ACLR
reset_n => selector_reg[30].ACLR
reset_n => selector_reg[31].ACLR
reset_n => read_valid~reg0.ACLR
reset_n => read_enable~reg0.ACLR
pll_afi_clk => read_valid~reg0.CLK
pll_afi_clk => read_enable~reg0.CLK
pll_afi_clk => selector_reg[0].CLK
pll_afi_clk => selector_reg[1].CLK
pll_afi_clk => selector_reg[2].CLK
pll_afi_clk => selector_reg[3].CLK
pll_afi_clk => selector_reg[4].CLK
pll_afi_clk => selector_reg[5].CLK
pll_afi_clk => selector_reg[6].CLK
pll_afi_clk => selector_reg[7].CLK
pll_afi_clk => selector_reg[8].CLK
pll_afi_clk => selector_reg[9].CLK
pll_afi_clk => selector_reg[10].CLK
pll_afi_clk => selector_reg[11].CLK
pll_afi_clk => selector_reg[12].CLK
pll_afi_clk => selector_reg[13].CLK
pll_afi_clk => selector_reg[14].CLK
pll_afi_clk => selector_reg[15].CLK
pll_afi_clk => selector_reg[16].CLK
pll_afi_clk => selector_reg[17].CLK
pll_afi_clk => selector_reg[18].CLK
pll_afi_clk => selector_reg[19].CLK
pll_afi_clk => selector_reg[20].CLK
pll_afi_clk => selector_reg[21].CLK
pll_afi_clk => selector_reg[22].CLK
pll_afi_clk => selector_reg[23].CLK
pll_afi_clk => selector_reg[24].CLK
pll_afi_clk => selector_reg[25].CLK
pll_afi_clk => selector_reg[26].CLK
pll_afi_clk => selector_reg[27].CLK
pll_afi_clk => selector_reg[28].CLK
pll_afi_clk => selector_reg[29].CLK
pll_afi_clk => selector_reg[30].CLK
pll_afi_clk => selector_reg[31].CLK
latency_shifter[0] => valid_select[0].IN1
latency_shifter[1] => valid_select[1].IN1
latency_shifter[2] => valid_select[2].IN1
latency_shifter[3] => valid_select[3].IN1
latency_shifter[4] => valid_select[4].IN1
latency_shifter[5] => valid_select[5].IN1
latency_shifter[6] => valid_select[6].IN1
latency_shifter[7] => valid_select[7].IN1
latency_shifter[8] => valid_select[8].IN1
latency_shifter[9] => valid_select[9].IN1
latency_shifter[10] => valid_select[10].IN1
latency_shifter[11] => valid_select[11].IN1
latency_shifter[12] => valid_select[12].IN1
latency_shifter[13] => valid_select[13].IN1
latency_shifter[14] => valid_select[14].IN1
latency_shifter[15] => valid_select[15].IN1
latency_shifter[16] => valid_select[16].IN1
latency_shifter[17] => valid_select[17].IN1
latency_shifter[18] => valid_select[18].IN1
latency_shifter[19] => valid_select[19].IN1
latency_shifter[20] => valid_select[20].IN1
latency_shifter[21] => valid_select[21].IN1
latency_shifter[22] => valid_select[22].IN1
latency_shifter[23] => valid_select[23].IN1
latency_shifter[24] => valid_select[24].IN1
latency_shifter[25] => valid_select[25].IN1
latency_shifter[26] => valid_select[26].IN1
latency_shifter[27] => valid_select[27].IN1
latency_shifter[28] => valid_select[28].IN1
latency_shifter[29] => valid_select[29].IN1
latency_shifter[30] => valid_select[30].IN1
latency_shifter[31] => valid_select[31].IN1
latency_counter[0] => latency_counter[0].IN1
latency_counter[1] => latency_counter[1].IN1
latency_counter[2] => latency_counter[2].IN1
latency_counter[3] => latency_counter[3].IN1
latency_counter[4] => latency_counter[4].IN1
read_enable <= read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_valid <= read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select
data[0] => decode_f5f:auto_generated.data[0]
data[1] => decode_f5f:auto_generated.data[1]
data[2] => decode_f5f:auto_generated.data[2]
data[3] => decode_f5f:auto_generated.data[3]
data[4] => decode_f5f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_f5f:auto_generated.eq[0]
eq[1] <= decode_f5f:auto_generated.eq[1]
eq[2] <= decode_f5f:auto_generated.eq[2]
eq[3] <= decode_f5f:auto_generated.eq[3]
eq[4] <= decode_f5f:auto_generated.eq[4]
eq[5] <= decode_f5f:auto_generated.eq[5]
eq[6] <= decode_f5f:auto_generated.eq[6]
eq[7] <= decode_f5f:auto_generated.eq[7]
eq[8] <= decode_f5f:auto_generated.eq[8]
eq[9] <= decode_f5f:auto_generated.eq[9]
eq[10] <= decode_f5f:auto_generated.eq[10]
eq[11] <= decode_f5f:auto_generated.eq[11]
eq[12] <= decode_f5f:auto_generated.eq[12]
eq[13] <= decode_f5f:auto_generated.eq[13]
eq[14] <= decode_f5f:auto_generated.eq[14]
eq[15] <= decode_f5f:auto_generated.eq[15]
eq[16] <= decode_f5f:auto_generated.eq[16]
eq[17] <= decode_f5f:auto_generated.eq[17]
eq[18] <= decode_f5f:auto_generated.eq[18]
eq[19] <= decode_f5f:auto_generated.eq[19]
eq[20] <= decode_f5f:auto_generated.eq[20]
eq[21] <= decode_f5f:auto_generated.eq[21]
eq[22] <= decode_f5f:auto_generated.eq[22]
eq[23] <= decode_f5f:auto_generated.eq[23]
eq[24] <= decode_f5f:auto_generated.eq[24]
eq[25] <= decode_f5f:auto_generated.eq[25]
eq[26] <= decode_f5f:auto_generated.eq[26]
eq[27] <= decode_f5f:auto_generated.eq[27]
eq[28] <= decode_f5f:auto_generated.eq[28]
eq[29] <= decode_f5f:auto_generated.eq[29]
eq[30] <= decode_f5f:auto_generated.eq[30]
eq[31] <= decode_f5f:auto_generated.eq[31]


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated
data[0] => w_anode116w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode17w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1].IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1].IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1].IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2].IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2].IN0
data[1] => w_anode219w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode311w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode34w[2].IN0
data[1] => w_anode351w[2].IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2].IN0
data[1] => w_anode74w[2].IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3].IN0
data[2] => w_anode127w[3].IN0
data[2] => w_anode137w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3].IN0
data[2] => w_anode219w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN0
data[2] => w_anode331w[3].IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3].IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3].IN0
data[2] => w_anode54w[3].IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1].IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode106w[2].IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2].IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector
reset_n => selector_reg[0].ACLR
reset_n => selector_reg[1].ACLR
reset_n => selector_reg[2].ACLR
reset_n => selector_reg[3].ACLR
reset_n => selector_reg[4].ACLR
reset_n => selector_reg[5].ACLR
reset_n => selector_reg[6].ACLR
reset_n => selector_reg[7].ACLR
reset_n => selector_reg[8].ACLR
reset_n => selector_reg[9].ACLR
reset_n => selector_reg[10].ACLR
reset_n => selector_reg[11].ACLR
reset_n => selector_reg[12].ACLR
reset_n => selector_reg[13].ACLR
reset_n => selector_reg[14].ACLR
reset_n => selector_reg[15].ACLR
reset_n => selector_reg[16].ACLR
reset_n => selector_reg[17].ACLR
reset_n => selector_reg[18].ACLR
reset_n => selector_reg[19].ACLR
reset_n => selector_reg[20].ACLR
reset_n => selector_reg[21].ACLR
reset_n => selector_reg[22].ACLR
reset_n => selector_reg[23].ACLR
reset_n => selector_reg[24].ACLR
reset_n => selector_reg[25].ACLR
reset_n => selector_reg[26].ACLR
reset_n => selector_reg[27].ACLR
reset_n => selector_reg[28].ACLR
reset_n => selector_reg[29].ACLR
reset_n => selector_reg[30].ACLR
reset_n => selector_reg[31].ACLR
reset_n => read_valid~reg0.ACLR
reset_n => read_enable~reg0.ACLR
pll_afi_clk => read_valid~reg0.CLK
pll_afi_clk => read_enable~reg0.CLK
pll_afi_clk => selector_reg[0].CLK
pll_afi_clk => selector_reg[1].CLK
pll_afi_clk => selector_reg[2].CLK
pll_afi_clk => selector_reg[3].CLK
pll_afi_clk => selector_reg[4].CLK
pll_afi_clk => selector_reg[5].CLK
pll_afi_clk => selector_reg[6].CLK
pll_afi_clk => selector_reg[7].CLK
pll_afi_clk => selector_reg[8].CLK
pll_afi_clk => selector_reg[9].CLK
pll_afi_clk => selector_reg[10].CLK
pll_afi_clk => selector_reg[11].CLK
pll_afi_clk => selector_reg[12].CLK
pll_afi_clk => selector_reg[13].CLK
pll_afi_clk => selector_reg[14].CLK
pll_afi_clk => selector_reg[15].CLK
pll_afi_clk => selector_reg[16].CLK
pll_afi_clk => selector_reg[17].CLK
pll_afi_clk => selector_reg[18].CLK
pll_afi_clk => selector_reg[19].CLK
pll_afi_clk => selector_reg[20].CLK
pll_afi_clk => selector_reg[21].CLK
pll_afi_clk => selector_reg[22].CLK
pll_afi_clk => selector_reg[23].CLK
pll_afi_clk => selector_reg[24].CLK
pll_afi_clk => selector_reg[25].CLK
pll_afi_clk => selector_reg[26].CLK
pll_afi_clk => selector_reg[27].CLK
pll_afi_clk => selector_reg[28].CLK
pll_afi_clk => selector_reg[29].CLK
pll_afi_clk => selector_reg[30].CLK
pll_afi_clk => selector_reg[31].CLK
latency_shifter[0] => valid_select[0].IN1
latency_shifter[1] => valid_select[1].IN1
latency_shifter[2] => valid_select[2].IN1
latency_shifter[3] => valid_select[3].IN1
latency_shifter[4] => valid_select[4].IN1
latency_shifter[5] => valid_select[5].IN1
latency_shifter[6] => valid_select[6].IN1
latency_shifter[7] => valid_select[7].IN1
latency_shifter[8] => valid_select[8].IN1
latency_shifter[9] => valid_select[9].IN1
latency_shifter[10] => valid_select[10].IN1
latency_shifter[11] => valid_select[11].IN1
latency_shifter[12] => valid_select[12].IN1
latency_shifter[13] => valid_select[13].IN1
latency_shifter[14] => valid_select[14].IN1
latency_shifter[15] => valid_select[15].IN1
latency_shifter[16] => valid_select[16].IN1
latency_shifter[17] => valid_select[17].IN1
latency_shifter[18] => valid_select[18].IN1
latency_shifter[19] => valid_select[19].IN1
latency_shifter[20] => valid_select[20].IN1
latency_shifter[21] => valid_select[21].IN1
latency_shifter[22] => valid_select[22].IN1
latency_shifter[23] => valid_select[23].IN1
latency_shifter[24] => valid_select[24].IN1
latency_shifter[25] => valid_select[25].IN1
latency_shifter[26] => valid_select[26].IN1
latency_shifter[27] => valid_select[27].IN1
latency_shifter[28] => valid_select[28].IN1
latency_shifter[29] => valid_select[29].IN1
latency_shifter[30] => valid_select[30].IN1
latency_shifter[31] => valid_select[31].IN1
latency_counter[0] => latency_counter[0].IN1
latency_counter[1] => latency_counter[1].IN1
latency_counter[2] => latency_counter[2].IN1
latency_counter[3] => latency_counter[3].IN1
latency_counter[4] => latency_counter[4].IN1
read_enable <= read_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_valid <= read_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select
data[0] => decode_f5f:auto_generated.data[0]
data[1] => decode_f5f:auto_generated.data[1]
data[2] => decode_f5f:auto_generated.data[2]
data[3] => decode_f5f:auto_generated.data[3]
data[4] => decode_f5f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_f5f:auto_generated.eq[0]
eq[1] <= decode_f5f:auto_generated.eq[1]
eq[2] <= decode_f5f:auto_generated.eq[2]
eq[3] <= decode_f5f:auto_generated.eq[3]
eq[4] <= decode_f5f:auto_generated.eq[4]
eq[5] <= decode_f5f:auto_generated.eq[5]
eq[6] <= decode_f5f:auto_generated.eq[6]
eq[7] <= decode_f5f:auto_generated.eq[7]
eq[8] <= decode_f5f:auto_generated.eq[8]
eq[9] <= decode_f5f:auto_generated.eq[9]
eq[10] <= decode_f5f:auto_generated.eq[10]
eq[11] <= decode_f5f:auto_generated.eq[11]
eq[12] <= decode_f5f:auto_generated.eq[12]
eq[13] <= decode_f5f:auto_generated.eq[13]
eq[14] <= decode_f5f:auto_generated.eq[14]
eq[15] <= decode_f5f:auto_generated.eq[15]
eq[16] <= decode_f5f:auto_generated.eq[16]
eq[17] <= decode_f5f:auto_generated.eq[17]
eq[18] <= decode_f5f:auto_generated.eq[18]
eq[19] <= decode_f5f:auto_generated.eq[19]
eq[20] <= decode_f5f:auto_generated.eq[20]
eq[21] <= decode_f5f:auto_generated.eq[21]
eq[22] <= decode_f5f:auto_generated.eq[22]
eq[23] <= decode_f5f:auto_generated.eq[23]
eq[24] <= decode_f5f:auto_generated.eq[24]
eq[25] <= decode_f5f:auto_generated.eq[25]
eq[26] <= decode_f5f:auto_generated.eq[26]
eq[27] <= decode_f5f:auto_generated.eq[27]
eq[28] <= decode_f5f:auto_generated.eq[28]
eq[29] <= decode_f5f:auto_generated.eq[29]
eq[30] <= decode_f5f:auto_generated.eq[30]
eq[31] <= decode_f5f:auto_generated.eq[31]


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_read_datapath:uread_datapath|MyDDR3Controller_example_if0_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated
data[0] => w_anode116w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode17w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1].IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1].IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1].IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2].IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2].IN0
data[1] => w_anode219w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode311w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode34w[2].IN0
data[1] => w_anode351w[2].IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2].IN0
data[1] => w_anode74w[2].IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3].IN0
data[2] => w_anode127w[3].IN0
data[2] => w_anode137w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3].IN0
data[2] => w_anode219w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN0
data[2] => w_anode331w[3].IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3].IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3].IN0
data[2] => w_anode54w[3].IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1].IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode106w[2].IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2].IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_afi_clk.IN3
phy_reset_mem_stable => _.IN1
phy_reset_mem_stable => _.IN1
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN2
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN2
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN2
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN2
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN2
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN2
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN2
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN2
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN2
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN2
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN2
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN2
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN2
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN2
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN2
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN2
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN2
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN2
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN2
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN2
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN2
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN2
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN2
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN2
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN2
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN2
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN2
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN2
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN2
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN2
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN2
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN2
phy_ddio_addr_cmd_clk => phy_ddio_addr_cmd_clk.IN1
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_mem_address[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[13] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[14] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => pll_afi_clk.IN5
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_write_clk.IN3
pll_mem_phy_clk => pll_mem_phy_clk.IN3
pll_afi_phy_clk => pll_afi_phy_clk.IN3
pll_dqs_ena_clk => ~NO_FANOUT~
phy_ddio_dq[0] => phy_ddio_dq_int[0].DATAIN
phy_ddio_dq[1] => phy_ddio_dq_int[1].DATAIN
phy_ddio_dq[2] => phy_ddio_dq_int[2].DATAIN
phy_ddio_dq[3] => phy_ddio_dq_int[3].DATAIN
phy_ddio_dq[4] => phy_ddio_dq_int[4].DATAIN
phy_ddio_dq[5] => phy_ddio_dq_int[5].DATAIN
phy_ddio_dq[6] => phy_ddio_dq_int[6].DATAIN
phy_ddio_dq[7] => phy_ddio_dq_int[7].DATAIN
phy_ddio_dq[8] => phy_ddio_dq_int[8].DATAIN
phy_ddio_dq[9] => phy_ddio_dq_int[9].DATAIN
phy_ddio_dq[10] => phy_ddio_dq_int[10].DATAIN
phy_ddio_dq[11] => phy_ddio_dq_int[11].DATAIN
phy_ddio_dq[12] => phy_ddio_dq_int[12].DATAIN
phy_ddio_dq[13] => phy_ddio_dq_int[13].DATAIN
phy_ddio_dq[14] => phy_ddio_dq_int[14].DATAIN
phy_ddio_dq[15] => phy_ddio_dq_int[15].DATAIN
phy_ddio_dq[16] => phy_ddio_dq_int[16].DATAIN
phy_ddio_dq[17] => phy_ddio_dq_int[17].DATAIN
phy_ddio_dq[18] => phy_ddio_dq_int[18].DATAIN
phy_ddio_dq[19] => phy_ddio_dq_int[19].DATAIN
phy_ddio_dq[20] => phy_ddio_dq_int[20].DATAIN
phy_ddio_dq[21] => phy_ddio_dq_int[21].DATAIN
phy_ddio_dq[22] => phy_ddio_dq_int[22].DATAIN
phy_ddio_dq[23] => phy_ddio_dq_int[23].DATAIN
phy_ddio_dq[24] => phy_ddio_dq_int[24].DATAIN
phy_ddio_dq[25] => phy_ddio_dq_int[25].DATAIN
phy_ddio_dq[26] => phy_ddio_dq_int[26].DATAIN
phy_ddio_dq[27] => phy_ddio_dq_int[27].DATAIN
phy_ddio_dq[28] => phy_ddio_dq_int[28].DATAIN
phy_ddio_dq[29] => phy_ddio_dq_int[29].DATAIN
phy_ddio_dq[30] => phy_ddio_dq_int[30].DATAIN
phy_ddio_dq[31] => phy_ddio_dq_int[31].DATAIN
phy_ddio_dq[32] => phy_ddio_dq_int[32].DATAIN
phy_ddio_dq[33] => phy_ddio_dq_int[33].DATAIN
phy_ddio_dq[34] => phy_ddio_dq_int[34].DATAIN
phy_ddio_dq[35] => phy_ddio_dq_int[35].DATAIN
phy_ddio_dq[36] => phy_ddio_dq_int[36].DATAIN
phy_ddio_dq[37] => phy_ddio_dq_int[37].DATAIN
phy_ddio_dq[38] => phy_ddio_dq_int[38].DATAIN
phy_ddio_dq[39] => phy_ddio_dq_int[39].DATAIN
phy_ddio_dq[40] => phy_ddio_dq_int[40].DATAIN
phy_ddio_dq[41] => phy_ddio_dq_int[41].DATAIN
phy_ddio_dq[42] => phy_ddio_dq_int[42].DATAIN
phy_ddio_dq[43] => phy_ddio_dq_int[43].DATAIN
phy_ddio_dq[44] => phy_ddio_dq_int[44].DATAIN
phy_ddio_dq[45] => phy_ddio_dq_int[45].DATAIN
phy_ddio_dq[46] => phy_ddio_dq_int[46].DATAIN
phy_ddio_dq[47] => phy_ddio_dq_int[47].DATAIN
phy_ddio_dq[48] => phy_ddio_dq_int[48].DATAIN
phy_ddio_dq[49] => phy_ddio_dq_int[49].DATAIN
phy_ddio_dq[50] => phy_ddio_dq_int[50].DATAIN
phy_ddio_dq[51] => phy_ddio_dq_int[51].DATAIN
phy_ddio_dq[52] => phy_ddio_dq_int[52].DATAIN
phy_ddio_dq[53] => phy_ddio_dq_int[53].DATAIN
phy_ddio_dq[54] => phy_ddio_dq_int[54].DATAIN
phy_ddio_dq[55] => phy_ddio_dq_int[55].DATAIN
phy_ddio_dq[56] => phy_ddio_dq_int[56].DATAIN
phy_ddio_dq[57] => phy_ddio_dq_int[57].DATAIN
phy_ddio_dq[58] => phy_ddio_dq_int[58].DATAIN
phy_ddio_dq[59] => phy_ddio_dq_int[59].DATAIN
phy_ddio_dq[60] => phy_ddio_dq_int[60].DATAIN
phy_ddio_dq[61] => phy_ddio_dq_int[61].DATAIN
phy_ddio_dq[62] => phy_ddio_dq_int[62].DATAIN
phy_ddio_dq[63] => phy_ddio_dq_int[63].DATAIN
phy_ddio_dqs_en[0] => phy_ddio_dqs_en_int[0].DATAIN
phy_ddio_dqs_en[1] => phy_ddio_dqs_en_int[1].DATAIN
phy_ddio_dqs_en[2] => phy_ddio_dqs_en_int[2].DATAIN
phy_ddio_dqs_en[3] => phy_ddio_dqs_en_int[3].DATAIN
phy_ddio_oct_ena[0] => phy_ddio_oct_ena_int[0].DATAIN
phy_ddio_oct_ena[1] => phy_ddio_oct_ena_int[1].DATAIN
phy_ddio_oct_ena[2] => phy_ddio_oct_ena_int[2].DATAIN
phy_ddio_oct_ena[3] => phy_ddio_oct_ena_int[3].DATAIN
dqs_enable_ctrl[0] => ~NO_FANOUT~
dqs_enable_ctrl[1] => ~NO_FANOUT~
phy_ddio_wrdata_en[0] => phy_ddio_wrdata_en_int[0].DATAIN
phy_ddio_wrdata_en[1] => phy_ddio_wrdata_en_int[1].DATAIN
phy_ddio_wrdata_en[2] => phy_ddio_wrdata_en_int[2].DATAIN
phy_ddio_wrdata_en[3] => phy_ddio_wrdata_en_int[3].DATAIN
phy_ddio_wrdata_mask[0] => phy_ddio_wrdata_mask_int[0].DATAIN
phy_ddio_wrdata_mask[1] => phy_ddio_wrdata_mask_int[1].DATAIN
phy_ddio_wrdata_mask[2] => phy_ddio_wrdata_mask_int[2].DATAIN
phy_ddio_wrdata_mask[3] => phy_ddio_wrdata_mask_int[3].DATAIN
phy_ddio_wrdata_mask[4] => phy_ddio_wrdata_mask_int[4].DATAIN
phy_ddio_wrdata_mask[5] => phy_ddio_wrdata_mask_int[5].DATAIN
phy_ddio_wrdata_mask[6] => phy_ddio_wrdata_mask_int[6].DATAIN
phy_ddio_wrdata_mask[7] => phy_ddio_wrdata_mask_int[7].DATAIN
phy_mem_dq[0] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN3
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN3
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN3
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN3
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN3
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN3
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN3
ddio_phy_dq[0] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[1] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[2] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[3] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[4] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[5] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[6] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[7] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[8] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[9] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[10] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[11] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[12] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[13] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[14] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[15] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[16] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[17] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[18] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[19] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[20] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[21] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[22] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[23] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[24] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[25] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[26] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[27] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[28] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[29] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[30] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[31] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dq[32] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[33] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[34] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[35] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[36] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[37] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[38] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[39] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[40] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[41] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[42] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[43] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[44] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[45] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[46] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[47] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[48] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[49] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[50] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[51] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[52] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[53] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[54] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[55] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[56] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[57] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[58] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[59] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[60] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[61] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[62] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dq[63] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
read_capture_clk[0] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_out
read_capture_clk[1] <= MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_out
scc_clk => scc_clk.IN2
scc_data[0] => scc_data[0].IN2
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_sr_dqsenable_delayctrl[0] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[1] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[2] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[3] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[4] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[5] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[6] => ~NO_FANOUT~
scc_sr_dqsenable_delayctrl[7] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[0] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[1] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[2] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[3] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[4] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[5] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[6] => ~NO_FANOUT~
scc_sr_dqsdisablen_delayctrl[7] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[0] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[1] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[2] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[3] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[4] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[5] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[6] => ~NO_FANOUT~
scc_sr_multirank_delayctrl[7] => ~NO_FANOUT~
scc_upd[0] => scc_upd[0].IN2
afi_rdata_en[0] => dq_ddio[1].lfifo_rdata_en[0].IN4
afi_rdata_en[1] => ~NO_FANOUT~
afi_rdata_en_full[0] => dq_ddio[1].vfifo_qvld[0].IN8
afi_rdata_en_full[1] => ~NO_FANOUT~
afi_rdata_valid[0] <= afi_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[1] <= afi_rdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_read_latency_counter[0] => seq_read_latency_counter[0].IN2
seq_read_latency_counter[1] => seq_read_latency_counter[1].IN2
seq_read_latency_counter[2] => seq_read_latency_counter[2].IN2
seq_read_latency_counter[3] => seq_read_latency_counter[3].IN2
seq_read_latency_counter[4] => seq_read_latency_counter[4].IN2
seq_read_increment_vfifo_fr[0] => dq_ddio[0].vfifo_inc_wr_ptr[0].IN1
seq_read_increment_vfifo_fr[1] => dq_ddio[1].vfifo_inc_wr_ptr[0].IN1
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_fifo_reset => seq_read_fifo_reset.IN2
enable_mem_clk[0] => enable_mem_clk[0].IN1
capture_strobe_tracking[0] <= <GND>
capture_strobe_tracking[1] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n_afi_clk => ~NO_FANOUT~
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN1
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_c2p_write_clk => ~NO_FANOUT~
pll_write_clk => pll_write_clk.IN1
pll_hr_clk => ~NO_FANOUT~
phy_ddio_addr_cmd_clk => phy_ddio_addr_cmd_clk.IN9
phy_ddio_address[0] => phy_ddio_address_hr[0].DATAIN
phy_ddio_address[1] => phy_ddio_address_hr[1].DATAIN
phy_ddio_address[2] => phy_ddio_address_hr[2].DATAIN
phy_ddio_address[3] => phy_ddio_address_hr[3].DATAIN
phy_ddio_address[4] => phy_ddio_address_hr[4].DATAIN
phy_ddio_address[5] => phy_ddio_address_hr[5].DATAIN
phy_ddio_address[6] => phy_ddio_address_hr[6].DATAIN
phy_ddio_address[7] => phy_ddio_address_hr[7].DATAIN
phy_ddio_address[8] => phy_ddio_address_hr[8].DATAIN
phy_ddio_address[9] => phy_ddio_address_hr[9].DATAIN
phy_ddio_address[10] => phy_ddio_address_hr[10].DATAIN
phy_ddio_address[11] => phy_ddio_address_hr[11].DATAIN
phy_ddio_address[12] => phy_ddio_address_hr[12].DATAIN
phy_ddio_address[13] => phy_ddio_address_hr[13].DATAIN
phy_ddio_address[14] => phy_ddio_address_hr[14].DATAIN
phy_ddio_address[15] => phy_ddio_address_hr[15].DATAIN
phy_ddio_address[16] => phy_ddio_address_hr[16].DATAIN
phy_ddio_address[17] => phy_ddio_address_hr[17].DATAIN
phy_ddio_address[18] => phy_ddio_address_hr[18].DATAIN
phy_ddio_address[19] => phy_ddio_address_hr[19].DATAIN
phy_ddio_address[20] => phy_ddio_address_hr[20].DATAIN
phy_ddio_address[21] => phy_ddio_address_hr[21].DATAIN
phy_ddio_address[22] => phy_ddio_address_hr[22].DATAIN
phy_ddio_address[23] => phy_ddio_address_hr[23].DATAIN
phy_ddio_address[24] => phy_ddio_address_hr[24].DATAIN
phy_ddio_address[25] => phy_ddio_address_hr[25].DATAIN
phy_ddio_address[26] => phy_ddio_address_hr[26].DATAIN
phy_ddio_address[27] => phy_ddio_address_hr[27].DATAIN
phy_ddio_address[28] => phy_ddio_address_hr[28].DATAIN
phy_ddio_address[29] => phy_ddio_address_hr[29].DATAIN
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1
enable_mem_clk[0] => enable_mem_clk[0].IN1
phy_ddio_bank[0] => phy_ddio_bank_hr[0].DATAIN
phy_ddio_bank[1] => phy_ddio_bank_hr[1].DATAIN
phy_ddio_bank[2] => phy_ddio_bank_hr[2].DATAIN
phy_ddio_bank[3] => phy_ddio_bank_hr[3].DATAIN
phy_ddio_bank[4] => phy_ddio_bank_hr[4].DATAIN
phy_ddio_bank[5] => phy_ddio_bank_hr[5].DATAIN
phy_ddio_cs_n[0] => phy_ddio_cs_n_hr[0].DATAIN
phy_ddio_cs_n[1] => phy_ddio_cs_n_hr[1].DATAIN
phy_ddio_cke[0] => phy_ddio_cke_hr[0].DATAIN
phy_ddio_cke[1] => phy_ddio_cke_hr[1].DATAIN
phy_ddio_odt[0] => phy_ddio_odt_hr[0].DATAIN
phy_ddio_odt[1] => phy_ddio_odt_hr[1].DATAIN
phy_ddio_we_n[0] => phy_ddio_we_n_hr[0].DATAIN
phy_ddio_we_n[1] => phy_ddio_we_n_hr[1].DATAIN
phy_ddio_ras_n[0] => phy_ddio_ras_n_hr[0].DATAIN
phy_ddio_ras_n[1] => phy_ddio_ras_n_hr[1].DATAIN
phy_ddio_cas_n[0] => phy_ddio_cas_n_hr[0].DATAIN
phy_ddio_cas_n[1] => phy_ddio_cas_n_hr[1].DATAIN
phy_ddio_reset_n[0] => phy_ddio_reset_n_hr[0].DATAIN
phy_ddio_reset_n[1] => phy_ddio_reset_n_hr[1].DATAIN
phy_mem_address[0] <= altddio_out:uaddress_pad.dataout
phy_mem_address[1] <= altddio_out:uaddress_pad.dataout
phy_mem_address[2] <= altddio_out:uaddress_pad.dataout
phy_mem_address[3] <= altddio_out:uaddress_pad.dataout
phy_mem_address[4] <= altddio_out:uaddress_pad.dataout
phy_mem_address[5] <= altddio_out:uaddress_pad.dataout
phy_mem_address[6] <= altddio_out:uaddress_pad.dataout
phy_mem_address[7] <= altddio_out:uaddress_pad.dataout
phy_mem_address[8] <= altddio_out:uaddress_pad.dataout
phy_mem_address[9] <= altddio_out:uaddress_pad.dataout
phy_mem_address[10] <= altddio_out:uaddress_pad.dataout
phy_mem_address[11] <= altddio_out:uaddress_pad.dataout
phy_mem_address[12] <= altddio_out:uaddress_pad.dataout
phy_mem_address[13] <= altddio_out:uaddress_pad.dataout
phy_mem_address[14] <= altddio_out:uaddress_pad.dataout
phy_mem_bank[0] <= altddio_out:ubank_pad.dataout
phy_mem_bank[1] <= altddio_out:ubank_pad.dataout
phy_mem_bank[2] <= altddio_out:ubank_pad.dataout
phy_mem_cs_n[0] <= altddio_out:ucs_n_pad.dataout
phy_mem_cke[0] <= altddio_out:ucke_pad.dataout
phy_mem_odt[0] <= altddio_out:uodt_pad.dataout
phy_mem_we_n[0] <= altddio_out:uwe_n_pad.dataout
phy_mem_ras_n[0] <= altddio_out:uras_n_pad.dataout
phy_mem_cas_n[0] <= altddio_out:ucas_n_pad.dataout
phy_mem_reset_n <= altddio_out:ureset_n_pad.dataout
phy_mem_ck[0] <= MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad
datain_h[0] => ddio_out_laf:auto_generated.datain_h[0]
datain_h[1] => ddio_out_laf:auto_generated.datain_h[1]
datain_h[2] => ddio_out_laf:auto_generated.datain_h[2]
datain_h[3] => ddio_out_laf:auto_generated.datain_h[3]
datain_h[4] => ddio_out_laf:auto_generated.datain_h[4]
datain_h[5] => ddio_out_laf:auto_generated.datain_h[5]
datain_h[6] => ddio_out_laf:auto_generated.datain_h[6]
datain_h[7] => ddio_out_laf:auto_generated.datain_h[7]
datain_h[8] => ddio_out_laf:auto_generated.datain_h[8]
datain_h[9] => ddio_out_laf:auto_generated.datain_h[9]
datain_h[10] => ddio_out_laf:auto_generated.datain_h[10]
datain_h[11] => ddio_out_laf:auto_generated.datain_h[11]
datain_h[12] => ddio_out_laf:auto_generated.datain_h[12]
datain_h[13] => ddio_out_laf:auto_generated.datain_h[13]
datain_h[14] => ddio_out_laf:auto_generated.datain_h[14]
datain_l[0] => ddio_out_laf:auto_generated.datain_l[0]
datain_l[1] => ddio_out_laf:auto_generated.datain_l[1]
datain_l[2] => ddio_out_laf:auto_generated.datain_l[2]
datain_l[3] => ddio_out_laf:auto_generated.datain_l[3]
datain_l[4] => ddio_out_laf:auto_generated.datain_l[4]
datain_l[5] => ddio_out_laf:auto_generated.datain_l[5]
datain_l[6] => ddio_out_laf:auto_generated.datain_l[6]
datain_l[7] => ddio_out_laf:auto_generated.datain_l[7]
datain_l[8] => ddio_out_laf:auto_generated.datain_l[8]
datain_l[9] => ddio_out_laf:auto_generated.datain_l[9]
datain_l[10] => ddio_out_laf:auto_generated.datain_l[10]
datain_l[11] => ddio_out_laf:auto_generated.datain_l[11]
datain_l[12] => ddio_out_laf:auto_generated.datain_l[12]
datain_l[13] => ddio_out_laf:auto_generated.datain_l[13]
datain_l[14] => ddio_out_laf:auto_generated.datain_l[14]
outclock => ddio_out_laf:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_laf:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_laf:auto_generated.dataout[0]
dataout[1] <> ddio_out_laf:auto_generated.dataout[1]
dataout[2] <> ddio_out_laf:auto_generated.dataout[2]
dataout[3] <> ddio_out_laf:auto_generated.dataout[3]
dataout[4] <> ddio_out_laf:auto_generated.dataout[4]
dataout[5] <> ddio_out_laf:auto_generated.dataout[5]
dataout[6] <> ddio_out_laf:auto_generated.dataout[6]
dataout[7] <> ddio_out_laf:auto_generated.dataout[7]
dataout[8] <> ddio_out_laf:auto_generated.dataout[8]
dataout[9] <> ddio_out_laf:auto_generated.dataout[9]
dataout[10] <> ddio_out_laf:auto_generated.dataout[10]
dataout[11] <> ddio_out_laf:auto_generated.dataout[11]
dataout[12] <> ddio_out_laf:auto_generated.dataout[12]
dataout[13] <> ddio_out_laf:auto_generated.dataout[13]
dataout[14] <> ddio_out_laf:auto_generated.dataout[14]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>
oe_out[8] <= <GND>
oe_out[9] <= <GND>
oe_out[10] <= <GND>
oe_out[11] <= <GND>
oe_out[12] <= <GND>
oe_out[13] <= <GND>
oe_out[14] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_laf:auto_generated
aclr => ddio_outa[14].ARESET
aclr => ddio_outa[13].ARESET
aclr => ddio_outa[12].ARESET
aclr => ddio_outa[11].ARESET
aclr => ddio_outa[10].ARESET
aclr => ddio_outa[9].ARESET
aclr => ddio_outa[8].ARESET
aclr => ddio_outa[7].ARESET
aclr => ddio_outa[6].ARESET
aclr => ddio_outa[5].ARESET
aclr => ddio_outa[4].ARESET
aclr => ddio_outa[3].ARESET
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_h[8] => ddio_outa[8].DATAINHI
datain_h[9] => ddio_outa[9].DATAINHI
datain_h[10] => ddio_outa[10].DATAINHI
datain_h[11] => ddio_outa[11].DATAINHI
datain_h[12] => ddio_outa[12].DATAINHI
datain_h[13] => ddio_outa[13].DATAINHI
datain_h[14] => ddio_outa[14].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
datain_l[8] => ddio_outa[8].DATAINLO
datain_l[9] => ddio_outa[9].DATAINLO
datain_l[10] => ddio_outa[10].DATAINLO
datain_l[11] => ddio_outa[11].DATAINLO
datain_l[12] => ddio_outa[12].DATAINLO
datain_l[13] => ddio_outa[13].DATAINLO
datain_l[14] => ddio_outa[14].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
dataout[4] <= ddio_outa[4].DATAOUT
dataout[5] <= ddio_outa[5].DATAOUT
dataout[6] <= ddio_outa[6].DATAOUT
dataout[7] <= ddio_outa[7].DATAOUT
dataout[8] <= ddio_outa[8].DATAOUT
dataout[9] <= ddio_outa[9].DATAOUT
dataout[10] <= ddio_outa[10].DATAOUT
dataout[11] <= ddio_outa[11].DATAOUT
dataout[12] <= ddio_outa[12].DATAOUT
dataout[13] <= ddio_outa[13].DATAOUT
dataout[14] <= ddio_outa[14].DATAOUT
outclock => ddio_outa[14].CLKHI
outclock => ddio_outa[14].CLKLO
outclock => ddio_outa[14].MUXSEL
outclock => ddio_outa[13].CLKHI
outclock => ddio_outa[13].CLKLO
outclock => ddio_outa[13].MUXSEL
outclock => ddio_outa[12].CLKHI
outclock => ddio_outa[12].CLKLO
outclock => ddio_outa[12].MUXSEL
outclock => ddio_outa[11].CLKHI
outclock => ddio_outa[11].CLKLO
outclock => ddio_outa[11].MUXSEL
outclock => ddio_outa[10].CLKHI
outclock => ddio_outa[10].CLKLO
outclock => ddio_outa[10].MUXSEL
outclock => ddio_outa[9].CLKHI
outclock => ddio_outa[9].CLKLO
outclock => ddio_outa[9].MUXSEL
outclock => ddio_outa[8].CLKHI
outclock => ddio_outa[8].CLKLO
outclock => ddio_outa[8].MUXSEL
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad
datain_h[0] => ddio_out_29f:auto_generated.datain_h[0]
datain_h[1] => ddio_out_29f:auto_generated.datain_h[1]
datain_h[2] => ddio_out_29f:auto_generated.datain_h[2]
datain_l[0] => ddio_out_29f:auto_generated.datain_l[0]
datain_l[1] => ddio_out_29f:auto_generated.datain_l[1]
datain_l[2] => ddio_out_29f:auto_generated.datain_l[2]
outclock => ddio_out_29f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_29f:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_29f:auto_generated.dataout[0]
dataout[1] <> ddio_out_29f:auto_generated.dataout[1]
dataout[2] <> ddio_out_29f:auto_generated.dataout[2]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated
aclr => ddio_outa[2].ARESET
aclr => ddio_outa[1].ARESET
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad
datain_h[0] => ddio_out_b9f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_b9f:auto_generated.datain_l[0]
outclock => ddio_out_b9f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_b9f:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_b9f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad
datain_h[0] => ddio_out_09f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_09f:auto_generated.datain_l[0]
outclock => ddio_out_09f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_09f:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_09f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad
datain_h[0] => ddio_out_09f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_09f:auto_generated.datain_l[0]
outclock => ddio_out_09f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_09f:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_09f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad
datain_h[0] => ddio_out_b9f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_b9f:auto_generated.datain_l[0]
outclock => ddio_out_b9f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_b9f:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_b9f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad
datain_h[0] => ddio_out_b9f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_b9f:auto_generated.datain_l[0]
outclock => ddio_out_b9f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_b9f:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_b9f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad
datain_h[0] => ddio_out_b9f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_b9f:auto_generated.datain_l[0]
outclock => ddio_out_b9f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_b9f:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_b9f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad
datain_h[0] => ddio_out_b9f:auto_generated.datain_h[0]
datain_l[0] => ddio_out_b9f:auto_generated.datain_l[0]
outclock => ddio_out_b9f:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_b9f:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_b9f:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_acv_ldc:clock_gen[0].acv_ck_ldc
pll_hr_clk => phy_clkbuf.INCLK3
pll_dq_clk => phy_clkbuf.INCLK2
pll_dqs_clk => phy_clkbuf.INCLK1
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_addr_cmd_pads:uaddr_cmd_pads|MyDDR3Controller_example_if0_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
read_write_data_io[0] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => ~NO_FANOUT~
write_strobe[1] => ~NO_FANOUT~
write_strobe[2] => ~NO_FANOUT~
write_strobe[3] => ~NO_FANOUT~
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[2] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[4] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[6] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[8] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[9] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[11] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[13] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[2] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[3] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[4] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[6] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[7] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[8] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[9] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[11] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[12] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[13] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[15] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[16] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[17] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[18] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[20] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[22] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[24] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[25] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[26] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[27] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[29] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[30] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[2] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[3] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[4] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[6] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[7] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[8] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[9] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[11] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[12] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[13] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[15] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[16] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[17] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[18] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[20] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[21] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[22] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[24] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[25] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[26] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[27] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[29] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[30] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= <GND>
lfifo_rdata_en[0] => ~NO_FANOUT~
lfifo_rdata_en[1] => ~NO_FANOUT~
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY4
lfifo_rd_latency[4] => ~NO_FANOUT~
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
read_write_data_io[0] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_p0:p0|MyDDR3Controller_example_if0_p0_memphy:umemphy|MyDDR3Controller_example_if0_p0_new_io_pads:uio_pads|MyDDR3Controller_example_if0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => phy_clkbuf.INCLK2
hr_clock_in => phy_clkbuf.INCLK3
dr_clock_in => phy_clkbuf.INCLK
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => phy_clkbuf.INCLK1
write_strobe[0] => ~NO_FANOUT~
write_strobe[1] => ~NO_FANOUT~
write_strobe[2] => ~NO_FANOUT~
write_strobe[3] => ~NO_FANOUT~
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[2] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[4] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[6] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[8] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[9] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[11] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[13] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[2] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[3] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[4] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[6] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[7] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[8] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[9] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[11] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[12] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[13] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[15] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[16] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[17] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[18] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[20] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[22] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[24] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[25] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[26] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[27] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[29] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[30] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[2] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[3] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[4] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[6] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[7] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[8] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[9] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[11] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[12] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[13] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[15] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[16] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[17] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[18] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[20] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[21] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[22] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[24] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[25] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[26] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[27] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[29] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[30] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= <GND>
lfifo_rdata_en[0] => ~NO_FANOUT~
lfifo_rdata_en[1] => ~NO_FANOUT~
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY4
lfifo_rd_latency[4] => ~NO_FANOUT~
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|afi_mux_ddr3_ddrx:m0
clk => seq_mux_rst_n_r[0].CLK
clk => seq_mux_rst_n_r[1].CLK
clk => seq_mux_we_n_r[0].CLK
clk => seq_mux_we_n_r[1].CLK
clk => seq_mux_cas_n_r[0].CLK
clk => seq_mux_cas_n_r[1].CLK
clk => seq_mux_ras_n_r[0].CLK
clk => seq_mux_ras_n_r[1].CLK
clk => seq_mux_odt_r[0].CLK
clk => seq_mux_odt_r[1].CLK
clk => seq_mux_cke_r[0].CLK
clk => seq_mux_cke_r[1].CLK
clk => seq_mux_cs_n_r[0].CLK
clk => seq_mux_cs_n_r[1].CLK
clk => seq_mux_ba_r[0].CLK
clk => seq_mux_ba_r[1].CLK
clk => seq_mux_ba_r[2].CLK
clk => seq_mux_ba_r[3].CLK
clk => seq_mux_ba_r[4].CLK
clk => seq_mux_ba_r[5].CLK
clk => seq_mux_addr_r[0].CLK
clk => seq_mux_addr_r[1].CLK
clk => seq_mux_addr_r[2].CLK
clk => seq_mux_addr_r[3].CLK
clk => seq_mux_addr_r[4].CLK
clk => seq_mux_addr_r[5].CLK
clk => seq_mux_addr_r[6].CLK
clk => seq_mux_addr_r[7].CLK
clk => seq_mux_addr_r[8].CLK
clk => seq_mux_addr_r[9].CLK
clk => seq_mux_addr_r[10].CLK
clk => seq_mux_addr_r[11].CLK
clk => seq_mux_addr_r[12].CLK
clk => seq_mux_addr_r[13].CLK
clk => seq_mux_addr_r[14].CLK
clk => seq_mux_addr_r[15].CLK
clk => seq_mux_addr_r[16].CLK
clk => seq_mux_addr_r[17].CLK
clk => seq_mux_addr_r[18].CLK
clk => seq_mux_addr_r[19].CLK
clk => seq_mux_addr_r[20].CLK
clk => seq_mux_addr_r[21].CLK
clk => seq_mux_addr_r[22].CLK
clk => seq_mux_addr_r[23].CLK
clk => seq_mux_addr_r[24].CLK
clk => seq_mux_addr_r[25].CLK
clk => seq_mux_addr_r[26].CLK
clk => seq_mux_addr_r[27].CLK
clk => seq_mux_addr_r[28].CLK
clk => seq_mux_addr_r[29].CLK
clk => afi_rst_n_r[0].CLK
clk => afi_rst_n_r[1].CLK
clk => afi_we_n_r[0].CLK
clk => afi_we_n_r[1].CLK
clk => afi_cas_n_r[0].CLK
clk => afi_cas_n_r[1].CLK
clk => afi_ras_n_r[0].CLK
clk => afi_ras_n_r[1].CLK
clk => afi_odt_r[0].CLK
clk => afi_odt_r[1].CLK
clk => afi_cke_r[0].CLK
clk => afi_cke_r[1].CLK
clk => afi_cs_n_r[0].CLK
clk => afi_cs_n_r[1].CLK
clk => afi_ba_r[0].CLK
clk => afi_ba_r[1].CLK
clk => afi_ba_r[2].CLK
clk => afi_ba_r[3].CLK
clk => afi_ba_r[4].CLK
clk => afi_ba_r[5].CLK
clk => afi_addr_r[0].CLK
clk => afi_addr_r[1].CLK
clk => afi_addr_r[2].CLK
clk => afi_addr_r[3].CLK
clk => afi_addr_r[4].CLK
clk => afi_addr_r[5].CLK
clk => afi_addr_r[6].CLK
clk => afi_addr_r[7].CLK
clk => afi_addr_r[8].CLK
clk => afi_addr_r[9].CLK
clk => afi_addr_r[10].CLK
clk => afi_addr_r[11].CLK
clk => afi_addr_r[12].CLK
clk => afi_addr_r[13].CLK
clk => afi_addr_r[14].CLK
clk => afi_addr_r[15].CLK
clk => afi_addr_r[16].CLK
clk => afi_addr_r[17].CLK
clk => afi_addr_r[18].CLK
clk => afi_addr_r[19].CLK
clk => afi_addr_r[20].CLK
clk => afi_addr_r[21].CLK
clk => afi_addr_r[22].CLK
clk => afi_addr_r[23].CLK
clk => afi_addr_r[24].CLK
clk => afi_addr_r[25].CLK
clk => afi_addr_r[26].CLK
clk => afi_addr_r[27].CLK
clk => afi_addr_r[28].CLK
clk => afi_addr_r[29].CLK
mux_sel => afi_rdata_valid.OUTPUTSELECT
mux_sel => afi_rdata_valid.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_addr.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_ba.OUTPUTSELECT
mux_sel => phy_mux_cs_n.OUTPUTSELECT
mux_sel => phy_mux_cs_n.OUTPUTSELECT
mux_sel => phy_mux_cke.OUTPUTSELECT
mux_sel => phy_mux_cke.OUTPUTSELECT
mux_sel => phy_mux_odt.OUTPUTSELECT
mux_sel => phy_mux_odt.OUTPUTSELECT
mux_sel => phy_mux_ras_n.OUTPUTSELECT
mux_sel => phy_mux_ras_n.OUTPUTSELECT
mux_sel => phy_mux_cas_n.OUTPUTSELECT
mux_sel => phy_mux_cas_n.OUTPUTSELECT
mux_sel => phy_mux_we_n.OUTPUTSELECT
mux_sel => phy_mux_we_n.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_dm.OUTPUTSELECT
mux_sel => phy_mux_rst_n.OUTPUTSELECT
mux_sel => phy_mux_rst_n.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_dqs_burst.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_wdata_valid.OUTPUTSELECT
mux_sel => phy_mux_rdata_en.OUTPUTSELECT
mux_sel => phy_mux_rdata_en.OUTPUTSELECT
mux_sel => phy_mux_rdata_en_full.OUTPUTSELECT
mux_sel => phy_mux_rdata_en_full.OUTPUTSELECT
afi_addr[0] => afi_addr_r[0].DATAIN
afi_addr[1] => afi_addr_r[1].DATAIN
afi_addr[2] => afi_addr_r[2].DATAIN
afi_addr[3] => afi_addr_r[3].DATAIN
afi_addr[4] => afi_addr_r[4].DATAIN
afi_addr[5] => afi_addr_r[5].DATAIN
afi_addr[6] => afi_addr_r[6].DATAIN
afi_addr[7] => afi_addr_r[7].DATAIN
afi_addr[8] => afi_addr_r[8].DATAIN
afi_addr[9] => afi_addr_r[9].DATAIN
afi_addr[10] => afi_addr_r[10].DATAIN
afi_addr[11] => afi_addr_r[11].DATAIN
afi_addr[12] => afi_addr_r[12].DATAIN
afi_addr[13] => afi_addr_r[13].DATAIN
afi_addr[14] => afi_addr_r[14].DATAIN
afi_addr[15] => afi_addr_r[15].DATAIN
afi_addr[16] => afi_addr_r[16].DATAIN
afi_addr[17] => afi_addr_r[17].DATAIN
afi_addr[18] => afi_addr_r[18].DATAIN
afi_addr[19] => afi_addr_r[19].DATAIN
afi_addr[20] => afi_addr_r[20].DATAIN
afi_addr[21] => afi_addr_r[21].DATAIN
afi_addr[22] => afi_addr_r[22].DATAIN
afi_addr[23] => afi_addr_r[23].DATAIN
afi_addr[24] => afi_addr_r[24].DATAIN
afi_addr[25] => afi_addr_r[25].DATAIN
afi_addr[26] => afi_addr_r[26].DATAIN
afi_addr[27] => afi_addr_r[27].DATAIN
afi_addr[28] => afi_addr_r[28].DATAIN
afi_addr[29] => afi_addr_r[29].DATAIN
afi_ba[0] => afi_ba_r[0].DATAIN
afi_ba[1] => afi_ba_r[1].DATAIN
afi_ba[2] => afi_ba_r[2].DATAIN
afi_ba[3] => afi_ba_r[3].DATAIN
afi_ba[4] => afi_ba_r[4].DATAIN
afi_ba[5] => afi_ba_r[5].DATAIN
afi_cs_n[0] => afi_cs_n_r[0].DATAIN
afi_cs_n[1] => afi_cs_n_r[1].DATAIN
afi_cke[0] => afi_cke_r[0].DATAIN
afi_cke[1] => afi_cke_r[1].DATAIN
afi_odt[0] => afi_odt_r[0].DATAIN
afi_odt[1] => afi_odt_r[1].DATAIN
afi_ras_n[0] => afi_ras_n_r[0].DATAIN
afi_ras_n[1] => afi_ras_n_r[1].DATAIN
afi_cas_n[0] => afi_cas_n_r[0].DATAIN
afi_cas_n[1] => afi_cas_n_r[1].DATAIN
afi_we_n[0] => afi_we_n_r[0].DATAIN
afi_we_n[1] => afi_we_n_r[1].DATAIN
afi_dm[0] => phy_mux_dm.DATAA
afi_dm[1] => phy_mux_dm.DATAA
afi_dm[2] => phy_mux_dm.DATAA
afi_dm[3] => phy_mux_dm.DATAA
afi_dm[4] => phy_mux_dm.DATAA
afi_dm[5] => phy_mux_dm.DATAA
afi_dm[6] => phy_mux_dm.DATAA
afi_dm[7] => phy_mux_dm.DATAA
afi_wlat[0] <= phy_mux_wlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[1] <= phy_mux_wlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[2] <= phy_mux_wlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[3] <= phy_mux_wlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[4] <= phy_mux_wlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wlat[5] <= phy_mux_wlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[0] <= phy_mux_rlat[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[1] <= phy_mux_rlat[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[2] <= phy_mux_rlat[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[3] <= phy_mux_rlat[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[4] <= phy_mux_rlat[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rlat[5] <= phy_mux_rlat[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] => afi_rst_n_r[0].DATAIN
afi_rst_n[1] => afi_rst_n_r[1].DATAIN
afi_dqs_burst[0] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[1] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[2] => phy_mux_dqs_burst.DATAA
afi_dqs_burst[3] => phy_mux_dqs_burst.DATAA
afi_wdata[0] => phy_mux_wdata.DATAA
afi_wdata[1] => phy_mux_wdata.DATAA
afi_wdata[2] => phy_mux_wdata.DATAA
afi_wdata[3] => phy_mux_wdata.DATAA
afi_wdata[4] => phy_mux_wdata.DATAA
afi_wdata[5] => phy_mux_wdata.DATAA
afi_wdata[6] => phy_mux_wdata.DATAA
afi_wdata[7] => phy_mux_wdata.DATAA
afi_wdata[8] => phy_mux_wdata.DATAA
afi_wdata[9] => phy_mux_wdata.DATAA
afi_wdata[10] => phy_mux_wdata.DATAA
afi_wdata[11] => phy_mux_wdata.DATAA
afi_wdata[12] => phy_mux_wdata.DATAA
afi_wdata[13] => phy_mux_wdata.DATAA
afi_wdata[14] => phy_mux_wdata.DATAA
afi_wdata[15] => phy_mux_wdata.DATAA
afi_wdata[16] => phy_mux_wdata.DATAA
afi_wdata[17] => phy_mux_wdata.DATAA
afi_wdata[18] => phy_mux_wdata.DATAA
afi_wdata[19] => phy_mux_wdata.DATAA
afi_wdata[20] => phy_mux_wdata.DATAA
afi_wdata[21] => phy_mux_wdata.DATAA
afi_wdata[22] => phy_mux_wdata.DATAA
afi_wdata[23] => phy_mux_wdata.DATAA
afi_wdata[24] => phy_mux_wdata.DATAA
afi_wdata[25] => phy_mux_wdata.DATAA
afi_wdata[26] => phy_mux_wdata.DATAA
afi_wdata[27] => phy_mux_wdata.DATAA
afi_wdata[28] => phy_mux_wdata.DATAA
afi_wdata[29] => phy_mux_wdata.DATAA
afi_wdata[30] => phy_mux_wdata.DATAA
afi_wdata[31] => phy_mux_wdata.DATAA
afi_wdata[32] => phy_mux_wdata.DATAA
afi_wdata[33] => phy_mux_wdata.DATAA
afi_wdata[34] => phy_mux_wdata.DATAA
afi_wdata[35] => phy_mux_wdata.DATAA
afi_wdata[36] => phy_mux_wdata.DATAA
afi_wdata[37] => phy_mux_wdata.DATAA
afi_wdata[38] => phy_mux_wdata.DATAA
afi_wdata[39] => phy_mux_wdata.DATAA
afi_wdata[40] => phy_mux_wdata.DATAA
afi_wdata[41] => phy_mux_wdata.DATAA
afi_wdata[42] => phy_mux_wdata.DATAA
afi_wdata[43] => phy_mux_wdata.DATAA
afi_wdata[44] => phy_mux_wdata.DATAA
afi_wdata[45] => phy_mux_wdata.DATAA
afi_wdata[46] => phy_mux_wdata.DATAA
afi_wdata[47] => phy_mux_wdata.DATAA
afi_wdata[48] => phy_mux_wdata.DATAA
afi_wdata[49] => phy_mux_wdata.DATAA
afi_wdata[50] => phy_mux_wdata.DATAA
afi_wdata[51] => phy_mux_wdata.DATAA
afi_wdata[52] => phy_mux_wdata.DATAA
afi_wdata[53] => phy_mux_wdata.DATAA
afi_wdata[54] => phy_mux_wdata.DATAA
afi_wdata[55] => phy_mux_wdata.DATAA
afi_wdata[56] => phy_mux_wdata.DATAA
afi_wdata[57] => phy_mux_wdata.DATAA
afi_wdata[58] => phy_mux_wdata.DATAA
afi_wdata[59] => phy_mux_wdata.DATAA
afi_wdata[60] => phy_mux_wdata.DATAA
afi_wdata[61] => phy_mux_wdata.DATAA
afi_wdata[62] => phy_mux_wdata.DATAA
afi_wdata[63] => phy_mux_wdata.DATAA
afi_wdata_valid[0] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[1] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[2] => phy_mux_wdata_valid.DATAA
afi_wdata_valid[3] => phy_mux_wdata_valid.DATAA
afi_rdata_en[0] => phy_mux_rdata_en.DATAA
afi_rdata_en[1] => phy_mux_rdata_en.DATAA
afi_rdata_en_full[0] => phy_mux_rdata_en_full.DATAA
afi_rdata_en_full[1] => phy_mux_rdata_en_full.DATAA
afi_rdata[0] <= phy_mux_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[1] <= phy_mux_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[2] <= phy_mux_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[3] <= phy_mux_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[4] <= phy_mux_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[5] <= phy_mux_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[6] <= phy_mux_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[7] <= phy_mux_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[8] <= phy_mux_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[9] <= phy_mux_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[10] <= phy_mux_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[11] <= phy_mux_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[12] <= phy_mux_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[13] <= phy_mux_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[14] <= phy_mux_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[15] <= phy_mux_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[16] <= phy_mux_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[17] <= phy_mux_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[18] <= phy_mux_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[19] <= phy_mux_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[20] <= phy_mux_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[21] <= phy_mux_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[22] <= phy_mux_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[23] <= phy_mux_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[24] <= phy_mux_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[25] <= phy_mux_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[26] <= phy_mux_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[27] <= phy_mux_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[28] <= phy_mux_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[29] <= phy_mux_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[30] <= phy_mux_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[31] <= phy_mux_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[32] <= phy_mux_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[33] <= phy_mux_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[34] <= phy_mux_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[35] <= phy_mux_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[36] <= phy_mux_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[37] <= phy_mux_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[38] <= phy_mux_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[39] <= phy_mux_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[40] <= phy_mux_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[41] <= phy_mux_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[42] <= phy_mux_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[43] <= phy_mux_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[44] <= phy_mux_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[45] <= phy_mux_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[46] <= phy_mux_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[47] <= phy_mux_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[48] <= phy_mux_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[49] <= phy_mux_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[50] <= phy_mux_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[51] <= phy_mux_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[52] <= phy_mux_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[53] <= phy_mux_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[54] <= phy_mux_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[55] <= phy_mux_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[56] <= phy_mux_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[57] <= phy_mux_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[58] <= phy_mux_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[59] <= phy_mux_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[60] <= phy_mux_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[61] <= phy_mux_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[62] <= phy_mux_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata[63] <= phy_mux_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[0] <= afi_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_rdata_valid[1] <= afi_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_success <= phy_mux_cal_success.DB_MAX_OUTPUT_PORT_TYPE
afi_cal_fail <= phy_mux_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
seq_mux_addr[0] => seq_mux_addr_r[0].DATAIN
seq_mux_addr[1] => seq_mux_addr_r[1].DATAIN
seq_mux_addr[2] => seq_mux_addr_r[2].DATAIN
seq_mux_addr[3] => seq_mux_addr_r[3].DATAIN
seq_mux_addr[4] => seq_mux_addr_r[4].DATAIN
seq_mux_addr[5] => seq_mux_addr_r[5].DATAIN
seq_mux_addr[6] => seq_mux_addr_r[6].DATAIN
seq_mux_addr[7] => seq_mux_addr_r[7].DATAIN
seq_mux_addr[8] => seq_mux_addr_r[8].DATAIN
seq_mux_addr[9] => seq_mux_addr_r[9].DATAIN
seq_mux_addr[10] => seq_mux_addr_r[10].DATAIN
seq_mux_addr[11] => seq_mux_addr_r[11].DATAIN
seq_mux_addr[12] => seq_mux_addr_r[12].DATAIN
seq_mux_addr[13] => seq_mux_addr_r[13].DATAIN
seq_mux_addr[14] => seq_mux_addr_r[14].DATAIN
seq_mux_addr[15] => seq_mux_addr_r[15].DATAIN
seq_mux_addr[16] => seq_mux_addr_r[16].DATAIN
seq_mux_addr[17] => seq_mux_addr_r[17].DATAIN
seq_mux_addr[18] => seq_mux_addr_r[18].DATAIN
seq_mux_addr[19] => seq_mux_addr_r[19].DATAIN
seq_mux_addr[20] => seq_mux_addr_r[20].DATAIN
seq_mux_addr[21] => seq_mux_addr_r[21].DATAIN
seq_mux_addr[22] => seq_mux_addr_r[22].DATAIN
seq_mux_addr[23] => seq_mux_addr_r[23].DATAIN
seq_mux_addr[24] => seq_mux_addr_r[24].DATAIN
seq_mux_addr[25] => seq_mux_addr_r[25].DATAIN
seq_mux_addr[26] => seq_mux_addr_r[26].DATAIN
seq_mux_addr[27] => seq_mux_addr_r[27].DATAIN
seq_mux_addr[28] => seq_mux_addr_r[28].DATAIN
seq_mux_addr[29] => seq_mux_addr_r[29].DATAIN
seq_mux_ba[0] => seq_mux_ba_r[0].DATAIN
seq_mux_ba[1] => seq_mux_ba_r[1].DATAIN
seq_mux_ba[2] => seq_mux_ba_r[2].DATAIN
seq_mux_ba[3] => seq_mux_ba_r[3].DATAIN
seq_mux_ba[4] => seq_mux_ba_r[4].DATAIN
seq_mux_ba[5] => seq_mux_ba_r[5].DATAIN
seq_mux_cs_n[0] => seq_mux_cs_n_r[0].DATAIN
seq_mux_cs_n[1] => seq_mux_cs_n_r[1].DATAIN
seq_mux_cke[0] => seq_mux_cke_r[0].DATAIN
seq_mux_cke[1] => seq_mux_cke_r[1].DATAIN
seq_mux_odt[0] => seq_mux_odt_r[0].DATAIN
seq_mux_odt[1] => seq_mux_odt_r[1].DATAIN
seq_mux_ras_n[0] => seq_mux_ras_n_r[0].DATAIN
seq_mux_ras_n[1] => seq_mux_ras_n_r[1].DATAIN
seq_mux_cas_n[0] => seq_mux_cas_n_r[0].DATAIN
seq_mux_cas_n[1] => seq_mux_cas_n_r[1].DATAIN
seq_mux_we_n[0] => seq_mux_we_n_r[0].DATAIN
seq_mux_we_n[1] => seq_mux_we_n_r[1].DATAIN
seq_mux_dm[0] => phy_mux_dm.DATAB
seq_mux_dm[1] => phy_mux_dm.DATAB
seq_mux_dm[2] => phy_mux_dm.DATAB
seq_mux_dm[3] => phy_mux_dm.DATAB
seq_mux_dm[4] => phy_mux_dm.DATAB
seq_mux_dm[5] => phy_mux_dm.DATAB
seq_mux_dm[6] => phy_mux_dm.DATAB
seq_mux_dm[7] => phy_mux_dm.DATAB
seq_mux_rst_n[0] => seq_mux_rst_n_r[0].DATAIN
seq_mux_rst_n[1] => seq_mux_rst_n_r[1].DATAIN
seq_mux_dqs_burst[0] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[1] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[2] => phy_mux_dqs_burst.DATAB
seq_mux_dqs_burst[3] => phy_mux_dqs_burst.DATAB
seq_mux_wdata[0] => phy_mux_wdata.DATAB
seq_mux_wdata[1] => phy_mux_wdata.DATAB
seq_mux_wdata[2] => phy_mux_wdata.DATAB
seq_mux_wdata[3] => phy_mux_wdata.DATAB
seq_mux_wdata[4] => phy_mux_wdata.DATAB
seq_mux_wdata[5] => phy_mux_wdata.DATAB
seq_mux_wdata[6] => phy_mux_wdata.DATAB
seq_mux_wdata[7] => phy_mux_wdata.DATAB
seq_mux_wdata[8] => phy_mux_wdata.DATAB
seq_mux_wdata[9] => phy_mux_wdata.DATAB
seq_mux_wdata[10] => phy_mux_wdata.DATAB
seq_mux_wdata[11] => phy_mux_wdata.DATAB
seq_mux_wdata[12] => phy_mux_wdata.DATAB
seq_mux_wdata[13] => phy_mux_wdata.DATAB
seq_mux_wdata[14] => phy_mux_wdata.DATAB
seq_mux_wdata[15] => phy_mux_wdata.DATAB
seq_mux_wdata[16] => phy_mux_wdata.DATAB
seq_mux_wdata[17] => phy_mux_wdata.DATAB
seq_mux_wdata[18] => phy_mux_wdata.DATAB
seq_mux_wdata[19] => phy_mux_wdata.DATAB
seq_mux_wdata[20] => phy_mux_wdata.DATAB
seq_mux_wdata[21] => phy_mux_wdata.DATAB
seq_mux_wdata[22] => phy_mux_wdata.DATAB
seq_mux_wdata[23] => phy_mux_wdata.DATAB
seq_mux_wdata[24] => phy_mux_wdata.DATAB
seq_mux_wdata[25] => phy_mux_wdata.DATAB
seq_mux_wdata[26] => phy_mux_wdata.DATAB
seq_mux_wdata[27] => phy_mux_wdata.DATAB
seq_mux_wdata[28] => phy_mux_wdata.DATAB
seq_mux_wdata[29] => phy_mux_wdata.DATAB
seq_mux_wdata[30] => phy_mux_wdata.DATAB
seq_mux_wdata[31] => phy_mux_wdata.DATAB
seq_mux_wdata[32] => phy_mux_wdata.DATAB
seq_mux_wdata[33] => phy_mux_wdata.DATAB
seq_mux_wdata[34] => phy_mux_wdata.DATAB
seq_mux_wdata[35] => phy_mux_wdata.DATAB
seq_mux_wdata[36] => phy_mux_wdata.DATAB
seq_mux_wdata[37] => phy_mux_wdata.DATAB
seq_mux_wdata[38] => phy_mux_wdata.DATAB
seq_mux_wdata[39] => phy_mux_wdata.DATAB
seq_mux_wdata[40] => phy_mux_wdata.DATAB
seq_mux_wdata[41] => phy_mux_wdata.DATAB
seq_mux_wdata[42] => phy_mux_wdata.DATAB
seq_mux_wdata[43] => phy_mux_wdata.DATAB
seq_mux_wdata[44] => phy_mux_wdata.DATAB
seq_mux_wdata[45] => phy_mux_wdata.DATAB
seq_mux_wdata[46] => phy_mux_wdata.DATAB
seq_mux_wdata[47] => phy_mux_wdata.DATAB
seq_mux_wdata[48] => phy_mux_wdata.DATAB
seq_mux_wdata[49] => phy_mux_wdata.DATAB
seq_mux_wdata[50] => phy_mux_wdata.DATAB
seq_mux_wdata[51] => phy_mux_wdata.DATAB
seq_mux_wdata[52] => phy_mux_wdata.DATAB
seq_mux_wdata[53] => phy_mux_wdata.DATAB
seq_mux_wdata[54] => phy_mux_wdata.DATAB
seq_mux_wdata[55] => phy_mux_wdata.DATAB
seq_mux_wdata[56] => phy_mux_wdata.DATAB
seq_mux_wdata[57] => phy_mux_wdata.DATAB
seq_mux_wdata[58] => phy_mux_wdata.DATAB
seq_mux_wdata[59] => phy_mux_wdata.DATAB
seq_mux_wdata[60] => phy_mux_wdata.DATAB
seq_mux_wdata[61] => phy_mux_wdata.DATAB
seq_mux_wdata[62] => phy_mux_wdata.DATAB
seq_mux_wdata[63] => phy_mux_wdata.DATAB
seq_mux_wdata_valid[0] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[1] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[2] => phy_mux_wdata_valid.DATAB
seq_mux_wdata_valid[3] => phy_mux_wdata_valid.DATAB
seq_mux_rdata_en[0] => phy_mux_rdata_en.DATAB
seq_mux_rdata_en[1] => phy_mux_rdata_en.DATAB
seq_mux_rdata_en_full[0] => phy_mux_rdata_en_full.DATAB
seq_mux_rdata_en_full[1] => phy_mux_rdata_en_full.DATAB
seq_mux_rdata[0] <= phy_mux_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[1] <= phy_mux_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[2] <= phy_mux_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[3] <= phy_mux_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[4] <= phy_mux_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[5] <= phy_mux_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[6] <= phy_mux_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[7] <= phy_mux_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[8] <= phy_mux_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[9] <= phy_mux_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[10] <= phy_mux_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[11] <= phy_mux_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[12] <= phy_mux_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[13] <= phy_mux_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[14] <= phy_mux_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[15] <= phy_mux_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[16] <= phy_mux_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[17] <= phy_mux_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[18] <= phy_mux_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[19] <= phy_mux_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[20] <= phy_mux_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[21] <= phy_mux_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[22] <= phy_mux_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[23] <= phy_mux_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[24] <= phy_mux_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[25] <= phy_mux_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[26] <= phy_mux_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[27] <= phy_mux_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[28] <= phy_mux_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[29] <= phy_mux_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[30] <= phy_mux_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[31] <= phy_mux_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[32] <= phy_mux_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[33] <= phy_mux_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[34] <= phy_mux_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[35] <= phy_mux_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[36] <= phy_mux_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[37] <= phy_mux_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[38] <= phy_mux_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[39] <= phy_mux_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[40] <= phy_mux_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[41] <= phy_mux_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[42] <= phy_mux_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[43] <= phy_mux_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[44] <= phy_mux_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[45] <= phy_mux_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[46] <= phy_mux_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[47] <= phy_mux_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[48] <= phy_mux_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[49] <= phy_mux_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[50] <= phy_mux_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[51] <= phy_mux_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[52] <= phy_mux_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[53] <= phy_mux_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[54] <= phy_mux_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[55] <= phy_mux_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[56] <= phy_mux_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[57] <= phy_mux_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[58] <= phy_mux_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[59] <= phy_mux_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[60] <= phy_mux_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[61] <= phy_mux_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[62] <= phy_mux_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata[63] <= phy_mux_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata_valid[0] <= phy_mux_rdata_valid[0].DB_MAX_OUTPUT_PORT_TYPE
seq_mux_rdata_valid[1] <= phy_mux_rdata_valid[1].DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[0] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[1] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[2] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[3] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[4] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[5] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[6] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[7] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[8] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[9] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[10] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[11] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[12] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[13] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[14] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[15] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[16] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[17] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[18] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[19] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[20] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[21] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[22] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[23] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[24] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[25] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[26] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[27] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[28] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_addr[29] <= phy_mux_addr.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[0] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[1] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[2] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[3] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[4] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ba[5] <= phy_mux_ba.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cs_n[0] <= phy_mux_cs_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cs_n[1] <= phy_mux_cs_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cke[0] <= phy_mux_cke.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cke[1] <= phy_mux_cke.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_odt[0] <= phy_mux_odt.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_odt[1] <= phy_mux_odt.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ras_n[0] <= phy_mux_ras_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_ras_n[1] <= phy_mux_ras_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cas_n[0] <= phy_mux_cas_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_cas_n[1] <= phy_mux_cas_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_we_n[0] <= phy_mux_we_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_we_n[1] <= phy_mux_we_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[0] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[1] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[2] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[3] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[4] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[5] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[6] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dm[7] <= phy_mux_dm.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wlat[0] => afi_wlat[0].DATAIN
phy_mux_wlat[1] => afi_wlat[1].DATAIN
phy_mux_wlat[2] => afi_wlat[2].DATAIN
phy_mux_wlat[3] => afi_wlat[3].DATAIN
phy_mux_wlat[4] => afi_wlat[4].DATAIN
phy_mux_wlat[5] => afi_wlat[5].DATAIN
phy_mux_rlat[0] => afi_rlat[0].DATAIN
phy_mux_rlat[1] => afi_rlat[1].DATAIN
phy_mux_rlat[2] => afi_rlat[2].DATAIN
phy_mux_rlat[3] => afi_rlat[3].DATAIN
phy_mux_rlat[4] => afi_rlat[4].DATAIN
phy_mux_rlat[5] => afi_rlat[5].DATAIN
phy_mux_rst_n[0] <= phy_mux_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rst_n[1] <= phy_mux_rst_n.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[0] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[1] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[2] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_dqs_burst[3] <= phy_mux_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[0] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[1] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[2] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[3] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[4] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[5] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[6] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[7] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[8] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[9] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[10] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[11] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[12] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[13] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[14] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[15] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[16] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[17] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[18] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[19] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[20] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[21] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[22] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[23] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[24] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[25] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[26] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[27] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[28] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[29] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[30] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[31] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[32] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[33] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[34] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[35] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[36] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[37] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[38] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[39] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[40] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[41] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[42] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[43] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[44] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[45] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[46] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[47] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[48] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[49] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[50] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[51] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[52] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[53] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[54] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[55] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[56] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[57] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[58] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[59] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[60] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[61] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[62] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata[63] <= phy_mux_wdata.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[0] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[1] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[2] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_wdata_valid[3] <= phy_mux_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en[0] <= phy_mux_rdata_en.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en[1] <= phy_mux_rdata_en.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en_full[0] <= phy_mux_rdata_en_full.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata_en_full[1] <= phy_mux_rdata_en_full.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_rdata[0] => seq_mux_rdata[0].DATAIN
phy_mux_rdata[0] => afi_rdata[0].DATAIN
phy_mux_rdata[1] => seq_mux_rdata[1].DATAIN
phy_mux_rdata[1] => afi_rdata[1].DATAIN
phy_mux_rdata[2] => seq_mux_rdata[2].DATAIN
phy_mux_rdata[2] => afi_rdata[2].DATAIN
phy_mux_rdata[3] => seq_mux_rdata[3].DATAIN
phy_mux_rdata[3] => afi_rdata[3].DATAIN
phy_mux_rdata[4] => seq_mux_rdata[4].DATAIN
phy_mux_rdata[4] => afi_rdata[4].DATAIN
phy_mux_rdata[5] => seq_mux_rdata[5].DATAIN
phy_mux_rdata[5] => afi_rdata[5].DATAIN
phy_mux_rdata[6] => seq_mux_rdata[6].DATAIN
phy_mux_rdata[6] => afi_rdata[6].DATAIN
phy_mux_rdata[7] => seq_mux_rdata[7].DATAIN
phy_mux_rdata[7] => afi_rdata[7].DATAIN
phy_mux_rdata[8] => seq_mux_rdata[8].DATAIN
phy_mux_rdata[8] => afi_rdata[8].DATAIN
phy_mux_rdata[9] => seq_mux_rdata[9].DATAIN
phy_mux_rdata[9] => afi_rdata[9].DATAIN
phy_mux_rdata[10] => seq_mux_rdata[10].DATAIN
phy_mux_rdata[10] => afi_rdata[10].DATAIN
phy_mux_rdata[11] => seq_mux_rdata[11].DATAIN
phy_mux_rdata[11] => afi_rdata[11].DATAIN
phy_mux_rdata[12] => seq_mux_rdata[12].DATAIN
phy_mux_rdata[12] => afi_rdata[12].DATAIN
phy_mux_rdata[13] => seq_mux_rdata[13].DATAIN
phy_mux_rdata[13] => afi_rdata[13].DATAIN
phy_mux_rdata[14] => seq_mux_rdata[14].DATAIN
phy_mux_rdata[14] => afi_rdata[14].DATAIN
phy_mux_rdata[15] => seq_mux_rdata[15].DATAIN
phy_mux_rdata[15] => afi_rdata[15].DATAIN
phy_mux_rdata[16] => seq_mux_rdata[16].DATAIN
phy_mux_rdata[16] => afi_rdata[16].DATAIN
phy_mux_rdata[17] => seq_mux_rdata[17].DATAIN
phy_mux_rdata[17] => afi_rdata[17].DATAIN
phy_mux_rdata[18] => seq_mux_rdata[18].DATAIN
phy_mux_rdata[18] => afi_rdata[18].DATAIN
phy_mux_rdata[19] => seq_mux_rdata[19].DATAIN
phy_mux_rdata[19] => afi_rdata[19].DATAIN
phy_mux_rdata[20] => seq_mux_rdata[20].DATAIN
phy_mux_rdata[20] => afi_rdata[20].DATAIN
phy_mux_rdata[21] => seq_mux_rdata[21].DATAIN
phy_mux_rdata[21] => afi_rdata[21].DATAIN
phy_mux_rdata[22] => seq_mux_rdata[22].DATAIN
phy_mux_rdata[22] => afi_rdata[22].DATAIN
phy_mux_rdata[23] => seq_mux_rdata[23].DATAIN
phy_mux_rdata[23] => afi_rdata[23].DATAIN
phy_mux_rdata[24] => seq_mux_rdata[24].DATAIN
phy_mux_rdata[24] => afi_rdata[24].DATAIN
phy_mux_rdata[25] => seq_mux_rdata[25].DATAIN
phy_mux_rdata[25] => afi_rdata[25].DATAIN
phy_mux_rdata[26] => seq_mux_rdata[26].DATAIN
phy_mux_rdata[26] => afi_rdata[26].DATAIN
phy_mux_rdata[27] => seq_mux_rdata[27].DATAIN
phy_mux_rdata[27] => afi_rdata[27].DATAIN
phy_mux_rdata[28] => seq_mux_rdata[28].DATAIN
phy_mux_rdata[28] => afi_rdata[28].DATAIN
phy_mux_rdata[29] => seq_mux_rdata[29].DATAIN
phy_mux_rdata[29] => afi_rdata[29].DATAIN
phy_mux_rdata[30] => seq_mux_rdata[30].DATAIN
phy_mux_rdata[30] => afi_rdata[30].DATAIN
phy_mux_rdata[31] => seq_mux_rdata[31].DATAIN
phy_mux_rdata[31] => afi_rdata[31].DATAIN
phy_mux_rdata[32] => seq_mux_rdata[32].DATAIN
phy_mux_rdata[32] => afi_rdata[32].DATAIN
phy_mux_rdata[33] => seq_mux_rdata[33].DATAIN
phy_mux_rdata[33] => afi_rdata[33].DATAIN
phy_mux_rdata[34] => seq_mux_rdata[34].DATAIN
phy_mux_rdata[34] => afi_rdata[34].DATAIN
phy_mux_rdata[35] => seq_mux_rdata[35].DATAIN
phy_mux_rdata[35] => afi_rdata[35].DATAIN
phy_mux_rdata[36] => seq_mux_rdata[36].DATAIN
phy_mux_rdata[36] => afi_rdata[36].DATAIN
phy_mux_rdata[37] => seq_mux_rdata[37].DATAIN
phy_mux_rdata[37] => afi_rdata[37].DATAIN
phy_mux_rdata[38] => seq_mux_rdata[38].DATAIN
phy_mux_rdata[38] => afi_rdata[38].DATAIN
phy_mux_rdata[39] => seq_mux_rdata[39].DATAIN
phy_mux_rdata[39] => afi_rdata[39].DATAIN
phy_mux_rdata[40] => seq_mux_rdata[40].DATAIN
phy_mux_rdata[40] => afi_rdata[40].DATAIN
phy_mux_rdata[41] => seq_mux_rdata[41].DATAIN
phy_mux_rdata[41] => afi_rdata[41].DATAIN
phy_mux_rdata[42] => seq_mux_rdata[42].DATAIN
phy_mux_rdata[42] => afi_rdata[42].DATAIN
phy_mux_rdata[43] => seq_mux_rdata[43].DATAIN
phy_mux_rdata[43] => afi_rdata[43].DATAIN
phy_mux_rdata[44] => seq_mux_rdata[44].DATAIN
phy_mux_rdata[44] => afi_rdata[44].DATAIN
phy_mux_rdata[45] => seq_mux_rdata[45].DATAIN
phy_mux_rdata[45] => afi_rdata[45].DATAIN
phy_mux_rdata[46] => seq_mux_rdata[46].DATAIN
phy_mux_rdata[46] => afi_rdata[46].DATAIN
phy_mux_rdata[47] => seq_mux_rdata[47].DATAIN
phy_mux_rdata[47] => afi_rdata[47].DATAIN
phy_mux_rdata[48] => seq_mux_rdata[48].DATAIN
phy_mux_rdata[48] => afi_rdata[48].DATAIN
phy_mux_rdata[49] => seq_mux_rdata[49].DATAIN
phy_mux_rdata[49] => afi_rdata[49].DATAIN
phy_mux_rdata[50] => seq_mux_rdata[50].DATAIN
phy_mux_rdata[50] => afi_rdata[50].DATAIN
phy_mux_rdata[51] => seq_mux_rdata[51].DATAIN
phy_mux_rdata[51] => afi_rdata[51].DATAIN
phy_mux_rdata[52] => seq_mux_rdata[52].DATAIN
phy_mux_rdata[52] => afi_rdata[52].DATAIN
phy_mux_rdata[53] => seq_mux_rdata[53].DATAIN
phy_mux_rdata[53] => afi_rdata[53].DATAIN
phy_mux_rdata[54] => seq_mux_rdata[54].DATAIN
phy_mux_rdata[54] => afi_rdata[54].DATAIN
phy_mux_rdata[55] => seq_mux_rdata[55].DATAIN
phy_mux_rdata[55] => afi_rdata[55].DATAIN
phy_mux_rdata[56] => seq_mux_rdata[56].DATAIN
phy_mux_rdata[56] => afi_rdata[56].DATAIN
phy_mux_rdata[57] => seq_mux_rdata[57].DATAIN
phy_mux_rdata[57] => afi_rdata[57].DATAIN
phy_mux_rdata[58] => seq_mux_rdata[58].DATAIN
phy_mux_rdata[58] => afi_rdata[58].DATAIN
phy_mux_rdata[59] => seq_mux_rdata[59].DATAIN
phy_mux_rdata[59] => afi_rdata[59].DATAIN
phy_mux_rdata[60] => seq_mux_rdata[60].DATAIN
phy_mux_rdata[60] => afi_rdata[60].DATAIN
phy_mux_rdata[61] => seq_mux_rdata[61].DATAIN
phy_mux_rdata[61] => afi_rdata[61].DATAIN
phy_mux_rdata[62] => seq_mux_rdata[62].DATAIN
phy_mux_rdata[62] => afi_rdata[62].DATAIN
phy_mux_rdata[63] => seq_mux_rdata[63].DATAIN
phy_mux_rdata[63] => afi_rdata[63].DATAIN
phy_mux_rdata_valid[0] => afi_rdata_valid.DATAA
phy_mux_rdata_valid[0] => seq_mux_rdata_valid[0].DATAIN
phy_mux_rdata_valid[1] => afi_rdata_valid.DATAA
phy_mux_rdata_valid[1] => seq_mux_rdata_valid[1].DATAIN
phy_mux_cal_success => afi_cal_success.DATAIN
phy_mux_cal_fail => afi_cal_fail.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0
avl_clk => avl_clk.IN10
avl_reset_n => avl_reset_n.IN1
phy_clk => phy_clk.IN1
phy_reset_n => phy_reset_n.IN1
phy_read_latency_counter[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_read_latency_counter[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_latency_counter
phy_afi_wlat[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_wlat[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_wlat
phy_afi_rlat[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_afi_rlat[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_afi_rlat
phy_read_increment_vfifo_fr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_fr
phy_read_increment_vfifo_fr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_fr
phy_read_increment_vfifo_hr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_hr
phy_read_increment_vfifo_hr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_hr
phy_read_increment_vfifo_qr[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_qr
phy_read_increment_vfifo_qr[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_increment_vfifo_qr
phy_reset_mem_stable <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_reset_mem_stable
phy_cal_success <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_success
phy_cal_fail <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_fail
phy_cal_debug_info[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[4] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[5] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[6] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[7] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[8] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[9] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[10] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[11] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[12] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[13] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[14] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[15] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[16] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[17] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[18] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[19] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[20] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[21] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[22] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[23] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[24] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[25] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[26] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[27] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[28] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[29] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[30] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_cal_debug_info[31] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_cal_debug_info
phy_read_fifo_reset[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_fifo_reset
phy_read_fifo_reset[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_read_fifo_reset
phy_vfifo_rd_en_override[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_vfifo_rd_en_override
phy_vfifo_rd_en_override[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_vfifo_rd_en_override
phy_read_fifo_q[0] => phy_read_fifo_q[0].IN1
phy_read_fifo_q[1] => phy_read_fifo_q[1].IN1
phy_read_fifo_q[2] => phy_read_fifo_q[2].IN1
phy_read_fifo_q[3] => phy_read_fifo_q[3].IN1
phy_read_fifo_q[4] => phy_read_fifo_q[4].IN1
phy_read_fifo_q[5] => phy_read_fifo_q[5].IN1
phy_read_fifo_q[6] => phy_read_fifo_q[6].IN1
phy_read_fifo_q[7] => phy_read_fifo_q[7].IN1
phy_read_fifo_q[8] => phy_read_fifo_q[8].IN1
phy_read_fifo_q[9] => phy_read_fifo_q[9].IN1
phy_read_fifo_q[10] => phy_read_fifo_q[10].IN1
phy_read_fifo_q[11] => phy_read_fifo_q[11].IN1
phy_read_fifo_q[12] => phy_read_fifo_q[12].IN1
phy_read_fifo_q[13] => phy_read_fifo_q[13].IN1
phy_read_fifo_q[14] => phy_read_fifo_q[14].IN1
phy_read_fifo_q[15] => phy_read_fifo_q[15].IN1
phy_read_fifo_q[16] => phy_read_fifo_q[16].IN1
phy_read_fifo_q[17] => phy_read_fifo_q[17].IN1
phy_read_fifo_q[18] => phy_read_fifo_q[18].IN1
phy_read_fifo_q[19] => phy_read_fifo_q[19].IN1
phy_read_fifo_q[20] => phy_read_fifo_q[20].IN1
phy_read_fifo_q[21] => phy_read_fifo_q[21].IN1
phy_read_fifo_q[22] => phy_read_fifo_q[22].IN1
phy_read_fifo_q[23] => phy_read_fifo_q[23].IN1
phy_read_fifo_q[24] => phy_read_fifo_q[24].IN1
phy_read_fifo_q[25] => phy_read_fifo_q[25].IN1
phy_read_fifo_q[26] => phy_read_fifo_q[26].IN1
phy_read_fifo_q[27] => phy_read_fifo_q[27].IN1
phy_read_fifo_q[28] => phy_read_fifo_q[28].IN1
phy_read_fifo_q[29] => phy_read_fifo_q[29].IN1
phy_read_fifo_q[30] => phy_read_fifo_q[30].IN1
phy_read_fifo_q[31] => phy_read_fifo_q[31].IN1
phy_read_fifo_q[32] => phy_read_fifo_q[32].IN1
phy_read_fifo_q[33] => phy_read_fifo_q[33].IN1
phy_read_fifo_q[34] => phy_read_fifo_q[34].IN1
phy_read_fifo_q[35] => phy_read_fifo_q[35].IN1
phy_read_fifo_q[36] => phy_read_fifo_q[36].IN1
phy_read_fifo_q[37] => phy_read_fifo_q[37].IN1
phy_read_fifo_q[38] => phy_read_fifo_q[38].IN1
phy_read_fifo_q[39] => phy_read_fifo_q[39].IN1
phy_read_fifo_q[40] => phy_read_fifo_q[40].IN1
phy_read_fifo_q[41] => phy_read_fifo_q[41].IN1
phy_read_fifo_q[42] => phy_read_fifo_q[42].IN1
phy_read_fifo_q[43] => phy_read_fifo_q[43].IN1
phy_read_fifo_q[44] => phy_read_fifo_q[44].IN1
phy_read_fifo_q[45] => phy_read_fifo_q[45].IN1
phy_read_fifo_q[46] => phy_read_fifo_q[46].IN1
phy_read_fifo_q[47] => phy_read_fifo_q[47].IN1
phy_read_fifo_q[48] => phy_read_fifo_q[48].IN1
phy_read_fifo_q[49] => phy_read_fifo_q[49].IN1
phy_read_fifo_q[50] => phy_read_fifo_q[50].IN1
phy_read_fifo_q[51] => phy_read_fifo_q[51].IN1
phy_read_fifo_q[52] => phy_read_fifo_q[52].IN1
phy_read_fifo_q[53] => phy_read_fifo_q[53].IN1
phy_read_fifo_q[54] => phy_read_fifo_q[54].IN1
phy_read_fifo_q[55] => phy_read_fifo_q[55].IN1
phy_read_fifo_q[56] => phy_read_fifo_q[56].IN1
phy_read_fifo_q[57] => phy_read_fifo_q[57].IN1
phy_read_fifo_q[58] => phy_read_fifo_q[58].IN1
phy_read_fifo_q[59] => phy_read_fifo_q[59].IN1
phy_read_fifo_q[60] => phy_read_fifo_q[60].IN1
phy_read_fifo_q[61] => phy_read_fifo_q[61].IN1
phy_read_fifo_q[62] => phy_read_fifo_q[62].IN1
phy_read_fifo_q[63] => phy_read_fifo_q[63].IN1
phy_write_fr_cycle_shifts[0] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[1] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[2] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_write_fr_cycle_shifts[3] <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_write_fr_cycle_shifts
phy_mux_sel <= sequencer_phy_mgr:sequencer_phy_mgr_inst.phy_mux_sel
calib_skip_steps[0] => calib_skip_steps[0].IN1
calib_skip_steps[1] => calib_skip_steps[1].IN1
calib_skip_steps[2] => calib_skip_steps[2].IN1
calib_skip_steps[3] => calib_skip_steps[3].IN1
calib_skip_steps[4] => calib_skip_steps[4].IN1
calib_skip_steps[5] => calib_skip_steps[5].IN1
calib_skip_steps[6] => calib_skip_steps[6].IN1
calib_skip_steps[7] => calib_skip_steps[7].IN1
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_addr[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[8] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[9] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[10] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[11] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[12] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[13] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[14] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[15] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[16] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[17] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[18] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[19] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[20] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[21] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[22] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[23] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[24] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[25] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[26] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[27] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[28] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_addr[29] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_addr
afi_ba[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_ba[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ba
afi_cs_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cs_n
afi_cs_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cs_n
afi_cke[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cke
afi_cke[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cke
afi_odt[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_odt
afi_odt[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_odt
afi_ras_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ras_n
afi_ras_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_ras_n
afi_cas_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cas_n
afi_cas_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_cas_n
afi_we_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_we_n
afi_we_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_we_n
afi_dqs_burst[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_dqs_burst[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dqs_burst
afi_rst_n[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rst_n
afi_rst_n[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rst_n
afi_wdata[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[8] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[9] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[10] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[11] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[12] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[13] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[14] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[15] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[16] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[17] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[18] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[19] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[20] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[21] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[22] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[23] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[24] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[25] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[26] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[27] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[28] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[29] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[30] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[31] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[32] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[33] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[34] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[35] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[36] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[37] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[38] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[39] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[40] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[41] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[42] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[43] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[44] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[45] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[46] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[47] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[48] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[49] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[50] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[51] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[52] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[53] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[54] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[55] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[56] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[57] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[58] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[59] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[60] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[61] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[62] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata[63] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata
afi_wdata_valid[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_wdata_valid[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_wdata_valid
afi_dm[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[2] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[3] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[4] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[5] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[6] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_dm[7] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_dm
afi_rdata_en[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en
afi_rdata_en[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en
afi_rdata_en_full[0] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= rw_manager_ddr3:sequencer_rw_mgr_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
scc_data[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_data
scc_dqs_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_ena
scc_dqs_io_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dqs_io_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dqs_io_ena
scc_dq_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[2] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[3] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[4] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[5] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[6] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[7] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[8] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[9] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[10] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[11] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[12] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[13] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[14] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dq_ena[15] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dq_ena
scc_dm_ena[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
scc_dm_ena[1] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_dm_ena
capture_strobe_tracking[0] => capture_strobe_tracking[0].IN1
capture_strobe_tracking[1] => capture_strobe_tracking[1].IN1
scc_upd[0] <= sequencer_scc_mgr:sequencer_scc_mgr_inst.scc_upd
afi_init_req => afi_init_req.IN1
afi_cal_req => afi_cal_req.IN1
scc_clk => scc_clk.IN1
reset_n_scc_clk => reset_n_scc_clk.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
clk => r_early_rst.CLK
clk => r_sync_rst.CLK
clk => r_sync_rst_dly.CLK
clk => r_sync_rst_chain[1].CLK
clk => r_sync_rst_chain[2].CLK
clk => r_sync_rst_chain[3].CLK
clk => r_sync_rst_chain[4].CLK
clk => r_sync_rst_chain[5].CLK
clk => r_sync_rst_chain[6].CLK
clk => r_sync_rst_chain[7].CLK
clk => r_sync_rst_chain[8].CLK
clk => r_sync_rst_chain[9].CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
clk => altera_reset_synchronizer_int_chain[2].CLK
rst => altera_reset_synchronizer_int_chain[0].DATAIN
clken_out <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
clk => clk.IN3
d_irq[0] => ~NO_FANOUT~
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_read_nxt.IN0
d_waitrequest => d_write_nxt.IN1
d_waitrequest => av_ld_getting_data.IN0
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
reset_n => reset_n.IN1
d_address[0] <= W_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= W_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= W_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= W_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= W_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= W_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= W_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= W_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= W_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= W_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= W_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= W_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= W_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= W_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= W_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= W_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= W_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= W_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= W_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.d_write
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
no_ci_readra <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_rf_wr_data[0] => ~NO_FANOUT~
W_rf_wr_data[1] => ~NO_FANOUT~
W_rf_wr_data[2] => ~NO_FANOUT~
W_rf_wr_data[3] => ~NO_FANOUT~
W_rf_wr_data[4] => ~NO_FANOUT~
W_rf_wr_data[5] => ~NO_FANOUT~
W_rf_wr_data[6] => ~NO_FANOUT~
W_rf_wr_data[7] => ~NO_FANOUT~
W_rf_wr_data[8] => ~NO_FANOUT~
W_rf_wr_data[9] => ~NO_FANOUT~
W_rf_wr_data[10] => ~NO_FANOUT~
W_rf_wr_data[11] => ~NO_FANOUT~
W_rf_wr_data[12] => ~NO_FANOUT~
W_rf_wr_data[13] => ~NO_FANOUT~
W_rf_wr_data[14] => ~NO_FANOUT~
W_rf_wr_data[15] => ~NO_FANOUT~
W_rf_wr_data[16] => ~NO_FANOUT~
W_rf_wr_data[17] => ~NO_FANOUT~
W_rf_wr_data[18] => ~NO_FANOUT~
W_rf_wr_data[19] => ~NO_FANOUT~
W_rf_wr_data[20] => ~NO_FANOUT~
W_rf_wr_data[21] => ~NO_FANOUT~
W_rf_wr_data[22] => ~NO_FANOUT~
W_rf_wr_data[23] => ~NO_FANOUT~
W_rf_wr_data[24] => ~NO_FANOUT~
W_rf_wr_data[25] => ~NO_FANOUT~
W_rf_wr_data[26] => ~NO_FANOUT~
W_rf_wr_data[27] => ~NO_FANOUT~
W_rf_wr_data[28] => ~NO_FANOUT~
W_rf_wr_data[29] => ~NO_FANOUT~
W_rf_wr_data[30] => ~NO_FANOUT~
W_rf_wr_data[31] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => d_write~reg0.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => d_write~reg0.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => d_write~reg0.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_mri1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mri1:auto_generated.data_a[0]
data_a[1] => altsyncram_mri1:auto_generated.data_a[1]
data_a[2] => altsyncram_mri1:auto_generated.data_a[2]
data_a[3] => altsyncram_mri1:auto_generated.data_a[3]
data_a[4] => altsyncram_mri1:auto_generated.data_a[4]
data_a[5] => altsyncram_mri1:auto_generated.data_a[5]
data_a[6] => altsyncram_mri1:auto_generated.data_a[6]
data_a[7] => altsyncram_mri1:auto_generated.data_a[7]
data_a[8] => altsyncram_mri1:auto_generated.data_a[8]
data_a[9] => altsyncram_mri1:auto_generated.data_a[9]
data_a[10] => altsyncram_mri1:auto_generated.data_a[10]
data_a[11] => altsyncram_mri1:auto_generated.data_a[11]
data_a[12] => altsyncram_mri1:auto_generated.data_a[12]
data_a[13] => altsyncram_mri1:auto_generated.data_a[13]
data_a[14] => altsyncram_mri1:auto_generated.data_a[14]
data_a[15] => altsyncram_mri1:auto_generated.data_a[15]
data_a[16] => altsyncram_mri1:auto_generated.data_a[16]
data_a[17] => altsyncram_mri1:auto_generated.data_a[17]
data_a[18] => altsyncram_mri1:auto_generated.data_a[18]
data_a[19] => altsyncram_mri1:auto_generated.data_a[19]
data_a[20] => altsyncram_mri1:auto_generated.data_a[20]
data_a[21] => altsyncram_mri1:auto_generated.data_a[21]
data_a[22] => altsyncram_mri1:auto_generated.data_a[22]
data_a[23] => altsyncram_mri1:auto_generated.data_a[23]
data_a[24] => altsyncram_mri1:auto_generated.data_a[24]
data_a[25] => altsyncram_mri1:auto_generated.data_a[25]
data_a[26] => altsyncram_mri1:auto_generated.data_a[26]
data_a[27] => altsyncram_mri1:auto_generated.data_a[27]
data_a[28] => altsyncram_mri1:auto_generated.data_a[28]
data_a[29] => altsyncram_mri1:auto_generated.data_a[29]
data_a[30] => altsyncram_mri1:auto_generated.data_a[30]
data_a[31] => altsyncram_mri1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_mri1:auto_generated.address_a[0]
address_a[1] => altsyncram_mri1:auto_generated.address_a[1]
address_a[2] => altsyncram_mri1:auto_generated.address_a[2]
address_a[3] => altsyncram_mri1:auto_generated.address_a[3]
address_a[4] => altsyncram_mri1:auto_generated.address_a[4]
address_b[0] => altsyncram_mri1:auto_generated.address_b[0]
address_b[1] => altsyncram_mri1:auto_generated.address_b[1]
address_b[2] => altsyncram_mri1:auto_generated.address_b[2]
address_b[3] => altsyncram_mri1:auto_generated.address_b[3]
address_b[4] => altsyncram_mri1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mri1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_mri1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mri1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mri1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mri1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mri1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mri1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mri1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mri1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mri1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mri1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mri1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mri1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mri1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mri1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mri1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mri1:auto_generated.q_b[15]
q_b[16] <= altsyncram_mri1:auto_generated.q_b[16]
q_b[17] <= altsyncram_mri1:auto_generated.q_b[17]
q_b[18] <= altsyncram_mri1:auto_generated.q_b[18]
q_b[19] <= altsyncram_mri1:auto_generated.q_b[19]
q_b[20] <= altsyncram_mri1:auto_generated.q_b[20]
q_b[21] <= altsyncram_mri1:auto_generated.q_b[21]
q_b[22] <= altsyncram_mri1:auto_generated.q_b[22]
q_b[23] <= altsyncram_mri1:auto_generated.q_b[23]
q_b[24] <= altsyncram_mri1:auto_generated.q_b[24]
q_b[25] <= altsyncram_mri1:auto_generated.q_b[25]
q_b[26] <= altsyncram_mri1:auto_generated.q_b[26]
q_b[27] <= altsyncram_mri1:auto_generated.q_b[27]
q_b[28] <= altsyncram_mri1:auto_generated.q_b[28]
q_b[29] <= altsyncram_mri1:auto_generated.q_b[29]
q_b[30] <= altsyncram_mri1:auto_generated.q_b[30]
q_b[31] <= altsyncram_mri1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_mri1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mri1:auto_generated.data_a[0]
data_a[1] => altsyncram_mri1:auto_generated.data_a[1]
data_a[2] => altsyncram_mri1:auto_generated.data_a[2]
data_a[3] => altsyncram_mri1:auto_generated.data_a[3]
data_a[4] => altsyncram_mri1:auto_generated.data_a[4]
data_a[5] => altsyncram_mri1:auto_generated.data_a[5]
data_a[6] => altsyncram_mri1:auto_generated.data_a[6]
data_a[7] => altsyncram_mri1:auto_generated.data_a[7]
data_a[8] => altsyncram_mri1:auto_generated.data_a[8]
data_a[9] => altsyncram_mri1:auto_generated.data_a[9]
data_a[10] => altsyncram_mri1:auto_generated.data_a[10]
data_a[11] => altsyncram_mri1:auto_generated.data_a[11]
data_a[12] => altsyncram_mri1:auto_generated.data_a[12]
data_a[13] => altsyncram_mri1:auto_generated.data_a[13]
data_a[14] => altsyncram_mri1:auto_generated.data_a[14]
data_a[15] => altsyncram_mri1:auto_generated.data_a[15]
data_a[16] => altsyncram_mri1:auto_generated.data_a[16]
data_a[17] => altsyncram_mri1:auto_generated.data_a[17]
data_a[18] => altsyncram_mri1:auto_generated.data_a[18]
data_a[19] => altsyncram_mri1:auto_generated.data_a[19]
data_a[20] => altsyncram_mri1:auto_generated.data_a[20]
data_a[21] => altsyncram_mri1:auto_generated.data_a[21]
data_a[22] => altsyncram_mri1:auto_generated.data_a[22]
data_a[23] => altsyncram_mri1:auto_generated.data_a[23]
data_a[24] => altsyncram_mri1:auto_generated.data_a[24]
data_a[25] => altsyncram_mri1:auto_generated.data_a[25]
data_a[26] => altsyncram_mri1:auto_generated.data_a[26]
data_a[27] => altsyncram_mri1:auto_generated.data_a[27]
data_a[28] => altsyncram_mri1:auto_generated.data_a[28]
data_a[29] => altsyncram_mri1:auto_generated.data_a[29]
data_a[30] => altsyncram_mri1:auto_generated.data_a[30]
data_a[31] => altsyncram_mri1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_mri1:auto_generated.address_a[0]
address_a[1] => altsyncram_mri1:auto_generated.address_a[1]
address_a[2] => altsyncram_mri1:auto_generated.address_a[2]
address_a[3] => altsyncram_mri1:auto_generated.address_a[3]
address_a[4] => altsyncram_mri1:auto_generated.address_a[4]
address_b[0] => altsyncram_mri1:auto_generated.address_b[0]
address_b[1] => altsyncram_mri1:auto_generated.address_b[1]
address_b[2] => altsyncram_mri1:auto_generated.address_b[2]
address_b[3] => altsyncram_mri1:auto_generated.address_b[3]
address_b[4] => altsyncram_mri1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mri1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_mri1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mri1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mri1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mri1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mri1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mri1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mri1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mri1:auto_generated.q_b[7]
q_b[8] <= altsyncram_mri1:auto_generated.q_b[8]
q_b[9] <= altsyncram_mri1:auto_generated.q_b[9]
q_b[10] <= altsyncram_mri1:auto_generated.q_b[10]
q_b[11] <= altsyncram_mri1:auto_generated.q_b[11]
q_b[12] <= altsyncram_mri1:auto_generated.q_b[12]
q_b[13] <= altsyncram_mri1:auto_generated.q_b[13]
q_b[14] <= altsyncram_mri1:auto_generated.q_b[14]
q_b[15] <= altsyncram_mri1:auto_generated.q_b[15]
q_b[16] <= altsyncram_mri1:auto_generated.q_b[16]
q_b[17] <= altsyncram_mri1:auto_generated.q_b[17]
q_b[18] <= altsyncram_mri1:auto_generated.q_b[18]
q_b[19] <= altsyncram_mri1:auto_generated.q_b[19]
q_b[20] <= altsyncram_mri1:auto_generated.q_b[20]
q_b[21] <= altsyncram_mri1:auto_generated.q_b[21]
q_b[22] <= altsyncram_mri1:auto_generated.q_b[22]
q_b[23] <= altsyncram_mri1:auto_generated.q_b[23]
q_b[24] <= altsyncram_mri1:auto_generated.q_b[24]
q_b[25] <= altsyncram_mri1:auto_generated.q_b[25]
q_b[26] <= altsyncram_mri1:auto_generated.q_b[26]
q_b[27] <= altsyncram_mri1:auto_generated.q_b[27]
q_b[28] <= altsyncram_mri1:auto_generated.q_b[28]
q_b[29] <= altsyncram_mri1:auto_generated.q_b[29]
q_b[30] <= altsyncram_mri1:auto_generated.q_b[30]
q_b[31] <= altsyncram_mri1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => avl_load_done_r.ACLR
avl_reset_n => avl_load_done.ACLR
avl_reset_n => avl_par_read.ACLR
avl_reset_n => parallel_rfile_addr[0].ACLR
avl_reset_n => parallel_rfile_addr[1].ACLR
avl_reset_n => parallel_rfile_addr[2].ACLR
avl_reset_n => parallel_rfile_addr[3].ACLR
avl_reset_n => parallel_rfile_addr[4].ACLR
avl_reset_n => parallel_rfile_addr[5].ACLR
avl_reset_n => avl_cmd_par_end.ACLR
avl_reset_n => avl_doing_scan.ACLR
avl_reset_n => avl_cmd_rfile_latency[0].ACLR
avl_reset_n => avl_cmd_rfile_latency[1].ACLR
avl_reset_n => avl_cmd_rfile_latency[2].ACLR
avl_reset_n => avl_waitrequest.IN1
avl_reset_n => avl_active_rank[0].ACLR
avl_reset_n => group_counter[0].ACLR
avl_reset_n => group_counter[1].ACLR
avl_reset_n => group_counter[2].ACLR
avl_reset_n => group_counter[3].ACLR
avl_reset_n => group_counter[4].ACLR
avl_reset_n => group_counter[5].ACLR
avl_reset_n => group_counter[6].ACLR
avl_reset_n => group_counter[7].ACLR
avl_reset_n => avl_cal_req_r3.ACLR
avl_reset_n => avl_init_req_r3.ACLR
avl_reset_n => avl_cal_req_r2.ACLR
avl_reset_n => avl_init_req_r2.ACLR
avl_reset_n => avl_cal_req_r.ACLR
avl_reset_n => avl_init_req_r.ACLR
avl_reset_n => avl_cmd_trk_afi_end.ACLR
avl_address[0] => write_addr[0].IN1
avl_address[1] => Add0.IN10
avl_address[1] => Decoder0.IN0
avl_address[1] => Decoder1.IN0
avl_address[1] => scc_go_ena[1].DATAIN
avl_address[1] => Equal7.IN4
avl_address[2] => Add0.IN9
avl_address[2] => scc_go_ena[2].DATAIN
avl_address[2] => Equal7.IN3
avl_address[3] => Add0.IN8
avl_address[3] => scc_go_ena[3].DATAIN
avl_address[3] => Equal7.IN2
avl_address[4] => Add0.IN7
avl_address[4] => avl_cmd_rank.IN1
avl_address[4] => Equal7.IN1
avl_address[5] => Add0.IN6
avl_address[5] => Equal7.IN0
avl_address[6] => Mux0.IN19
avl_address[6] => Mux1.IN19
avl_address[6] => Mux2.IN19
avl_address[6] => Mux3.IN19
avl_address[6] => Mux4.IN19
avl_address[6] => Mux5.IN19
avl_address[6] => Mux6.IN19
avl_address[6] => Mux7.IN19
avl_address[6] => Mux8.IN19
avl_address[6] => Mux9.IN19
avl_address[6] => Mux10.IN19
avl_address[6] => Mux11.IN19
avl_address[6] => Mux12.IN19
avl_address[6] => Mux13.IN19
avl_address[6] => Mux14.IN19
avl_address[6] => Mux15.IN19
avl_address[6] => Mux16.IN19
avl_address[6] => Mux17.IN19
avl_address[6] => Mux18.IN19
avl_address[6] => Mux19.IN19
avl_address[6] => Mux20.IN19
avl_address[6] => Mux21.IN19
avl_address[6] => Mux22.IN19
avl_address[6] => Mux23.IN19
avl_address[6] => Mux24.IN19
avl_address[6] => Mux25.IN19
avl_address[6] => Mux26.IN19
avl_address[6] => Mux27.IN19
avl_address[6] => Mux28.IN19
avl_address[6] => Mux29.IN19
avl_address[6] => Mux30.IN19
avl_address[6] => Mux31.IN19
avl_address[6] => Mux32.IN19
avl_address[6] => Mux33.IN19
avl_address[6] => Mux34.IN19
avl_address[6] => Mux35.IN19
avl_address[6] => Mux36.IN19
avl_address[6] => Equal0.IN2
avl_address[6] => Equal1.IN3
avl_address[6] => Equal3.IN3
avl_address[6] => Equal4.IN2
avl_address[6] => Equal5.IN3
avl_address[6] => Equal8.IN3
avl_address[7] => Mux0.IN18
avl_address[7] => Mux1.IN18
avl_address[7] => Mux2.IN18
avl_address[7] => Mux3.IN18
avl_address[7] => Mux4.IN18
avl_address[7] => Mux5.IN18
avl_address[7] => Mux6.IN18
avl_address[7] => Mux7.IN18
avl_address[7] => Mux8.IN18
avl_address[7] => Mux9.IN18
avl_address[7] => Mux10.IN18
avl_address[7] => Mux11.IN18
avl_address[7] => Mux12.IN18
avl_address[7] => Mux13.IN18
avl_address[7] => Mux14.IN18
avl_address[7] => Mux15.IN18
avl_address[7] => Mux16.IN18
avl_address[7] => Mux17.IN18
avl_address[7] => Mux18.IN18
avl_address[7] => Mux19.IN18
avl_address[7] => Mux20.IN18
avl_address[7] => Mux21.IN18
avl_address[7] => Mux22.IN18
avl_address[7] => Mux23.IN18
avl_address[7] => Mux24.IN18
avl_address[7] => Mux25.IN18
avl_address[7] => Mux26.IN18
avl_address[7] => Mux27.IN18
avl_address[7] => Mux28.IN18
avl_address[7] => Mux29.IN18
avl_address[7] => Mux30.IN18
avl_address[7] => Mux31.IN18
avl_address[7] => Mux32.IN18
avl_address[7] => Mux33.IN18
avl_address[7] => Mux34.IN18
avl_address[7] => Mux35.IN18
avl_address[7] => Mux36.IN18
avl_address[7] => Equal0.IN1
avl_address[7] => Equal1.IN1
avl_address[7] => Equal2.IN2
avl_address[7] => Equal3.IN2
avl_address[7] => Equal4.IN3
avl_address[7] => Equal5.IN2
avl_address[7] => Equal8.IN2
avl_address[8] => Mux0.IN17
avl_address[8] => Mux1.IN17
avl_address[8] => Mux2.IN17
avl_address[8] => Mux3.IN17
avl_address[8] => Mux4.IN17
avl_address[8] => Mux5.IN17
avl_address[8] => Mux6.IN17
avl_address[8] => Mux7.IN17
avl_address[8] => Mux8.IN17
avl_address[8] => Mux9.IN17
avl_address[8] => Mux10.IN17
avl_address[8] => Mux11.IN17
avl_address[8] => Mux12.IN17
avl_address[8] => Mux13.IN17
avl_address[8] => Mux14.IN17
avl_address[8] => Mux15.IN17
avl_address[8] => Mux16.IN17
avl_address[8] => Mux17.IN17
avl_address[8] => Mux18.IN17
avl_address[8] => Mux19.IN17
avl_address[8] => Mux20.IN17
avl_address[8] => Mux21.IN17
avl_address[8] => Mux22.IN17
avl_address[8] => Mux23.IN17
avl_address[8] => Mux24.IN17
avl_address[8] => Mux25.IN17
avl_address[8] => Mux26.IN17
avl_address[8] => Mux27.IN17
avl_address[8] => Mux28.IN17
avl_address[8] => Mux29.IN17
avl_address[8] => Mux30.IN17
avl_address[8] => Mux31.IN17
avl_address[8] => Mux32.IN17
avl_address[8] => Mux33.IN17
avl_address[8] => Mux34.IN17
avl_address[8] => Mux35.IN17
avl_address[8] => Mux36.IN17
avl_address[8] => Equal0.IN0
avl_address[8] => Equal1.IN2
avl_address[8] => Equal2.IN1
avl_address[8] => Equal3.IN1
avl_address[8] => Equal4.IN1
avl_address[8] => Equal5.IN1
avl_address[8] => Equal8.IN1
avl_address[9] => Mux0.IN16
avl_address[9] => Mux1.IN16
avl_address[9] => Mux2.IN16
avl_address[9] => Mux3.IN16
avl_address[9] => Mux4.IN16
avl_address[9] => Mux5.IN16
avl_address[9] => Mux6.IN16
avl_address[9] => Mux7.IN16
avl_address[9] => Mux8.IN16
avl_address[9] => Mux9.IN16
avl_address[9] => Mux10.IN16
avl_address[9] => Mux11.IN16
avl_address[9] => Mux12.IN16
avl_address[9] => Mux13.IN16
avl_address[9] => Mux14.IN16
avl_address[9] => Mux15.IN16
avl_address[9] => Mux16.IN16
avl_address[9] => Mux17.IN16
avl_address[9] => Mux18.IN16
avl_address[9] => Mux19.IN16
avl_address[9] => Mux20.IN16
avl_address[9] => Mux21.IN16
avl_address[9] => Mux22.IN16
avl_address[9] => Mux23.IN16
avl_address[9] => Mux24.IN16
avl_address[9] => Mux25.IN16
avl_address[9] => Mux26.IN16
avl_address[9] => Mux27.IN16
avl_address[9] => Mux28.IN16
avl_address[9] => Mux29.IN16
avl_address[9] => Mux30.IN16
avl_address[9] => Mux31.IN16
avl_address[9] => Mux32.IN16
avl_address[9] => Mux33.IN16
avl_address[9] => Mux34.IN16
avl_address[9] => Mux35.IN16
avl_address[9] => Mux36.IN16
avl_address[9] => avl_cmd_rfile_group_not_io.IN1
avl_address[9] => Equal0.IN3
avl_address[9] => Equal1.IN0
avl_address[9] => Equal2.IN0
avl_address[9] => Equal3.IN0
avl_address[9] => Equal4.IN0
avl_address[9] => Equal5.IN0
avl_address[9] => Equal8.IN0
avl_address[10] => avl_cmd_parallel_scan.IN1
avl_address[11] => ~NO_FANOUT~
avl_address[12] => ~NO_FANOUT~
avl_write => avl_cmd_parallel_scan.IN1
avl_write => avl_waitrequest.IN0
avl_write => always2.IN1
avl_write => write_en_sr0.IN1
avl_write => always5.IN1
avl_writedata[0] => avl_cmd_scan_addr.DATAA
avl_writedata[0] => datain.IN1
avl_writedata[0] => scc_ena_addr[0].DATAIN
avl_writedata[0] => Equal6.IN7
avl_writedata[0] => avl_active_rank[0].DATAIN
avl_writedata[0] => group_counter[0].DATAIN
avl_writedata[1] => avl_cmd_scan_addr.DATAA
avl_writedata[1] => datain.IN1
avl_writedata[1] => scc_ena_addr[1].DATAIN
avl_writedata[1] => Equal6.IN6
avl_writedata[1] => group_counter[1].DATAIN
avl_writedata[2] => avl_cmd_scan_addr.DATAA
avl_writedata[2] => datain.IN1
avl_writedata[2] => scc_ena_addr[2].DATAIN
avl_writedata[2] => Equal6.IN5
avl_writedata[2] => group_counter[2].DATAIN
avl_writedata[3] => avl_cmd_scan_addr.DATAA
avl_writedata[3] => datain.IN1
avl_writedata[3] => scc_ena_addr[3].DATAIN
avl_writedata[3] => Equal6.IN4
avl_writedata[3] => group_counter[3].DATAIN
avl_writedata[4] => avl_cmd_scan_addr.DATAA
avl_writedata[4] => datain.IN1
avl_writedata[4] => scc_ena_addr[4].DATAIN
avl_writedata[4] => Equal6.IN3
avl_writedata[4] => group_counter[4].DATAIN
avl_writedata[5] => avl_cmd_scan_addr.DATAA
avl_writedata[5] => scc_ena_addr[5].DATAIN
avl_writedata[5] => Equal6.IN2
avl_writedata[5] => group_counter[5].DATAIN
avl_writedata[6] => scc_ena_addr[6].DATAIN
avl_writedata[6] => Equal6.IN1
avl_writedata[6] => group_counter[6].DATAIN
avl_writedata[7] => scc_ena_addr[7].DATAIN
avl_writedata[7] => Equal6.IN0
avl_writedata[7] => group_counter[7].DATAIN
avl_writedata[8] => ~NO_FANOUT~
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
avl_writedata[19] => ~NO_FANOUT~
avl_writedata[20] => ~NO_FANOUT~
avl_writedata[21] => ~NO_FANOUT~
avl_writedata[22] => ~NO_FANOUT~
avl_writedata[23] => ~NO_FANOUT~
avl_writedata[24] => ~NO_FANOUT~
avl_writedata[25] => ~NO_FANOUT~
avl_writedata[26] => ~NO_FANOUT~
avl_writedata[27] => ~NO_FANOUT~
avl_writedata[28] => ~NO_FANOUT~
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
avl_read => avl_waitrequest.IN1
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= <GND>
avl_readdata[9] <= <GND>
avl_readdata[10] <= <GND>
avl_readdata[11] <= <GND>
avl_readdata[12] <= <GND>
avl_readdata[13] <= <GND>
avl_readdata[14] <= <GND>
avl_readdata[15] <= <GND>
avl_readdata[16] <= <GND>
avl_readdata[17] <= <GND>
avl_readdata[18] <= <GND>
avl_readdata[19] <= <GND>
avl_readdata[20] <= <GND>
avl_readdata[21] <= <GND>
avl_readdata[22] <= <GND>
avl_readdata[23] <= <GND>
avl_readdata[24] <= <GND>
avl_readdata[25] <= <GND>
avl_readdata[26] <= <GND>
avl_readdata[27] <= <GND>
avl_readdata[28] <= <GND>
avl_readdata[29] <= <GND>
avl_readdata[30] <= <GND>
avl_readdata[31] <= <GND>
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
scc_reset_n => scc_reset_n.IN1
scc_clk => scc_clk.IN1
scc_data[0] <= scc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[0] <= scc_dqs_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_ena[1] <= scc_dqs_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[0] <= scc_dqs_io_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_io_ena[1] <= scc_dqs_io_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[0] <= scc_dq_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[1] <= scc_dq_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[2] <= scc_dq_ena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[3] <= scc_dq_ena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[4] <= scc_dq_ena[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[5] <= scc_dq_ena[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[6] <= scc_dq_ena[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[7] <= scc_dq_ena[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[8] <= scc_dq_ena[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[9] <= scc_dq_ena[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[10] <= scc_dq_ena[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[11] <= scc_dq_ena[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[12] <= scc_dq_ena[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[13] <= scc_dq_ena[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[14] <= scc_dq_ena[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dq_ena[15] <= scc_dq_ena[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[0] <= scc_dm_ena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dm_ena[1] <= scc_dm_ena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_upd[0] <= scc_upd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_sr_dqsenable_delayctrl[0] <= <GND>
scc_sr_dqsenable_delayctrl[1] <= <GND>
scc_sr_dqsenable_delayctrl[2] <= <GND>
scc_sr_dqsenable_delayctrl[3] <= <GND>
scc_sr_dqsenable_delayctrl[4] <= <GND>
scc_sr_dqsenable_delayctrl[5] <= <GND>
scc_sr_dqsenable_delayctrl[6] <= <GND>
scc_sr_dqsenable_delayctrl[7] <= <GND>
scc_sr_dqsdisablen_delayctrl[0] <= <GND>
scc_sr_dqsdisablen_delayctrl[1] <= <GND>
scc_sr_dqsdisablen_delayctrl[2] <= <GND>
scc_sr_dqsdisablen_delayctrl[3] <= <GND>
scc_sr_dqsdisablen_delayctrl[4] <= <GND>
scc_sr_dqsdisablen_delayctrl[5] <= <GND>
scc_sr_dqsdisablen_delayctrl[6] <= <GND>
scc_sr_dqsdisablen_delayctrl[7] <= <GND>
scc_sr_multirank_delayctrl[0] <= <GND>
scc_sr_multirank_delayctrl[1] <= <GND>
scc_sr_multirank_delayctrl[2] <= <GND>
scc_sr_multirank_delayctrl[3] <= <GND>
scc_sr_multirank_delayctrl[4] <= <GND>
scc_sr_multirank_delayctrl[5] <= <GND>
scc_sr_multirank_delayctrl[6] <= <GND>
scc_sr_multirank_delayctrl[7] <= <GND>
capture_strobe_tracking[0] => ~NO_FANOUT~
capture_strobe_tracking[1] => ~NO_FANOUT~
afi_init_req => avl_init_req_r.DATAIN
afi_cal_req => avl_cal_req_r.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altdpram:altdpram_component.q
q[1] <= altdpram:altdpram_component.q
q[2] <= altdpram:altdpram_component.q
q[3] <= altdpram:altdpram_component.q
q[4] <= altdpram:altdpram_component.q
q[5] <= altdpram:altdpram_component.q
q[6] <= altdpram:altdpram_component.q
q[7] <= altdpram:altdpram_component.q
q[8] <= altdpram:altdpram_component.q
q[9] <= altdpram:altdpram_component.q
q[10] <= altdpram:altdpram_component.q
q[11] <= altdpram:altdpram_component.q
q[12] <= altdpram:altdpram_component.q
q[13] <= altdpram:altdpram_component.q
q[14] <= altdpram:altdpram_component.q
q[15] <= altdpram:altdpram_component.q
q[16] <= altdpram:altdpram_component.q
q[17] <= altdpram:altdpram_component.q
q[18] <= altdpram:altdpram_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
wren => dpram_k3s1:auto_generated.wren
data[0] => dpram_k3s1:auto_generated.data[0]
data[1] => dpram_k3s1:auto_generated.data[1]
data[2] => dpram_k3s1:auto_generated.data[2]
data[3] => dpram_k3s1:auto_generated.data[3]
data[4] => dpram_k3s1:auto_generated.data[4]
data[5] => dpram_k3s1:auto_generated.data[5]
data[6] => dpram_k3s1:auto_generated.data[6]
data[7] => dpram_k3s1:auto_generated.data[7]
data[8] => dpram_k3s1:auto_generated.data[8]
data[9] => dpram_k3s1:auto_generated.data[9]
data[10] => dpram_k3s1:auto_generated.data[10]
data[11] => dpram_k3s1:auto_generated.data[11]
data[12] => dpram_k3s1:auto_generated.data[12]
data[13] => dpram_k3s1:auto_generated.data[13]
data[14] => dpram_k3s1:auto_generated.data[14]
data[15] => dpram_k3s1:auto_generated.data[15]
data[16] => dpram_k3s1:auto_generated.data[16]
data[17] => dpram_k3s1:auto_generated.data[17]
data[18] => dpram_k3s1:auto_generated.data[18]
wraddress[0] => dpram_k3s1:auto_generated.wraddress[0]
wraddress[1] => dpram_k3s1:auto_generated.wraddress[1]
wraddress[2] => dpram_k3s1:auto_generated.wraddress[2]
wraddress[3] => dpram_k3s1:auto_generated.wraddress[3]
wraddress[4] => dpram_k3s1:auto_generated.wraddress[4]
wraddress[5] => dpram_k3s1:auto_generated.wraddress[5]
inclock => dpram_k3s1:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_k3s1:auto_generated.rdaddress[0]
rdaddress[1] => dpram_k3s1:auto_generated.rdaddress[1]
rdaddress[2] => dpram_k3s1:auto_generated.rdaddress[2]
rdaddress[3] => dpram_k3s1:auto_generated.rdaddress[3]
rdaddress[4] => dpram_k3s1:auto_generated.rdaddress[4]
rdaddress[5] => dpram_k3s1:auto_generated.rdaddress[5]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_k3s1:auto_generated.q[0]
q[1] <= dpram_k3s1:auto_generated.q[1]
q[2] <= dpram_k3s1:auto_generated.q[2]
q[3] <= dpram_k3s1:auto_generated.q[3]
q[4] <= dpram_k3s1:auto_generated.q[4]
q[5] <= dpram_k3s1:auto_generated.q[5]
q[6] <= dpram_k3s1:auto_generated.q[6]
q[7] <= dpram_k3s1:auto_generated.q[7]
q[8] <= dpram_k3s1:auto_generated.q[8]
q[9] <= dpram_k3s1:auto_generated.q[9]
q[10] <= dpram_k3s1:auto_generated.q[10]
q[11] <= dpram_k3s1:auto_generated.q[11]
q[12] <= dpram_k3s1:auto_generated.q[12]
q[13] <= dpram_k3s1:auto_generated.q[13]
q[14] <= dpram_k3s1:auto_generated.q[14]
q[15] <= dpram_k3s1:auto_generated.q[15]
q[16] <= dpram_k3s1:auto_generated.q[16]
q[17] <= dpram_k3s1:auto_generated.q[17]
q[18] <= dpram_k3s1:auto_generated.q[18]


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated
data[0] => lutrama0.PORTADATAIN
data[0] => lutrama19.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[1] => lutrama20.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[2] => lutrama21.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[3] => lutrama22.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[4] => lutrama23.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[5] => lutrama24.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[6] => lutrama25.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[7] => lutrama26.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[8] => lutrama27.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[9] => lutrama28.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[10] => lutrama29.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[11] => lutrama30.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[12] => lutrama31.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[13] => lutrama32.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[14] => lutrama33.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[15] => lutrama34.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[16] => lutrama35.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[17] => lutrama36.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[18] => lutrama37.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
q[0] <= dataout_wire[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_wire[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_wire[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_wire[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_wire[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_wire[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_wire[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_wire[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_wire[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_wire[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_wire[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_wire[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_wire[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_wire[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_wire[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_wire[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_wire[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_wire[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_wire[18].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[5] => mux_7hb:rd_mux.sel[0]
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[5] => decode_5la:wr_decode.data[0]
wren => decode_5la:wr_decode.enable


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w0_n0_mux_dataout.IN1
data[20] => l1_w1_n0_mux_dataout.IN1
data[21] => l1_w2_n0_mux_dataout.IN1
data[22] => l1_w3_n0_mux_dataout.IN1
data[23] => l1_w4_n0_mux_dataout.IN1
data[24] => l1_w5_n0_mux_dataout.IN1
data[25] => l1_w6_n0_mux_dataout.IN1
data[26] => l1_w7_n0_mux_dataout.IN1
data[27] => l1_w8_n0_mux_dataout.IN1
data[28] => l1_w9_n0_mux_dataout.IN1
data[29] => l1_w10_n0_mux_dataout.IN1
data[30] => l1_w11_n0_mux_dataout.IN1
data[31] => l1_w12_n0_mux_dataout.IN1
data[32] => l1_w13_n0_mux_dataout.IN1
data[33] => l1_w14_n0_mux_dataout.IN1
data[34] => l1_w15_n0_mux_dataout.IN1
data[35] => l1_w16_n0_mux_dataout.IN1
data[36] => l1_w17_n0_mux_dataout.IN1
data[37] => l1_w18_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
reset_n_scc_clk => scc_dqs_cfg[0]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[1]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[2]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[3]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[4]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[5]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[6]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[7]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[8]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[9]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[10]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[11]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[12]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[13]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[14]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[15]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[16]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[17]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[18]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[19]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[20]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[21]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[22]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[23]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[24]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[25]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[26]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[27]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[28]~reg0.ACLR
reset_n_scc_clk => scc_dqs_cfg[29]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[0]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[1]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[2]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[3]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[4]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[5]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[6]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[7]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[8]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[9]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[10]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[11]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[12]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[13]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[14]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[15]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[16]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[17]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[18]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[19]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[20]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[21]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[22]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[23]~reg0.ACLR
reset_n_scc_clk => scc_io_cfg[24]~reg0.ACLR
scc_clk => scc_dqs_cfg[0]~reg0.CLK
scc_clk => scc_dqs_cfg[1]~reg0.CLK
scc_clk => scc_dqs_cfg[2]~reg0.CLK
scc_clk => scc_dqs_cfg[3]~reg0.CLK
scc_clk => scc_dqs_cfg[4]~reg0.CLK
scc_clk => scc_dqs_cfg[5]~reg0.CLK
scc_clk => scc_dqs_cfg[6]~reg0.CLK
scc_clk => scc_dqs_cfg[7]~reg0.CLK
scc_clk => scc_dqs_cfg[8]~reg0.CLK
scc_clk => scc_dqs_cfg[9]~reg0.CLK
scc_clk => scc_dqs_cfg[10]~reg0.CLK
scc_clk => scc_dqs_cfg[11]~reg0.CLK
scc_clk => scc_dqs_cfg[12]~reg0.CLK
scc_clk => scc_dqs_cfg[13]~reg0.CLK
scc_clk => scc_dqs_cfg[14]~reg0.CLK
scc_clk => scc_dqs_cfg[15]~reg0.CLK
scc_clk => scc_dqs_cfg[16]~reg0.CLK
scc_clk => scc_dqs_cfg[17]~reg0.CLK
scc_clk => scc_dqs_cfg[18]~reg0.CLK
scc_clk => scc_dqs_cfg[19]~reg0.CLK
scc_clk => scc_dqs_cfg[20]~reg0.CLK
scc_clk => scc_dqs_cfg[21]~reg0.CLK
scc_clk => scc_dqs_cfg[22]~reg0.CLK
scc_clk => scc_dqs_cfg[23]~reg0.CLK
scc_clk => scc_dqs_cfg[24]~reg0.CLK
scc_clk => scc_dqs_cfg[25]~reg0.CLK
scc_clk => scc_dqs_cfg[26]~reg0.CLK
scc_clk => scc_dqs_cfg[27]~reg0.CLK
scc_clk => scc_dqs_cfg[28]~reg0.CLK
scc_clk => scc_dqs_cfg[29]~reg0.CLK
scc_clk => scc_io_cfg[0]~reg0.CLK
scc_clk => scc_io_cfg[1]~reg0.CLK
scc_clk => scc_io_cfg[2]~reg0.CLK
scc_clk => scc_io_cfg[3]~reg0.CLK
scc_clk => scc_io_cfg[4]~reg0.CLK
scc_clk => scc_io_cfg[5]~reg0.CLK
scc_clk => scc_io_cfg[6]~reg0.CLK
scc_clk => scc_io_cfg[7]~reg0.CLK
scc_clk => scc_io_cfg[8]~reg0.CLK
scc_clk => scc_io_cfg[9]~reg0.CLK
scc_clk => scc_io_cfg[10]~reg0.CLK
scc_clk => scc_io_cfg[11]~reg0.CLK
scc_clk => scc_io_cfg[12]~reg0.CLK
scc_clk => scc_io_cfg[13]~reg0.CLK
scc_clk => scc_io_cfg[14]~reg0.CLK
scc_clk => scc_io_cfg[15]~reg0.CLK
scc_clk => scc_io_cfg[16]~reg0.CLK
scc_clk => scc_io_cfg[17]~reg0.CLK
scc_clk => scc_io_cfg[18]~reg0.CLK
scc_clk => scc_io_cfg[19]~reg0.CLK
scc_clk => scc_io_cfg[20]~reg0.CLK
scc_clk => scc_io_cfg[21]~reg0.CLK
scc_clk => scc_io_cfg[22]~reg0.CLK
scc_clk => scc_io_cfg[23]~reg0.CLK
scc_clk => scc_io_cfg[24]~reg0.CLK
scc_dataout[0] => ShiftRight0.IN51
scc_dataout[0] => ShiftRight1.IN51
scc_dataout[0] => ShiftRight2.IN51
scc_dataout[0] => ShiftRight3.IN51
scc_dataout[0] => ShiftRight4.IN51
scc_dataout[0] => ShiftRight5.IN51
scc_dataout[0] => ShiftRight6.IN51
scc_dataout[0] => ShiftRight7.IN51
scc_dataout[1] => ShiftRight0.IN50
scc_dataout[1] => ShiftRight1.IN50
scc_dataout[1] => ShiftRight2.IN50
scc_dataout[1] => ShiftRight3.IN50
scc_dataout[1] => ShiftRight4.IN50
scc_dataout[1] => ShiftRight5.IN50
scc_dataout[1] => ShiftRight6.IN50
scc_dataout[1] => ShiftRight7.IN50
scc_dataout[2] => ShiftRight0.IN49
scc_dataout[2] => ShiftRight1.IN49
scc_dataout[2] => ShiftRight2.IN49
scc_dataout[2] => ShiftRight3.IN49
scc_dataout[2] => ShiftRight4.IN49
scc_dataout[2] => ShiftRight5.IN49
scc_dataout[2] => ShiftRight6.IN49
scc_dataout[2] => ShiftRight7.IN49
scc_dataout[3] => ShiftRight0.IN48
scc_dataout[3] => ShiftRight1.IN48
scc_dataout[3] => ShiftRight2.IN48
scc_dataout[3] => ShiftRight3.IN48
scc_dataout[3] => ShiftRight4.IN48
scc_dataout[3] => ShiftRight5.IN48
scc_dataout[3] => ShiftRight6.IN48
scc_dataout[3] => ShiftRight7.IN48
scc_dataout[4] => ShiftRight0.IN47
scc_dataout[4] => ShiftRight1.IN47
scc_dataout[4] => ShiftRight2.IN47
scc_dataout[4] => ShiftRight3.IN47
scc_dataout[4] => ShiftRight4.IN47
scc_dataout[4] => ShiftRight5.IN47
scc_dataout[4] => ShiftRight6.IN47
scc_dataout[4] => ShiftRight7.IN47
scc_dataout[5] => ShiftRight0.IN46
scc_dataout[5] => ShiftRight1.IN46
scc_dataout[5] => ShiftRight2.IN46
scc_dataout[5] => ShiftRight3.IN46
scc_dataout[5] => ShiftRight4.IN46
scc_dataout[5] => ShiftRight5.IN46
scc_dataout[5] => ShiftRight6.IN46
scc_dataout[5] => ShiftRight7.IN46
scc_dataout[6] => ShiftRight0.IN45
scc_dataout[6] => ShiftRight1.IN45
scc_dataout[6] => ShiftRight2.IN45
scc_dataout[6] => ShiftRight3.IN45
scc_dataout[6] => ShiftRight4.IN45
scc_dataout[6] => ShiftRight5.IN45
scc_dataout[6] => ShiftRight6.IN45
scc_dataout[6] => ShiftRight7.IN45
scc_dataout[7] => ShiftRight0.IN44
scc_dataout[7] => ShiftRight1.IN44
scc_dataout[7] => ShiftRight2.IN44
scc_dataout[7] => ShiftRight3.IN44
scc_dataout[7] => ShiftRight4.IN44
scc_dataout[7] => ShiftRight5.IN44
scc_dataout[7] => ShiftRight6.IN44
scc_dataout[7] => ShiftRight7.IN44
scc_dataout[8] => ShiftRight0.IN43
scc_dataout[8] => ShiftRight1.IN43
scc_dataout[8] => ShiftRight2.IN43
scc_dataout[8] => ShiftRight3.IN43
scc_dataout[8] => ShiftRight4.IN43
scc_dataout[8] => ShiftRight5.IN43
scc_dataout[8] => ShiftRight6.IN43
scc_dataout[8] => ShiftRight7.IN43
scc_dataout[9] => ShiftRight0.IN42
scc_dataout[9] => ShiftRight1.IN42
scc_dataout[9] => ShiftRight2.IN42
scc_dataout[9] => ShiftRight3.IN42
scc_dataout[9] => ShiftRight4.IN42
scc_dataout[9] => ShiftRight5.IN42
scc_dataout[9] => ShiftRight6.IN42
scc_dataout[9] => ShiftRight7.IN42
scc_dataout[10] => ShiftRight0.IN41
scc_dataout[10] => ShiftRight1.IN41
scc_dataout[10] => ShiftRight2.IN41
scc_dataout[10] => ShiftRight3.IN41
scc_dataout[10] => ShiftRight4.IN41
scc_dataout[10] => ShiftRight5.IN41
scc_dataout[10] => ShiftRight6.IN41
scc_dataout[10] => ShiftRight7.IN41
scc_dataout[11] => ShiftRight0.IN40
scc_dataout[11] => ShiftRight1.IN40
scc_dataout[11] => ShiftRight2.IN40
scc_dataout[11] => ShiftRight3.IN40
scc_dataout[11] => ShiftRight4.IN40
scc_dataout[11] => ShiftRight5.IN40
scc_dataout[11] => ShiftRight6.IN40
scc_dataout[11] => ShiftRight7.IN40
scc_dataout[12] => ShiftRight0.IN39
scc_dataout[12] => ShiftRight1.IN39
scc_dataout[12] => ShiftRight2.IN39
scc_dataout[12] => ShiftRight3.IN39
scc_dataout[12] => ShiftRight4.IN39
scc_dataout[12] => ShiftRight5.IN39
scc_dataout[12] => ShiftRight6.IN39
scc_dataout[12] => ShiftRight7.IN39
scc_dataout[13] => ShiftRight0.IN38
scc_dataout[13] => ShiftRight1.IN38
scc_dataout[13] => ShiftRight2.IN38
scc_dataout[13] => ShiftRight3.IN38
scc_dataout[13] => ShiftRight4.IN38
scc_dataout[13] => ShiftRight5.IN38
scc_dataout[13] => ShiftRight6.IN38
scc_dataout[13] => ShiftRight7.IN38
scc_dataout[14] => ShiftRight0.IN37
scc_dataout[14] => ShiftRight1.IN37
scc_dataout[14] => ShiftRight2.IN37
scc_dataout[14] => ShiftRight3.IN37
scc_dataout[14] => ShiftRight4.IN37
scc_dataout[14] => ShiftRight5.IN37
scc_dataout[14] => ShiftRight6.IN37
scc_dataout[14] => ShiftRight7.IN37
scc_dataout[15] => ShiftRight0.IN36
scc_dataout[15] => ShiftRight1.IN36
scc_dataout[15] => ShiftRight2.IN36
scc_dataout[15] => ShiftRight3.IN36
scc_dataout[15] => ShiftRight4.IN36
scc_dataout[15] => ShiftRight5.IN36
scc_dataout[15] => ShiftRight6.IN36
scc_dataout[15] => ShiftRight7.IN36
scc_dataout[16] => ShiftRight0.IN35
scc_dataout[16] => ShiftRight1.IN35
scc_dataout[16] => ShiftRight2.IN35
scc_dataout[16] => ShiftRight3.IN35
scc_dataout[16] => ShiftRight4.IN35
scc_dataout[16] => ShiftRight5.IN35
scc_dataout[16] => ShiftRight6.IN35
scc_dataout[16] => ShiftRight7.IN35
scc_dataout[17] => ShiftRight0.IN34
scc_dataout[17] => ShiftRight1.IN34
scc_dataout[17] => ShiftRight2.IN34
scc_dataout[17] => ShiftRight3.IN34
scc_dataout[17] => ShiftRight4.IN34
scc_dataout[17] => ShiftRight5.IN34
scc_dataout[17] => ShiftRight6.IN34
scc_dataout[17] => ShiftRight7.IN34
scc_dataout[18] => ShiftRight0.IN33
scc_dataout[18] => ShiftRight1.IN33
scc_dataout[18] => ShiftRight2.IN33
scc_dataout[18] => ShiftRight3.IN33
scc_dataout[18] => ShiftRight4.IN33
scc_dataout[18] => ShiftRight5.IN33
scc_dataout[18] => ShiftRight6.IN33
scc_dataout[18] => ShiftRight7.IN33
scc_io_cfg[0] <= scc_io_cfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[1] <= scc_io_cfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[2] <= scc_io_cfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[3] <= scc_io_cfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[4] <= scc_io_cfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[5] <= scc_io_cfg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[6] <= scc_io_cfg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[7] <= scc_io_cfg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[8] <= scc_io_cfg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[9] <= scc_io_cfg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[10] <= scc_io_cfg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[11] <= scc_io_cfg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[12] <= scc_io_cfg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[13] <= scc_io_cfg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[14] <= scc_io_cfg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[15] <= scc_io_cfg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[16] <= scc_io_cfg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[17] <= scc_io_cfg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[18] <= scc_io_cfg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[19] <= scc_io_cfg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[20] <= scc_io_cfg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[21] <= scc_io_cfg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[22] <= scc_io_cfg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[23] <= scc_io_cfg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_io_cfg[24] <= scc_io_cfg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[0] <= scc_dqs_cfg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[1] <= scc_dqs_cfg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[2] <= scc_dqs_cfg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[3] <= scc_dqs_cfg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[4] <= scc_dqs_cfg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[5] <= scc_dqs_cfg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[6] <= scc_dqs_cfg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[7] <= scc_dqs_cfg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[8] <= scc_dqs_cfg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[9] <= scc_dqs_cfg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[10] <= scc_dqs_cfg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[11] <= scc_dqs_cfg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[12] <= scc_dqs_cfg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[13] <= scc_dqs_cfg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[14] <= scc_dqs_cfg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[15] <= scc_dqs_cfg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[16] <= scc_dqs_cfg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[17] <= scc_dqs_cfg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[18] <= scc_dqs_cfg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[19] <= scc_dqs_cfg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[20] <= scc_dqs_cfg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[21] <= scc_dqs_cfg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[22] <= scc_dqs_cfg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[23] <= scc_dqs_cfg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[24] <= scc_dqs_cfg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[25] <= scc_dqs_cfg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[26] <= scc_dqs_cfg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[27] <= scc_dqs_cfg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[28] <= scc_dqs_cfg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scc_dqs_cfg[29] <= scc_dqs_cfg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
avl_writedata[0] => Decoder0.IN2
avl_writedata[0] => dqse_phase[0].DATAIN
avl_writedata[1] => Decoder0.IN1
avl_writedata[1] => Decoder1.IN1
avl_writedata[1] => dqse_phase[1].DATAIN
avl_writedata[2] => Decoder0.IN0
avl_writedata[2] => Decoder1.IN0
avl_writedata[3] => ~NO_FANOUT~
avl_writedata[4] => ~NO_FANOUT~
avl_writedata[5] => ~NO_FANOUT~
avl_writedata[6] => ~NO_FANOUT~
avl_writedata[7] => ~NO_FANOUT~
avl_writedata[8] => ~NO_FANOUT~
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
dqse_phase[0] <= avl_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[1] <= avl_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[2] <= dqse_phase.DB_MAX_OUTPUT_PORT_TYPE
dqse_phase[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
avl_clk => avl_clk.IN1
avl_reset_n => state~5.DATAIN
avl_reset_n => _.IN1
avl_address[0] => avl_address[0].IN2
avl_address[1] => avl_address[1].IN2
avl_address[2] => avl_address[2].IN2
avl_address[3] => avl_address[3].IN2
avl_write => avl_write.IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => avl_waitrequest.IN0
avl_read => state.DATAB
avl_readdata[0] <= altsyncram:altsyncram_component.q_b
avl_readdata[1] <= altsyncram:altsyncram_component.q_b
avl_readdata[2] <= altsyncram:altsyncram_component.q_b
avl_readdata[3] <= altsyncram:altsyncram_component.q_b
avl_readdata[4] <= altsyncram:altsyncram_component.q_b
avl_readdata[5] <= altsyncram:altsyncram_component.q_b
avl_readdata[6] <= altsyncram:altsyncram_component.q_b
avl_readdata[7] <= altsyncram:altsyncram_component.q_b
avl_readdata[8] <= altsyncram:altsyncram_component.q_b
avl_readdata[9] <= altsyncram:altsyncram_component.q_b
avl_readdata[10] <= altsyncram:altsyncram_component.q_b
avl_readdata[11] <= altsyncram:altsyncram_component.q_b
avl_readdata[12] <= altsyncram:altsyncram_component.q_b
avl_readdata[13] <= altsyncram:altsyncram_component.q_b
avl_readdata[14] <= altsyncram:altsyncram_component.q_b
avl_readdata[15] <= altsyncram:altsyncram_component.q_b
avl_readdata[16] <= altsyncram:altsyncram_component.q_b
avl_readdata[17] <= altsyncram:altsyncram_component.q_b
avl_readdata[18] <= altsyncram:altsyncram_component.q_b
avl_readdata[19] <= altsyncram:altsyncram_component.q_b
avl_readdata[20] <= altsyncram:altsyncram_component.q_b
avl_readdata[21] <= altsyncram:altsyncram_component.q_b
avl_readdata[22] <= altsyncram:altsyncram_component.q_b
avl_readdata[23] <= altsyncram:altsyncram_component.q_b
avl_readdata[24] <= altsyncram:altsyncram_component.q_b
avl_readdata[25] <= altsyncram:altsyncram_component.q_b
avl_readdata[26] <= altsyncram:altsyncram_component.q_b
avl_readdata[27] <= altsyncram:altsyncram_component.q_b
avl_readdata[28] <= altsyncram:altsyncram_component.q_b
avl_readdata[29] <= altsyncram:altsyncram_component.q_b
avl_readdata[30] <= altsyncram:altsyncram_component.q_b
avl_readdata[31] <= altsyncram:altsyncram_component.q_b
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
wren_a => altsyncram_c9v1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c9v1:auto_generated.data_a[0]
data_a[1] => altsyncram_c9v1:auto_generated.data_a[1]
data_a[2] => altsyncram_c9v1:auto_generated.data_a[2]
data_a[3] => altsyncram_c9v1:auto_generated.data_a[3]
data_a[4] => altsyncram_c9v1:auto_generated.data_a[4]
data_a[5] => altsyncram_c9v1:auto_generated.data_a[5]
data_a[6] => altsyncram_c9v1:auto_generated.data_a[6]
data_a[7] => altsyncram_c9v1:auto_generated.data_a[7]
data_a[8] => altsyncram_c9v1:auto_generated.data_a[8]
data_a[9] => altsyncram_c9v1:auto_generated.data_a[9]
data_a[10] => altsyncram_c9v1:auto_generated.data_a[10]
data_a[11] => altsyncram_c9v1:auto_generated.data_a[11]
data_a[12] => altsyncram_c9v1:auto_generated.data_a[12]
data_a[13] => altsyncram_c9v1:auto_generated.data_a[13]
data_a[14] => altsyncram_c9v1:auto_generated.data_a[14]
data_a[15] => altsyncram_c9v1:auto_generated.data_a[15]
data_a[16] => altsyncram_c9v1:auto_generated.data_a[16]
data_a[17] => altsyncram_c9v1:auto_generated.data_a[17]
data_a[18] => altsyncram_c9v1:auto_generated.data_a[18]
data_a[19] => altsyncram_c9v1:auto_generated.data_a[19]
data_a[20] => altsyncram_c9v1:auto_generated.data_a[20]
data_a[21] => altsyncram_c9v1:auto_generated.data_a[21]
data_a[22] => altsyncram_c9v1:auto_generated.data_a[22]
data_a[23] => altsyncram_c9v1:auto_generated.data_a[23]
data_a[24] => altsyncram_c9v1:auto_generated.data_a[24]
data_a[25] => altsyncram_c9v1:auto_generated.data_a[25]
data_a[26] => altsyncram_c9v1:auto_generated.data_a[26]
data_a[27] => altsyncram_c9v1:auto_generated.data_a[27]
data_a[28] => altsyncram_c9v1:auto_generated.data_a[28]
data_a[29] => altsyncram_c9v1:auto_generated.data_a[29]
data_a[30] => altsyncram_c9v1:auto_generated.data_a[30]
data_a[31] => altsyncram_c9v1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c9v1:auto_generated.address_a[0]
address_a[1] => altsyncram_c9v1:auto_generated.address_a[1]
address_a[2] => altsyncram_c9v1:auto_generated.address_a[2]
address_a[3] => altsyncram_c9v1:auto_generated.address_a[3]
address_b[0] => altsyncram_c9v1:auto_generated.address_b[0]
address_b[1] => altsyncram_c9v1:auto_generated.address_b[1]
address_b[2] => altsyncram_c9v1:auto_generated.address_b[2]
address_b[3] => altsyncram_c9v1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c9v1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_c9v1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c9v1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c9v1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c9v1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c9v1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
byteena_b[1] => ~NO_FANOUT~
byteena_b[2] => ~NO_FANOUT~
byteena_b[3] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_c9v1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c9v1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c9v1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c9v1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c9v1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c9v1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c9v1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c9v1:auto_generated.q_b[7]
q_b[8] <= altsyncram_c9v1:auto_generated.q_b[8]
q_b[9] <= altsyncram_c9v1:auto_generated.q_b[9]
q_b[10] <= altsyncram_c9v1:auto_generated.q_b[10]
q_b[11] <= altsyncram_c9v1:auto_generated.q_b[11]
q_b[12] <= altsyncram_c9v1:auto_generated.q_b[12]
q_b[13] <= altsyncram_c9v1:auto_generated.q_b[13]
q_b[14] <= altsyncram_c9v1:auto_generated.q_b[14]
q_b[15] <= altsyncram_c9v1:auto_generated.q_b[15]
q_b[16] <= altsyncram_c9v1:auto_generated.q_b[16]
q_b[17] <= altsyncram_c9v1:auto_generated.q_b[17]
q_b[18] <= altsyncram_c9v1:auto_generated.q_b[18]
q_b[19] <= altsyncram_c9v1:auto_generated.q_b[19]
q_b[20] <= altsyncram_c9v1:auto_generated.q_b[20]
q_b[21] <= altsyncram_c9v1:auto_generated.q_b[21]
q_b[22] <= altsyncram_c9v1:auto_generated.q_b[22]
q_b[23] <= altsyncram_c9v1:auto_generated.q_b[23]
q_b[24] <= altsyncram_c9v1:auto_generated.q_b[24]
q_b[25] <= altsyncram_c9v1:auto_generated.q_b[25]
q_b[26] <= altsyncram_c9v1:auto_generated.q_b[26]
q_b[27] <= altsyncram_c9v1:auto_generated.q_b[27]
q_b[28] <= altsyncram_c9v1:auto_generated.q_b[28]
q_b[29] <= altsyncram_c9v1:auto_generated.q_b[29]
q_b[30] <= altsyncram_c9v1:auto_generated.q_b[30]
q_b[31] <= altsyncram_c9v1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
aclr0 => rdaddr_reg[3].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_a[1] => lutrama26.PORTAADDR1
address_a[1] => lutrama27.PORTAADDR1
address_a[1] => lutrama28.PORTAADDR1
address_a[1] => lutrama29.PORTAADDR1
address_a[1] => lutrama30.PORTAADDR1
address_a[1] => lutrama31.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_a[2] => lutrama16.PORTAADDR2
address_a[2] => lutrama17.PORTAADDR2
address_a[2] => lutrama18.PORTAADDR2
address_a[2] => lutrama19.PORTAADDR2
address_a[2] => lutrama20.PORTAADDR2
address_a[2] => lutrama21.PORTAADDR2
address_a[2] => lutrama22.PORTAADDR2
address_a[2] => lutrama23.PORTAADDR2
address_a[2] => lutrama24.PORTAADDR2
address_a[2] => lutrama25.PORTAADDR2
address_a[2] => lutrama26.PORTAADDR2
address_a[2] => lutrama27.PORTAADDR2
address_a[2] => lutrama28.PORTAADDR2
address_a[2] => lutrama29.PORTAADDR2
address_a[2] => lutrama30.PORTAADDR2
address_a[2] => lutrama31.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[3] => lutrama9.PORTAADDR3
address_a[3] => lutrama10.PORTAADDR3
address_a[3] => lutrama11.PORTAADDR3
address_a[3] => lutrama12.PORTAADDR3
address_a[3] => lutrama13.PORTAADDR3
address_a[3] => lutrama14.PORTAADDR3
address_a[3] => lutrama15.PORTAADDR3
address_a[3] => lutrama16.PORTAADDR3
address_a[3] => lutrama17.PORTAADDR3
address_a[3] => lutrama18.PORTAADDR3
address_a[3] => lutrama19.PORTAADDR3
address_a[3] => lutrama20.PORTAADDR3
address_a[3] => lutrama21.PORTAADDR3
address_a[3] => lutrama22.PORTAADDR3
address_a[3] => lutrama23.PORTAADDR3
address_a[3] => lutrama24.PORTAADDR3
address_a[3] => lutrama25.PORTAADDR3
address_a[3] => lutrama26.PORTAADDR3
address_a[3] => lutrama27.PORTAADDR3
address_a[3] => lutrama28.PORTAADDR3
address_a[3] => lutrama29.PORTAADDR3
address_a[3] => lutrama30.PORTAADDR3
address_a[3] => lutrama31.PORTAADDR3
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
byteena_a[0] => lutrama0.PORTABYTEENAMASKS
byteena_a[0] => lutrama1.PORTABYTEENAMASKS
byteena_a[0] => lutrama2.PORTABYTEENAMASKS
byteena_a[0] => lutrama3.PORTABYTEENAMASKS
byteena_a[0] => lutrama4.PORTABYTEENAMASKS
byteena_a[0] => lutrama5.PORTABYTEENAMASKS
byteena_a[0] => lutrama6.PORTABYTEENAMASKS
byteena_a[0] => lutrama7.PORTABYTEENAMASKS
byteena_a[1] => lutrama8.PORTABYTEENAMASKS
byteena_a[1] => lutrama9.PORTABYTEENAMASKS
byteena_a[1] => lutrama10.PORTABYTEENAMASKS
byteena_a[1] => lutrama11.PORTABYTEENAMASKS
byteena_a[1] => lutrama12.PORTABYTEENAMASKS
byteena_a[1] => lutrama13.PORTABYTEENAMASKS
byteena_a[1] => lutrama14.PORTABYTEENAMASKS
byteena_a[1] => lutrama15.PORTABYTEENAMASKS
byteena_a[2] => lutrama16.PORTABYTEENAMASKS
byteena_a[2] => lutrama17.PORTABYTEENAMASKS
byteena_a[2] => lutrama18.PORTABYTEENAMASKS
byteena_a[2] => lutrama19.PORTABYTEENAMASKS
byteena_a[2] => lutrama20.PORTABYTEENAMASKS
byteena_a[2] => lutrama21.PORTABYTEENAMASKS
byteena_a[2] => lutrama22.PORTABYTEENAMASKS
byteena_a[2] => lutrama23.PORTABYTEENAMASKS
byteena_a[3] => lutrama24.PORTABYTEENAMASKS
byteena_a[3] => lutrama25.PORTABYTEENAMASKS
byteena_a[3] => lutrama26.PORTABYTEENAMASKS
byteena_a[3] => lutrama27.PORTABYTEENAMASKS
byteena_a[3] => lutrama28.PORTABYTEENAMASKS
byteena_a[3] => lutrama29.PORTABYTEENAMASKS
byteena_a[3] => lutrama30.PORTABYTEENAMASKS
byteena_a[3] => lutrama31.PORTABYTEENAMASKS
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
q_b[0] <= lutrama0.PORTBDATAOUT
q_b[1] <= lutrama1.PORTBDATAOUT
q_b[2] <= lutrama2.PORTBDATAOUT
q_b[3] <= lutrama3.PORTBDATAOUT
q_b[4] <= lutrama4.PORTBDATAOUT
q_b[5] <= lutrama5.PORTBDATAOUT
q_b[6] <= lutrama6.PORTBDATAOUT
q_b[7] <= lutrama7.PORTBDATAOUT
q_b[8] <= lutrama8.PORTBDATAOUT
q_b[9] <= lutrama9.PORTBDATAOUT
q_b[10] <= lutrama10.PORTBDATAOUT
q_b[11] <= lutrama11.PORTBDATAOUT
q_b[12] <= lutrama12.PORTBDATAOUT
q_b[13] <= lutrama13.PORTBDATAOUT
q_b[14] <= lutrama14.PORTBDATAOUT
q_b[15] <= lutrama15.PORTBDATAOUT
q_b[16] <= lutrama16.PORTBDATAOUT
q_b[17] <= lutrama17.PORTBDATAOUT
q_b[18] <= lutrama18.PORTBDATAOUT
q_b[19] <= lutrama19.PORTBDATAOUT
q_b[20] <= lutrama20.PORTBDATAOUT
q_b[21] <= lutrama21.PORTBDATAOUT
q_b[22] <= lutrama22.PORTBDATAOUT
q_b[23] <= lutrama23.PORTBDATAOUT
q_b[24] <= lutrama24.PORTBDATAOUT
q_b[25] <= lutrama25.PORTBDATAOUT
q_b[26] <= lutrama26.PORTBDATAOUT
q_b[27] <= lutrama27.PORTBDATAOUT
q_b[28] <= lutrama28.PORTBDATAOUT
q_b[29] <= lutrama29.PORTBDATAOUT
q_b[30] <= lutrama30.PORTBDATAOUT
q_b[31] <= lutrama31.PORTBDATAOUT
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0
wren_a => lutrama26.ENA0
wren_a => lutrama27.ENA0
wren_a => lutrama28.ENA0
wren_a => lutrama29.ENA0
wren_a => lutrama30.ENA0
wren_a => lutrama31.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst
avl_clk => rfile[7][0].CLK
avl_clk => rfile[7][1].CLK
avl_clk => rfile[7][2].CLK
avl_clk => rfile[7][3].CLK
avl_clk => rfile[7][4].CLK
avl_clk => rfile[7][5].CLK
avl_clk => rfile[6][0].CLK
avl_clk => rfile[6][1].CLK
avl_clk => rfile[6][2].CLK
avl_clk => rfile[6][3].CLK
avl_clk => rfile[6][4].CLK
avl_clk => rfile[6][5].CLK
avl_clk => rfile[5][0].CLK
avl_clk => rfile[4][0].CLK
avl_clk => rfile[4][1].CLK
avl_clk => rfile[4][2].CLK
avl_clk => rfile[4][3].CLK
avl_clk => rfile[4][4].CLK
avl_clk => rfile[4][5].CLK
avl_clk => rfile[4][6].CLK
avl_clk => rfile[4][7].CLK
avl_clk => rfile[4][8].CLK
avl_clk => rfile[4][9].CLK
avl_clk => rfile[4][10].CLK
avl_clk => rfile[4][11].CLK
avl_clk => rfile[4][12].CLK
avl_clk => rfile[4][13].CLK
avl_clk => rfile[4][14].CLK
avl_clk => rfile[4][15].CLK
avl_clk => rfile[4][16].CLK
avl_clk => rfile[4][17].CLK
avl_clk => rfile[4][18].CLK
avl_clk => rfile[4][19].CLK
avl_clk => rfile[4][20].CLK
avl_clk => rfile[4][21].CLK
avl_clk => rfile[4][22].CLK
avl_clk => rfile[4][23].CLK
avl_clk => rfile[4][24].CLK
avl_clk => rfile[4][25].CLK
avl_clk => rfile[4][26].CLK
avl_clk => rfile[4][27].CLK
avl_clk => rfile[4][28].CLK
avl_clk => rfile[4][29].CLK
avl_clk => rfile[4][30].CLK
avl_clk => rfile[4][31].CLK
avl_clk => rfile[3][0].CLK
avl_clk => rfile[3][1].CLK
avl_clk => rfile[2][0].CLK
avl_clk => rfile[1][0].CLK
avl_clk => rfile[0][0].CLK
avl_clk => rfile[0][1].CLK
avl_clk => rfile[0][2].CLK
avl_clk => rfile[0][3].CLK
avl_clk => rfile[0][4].CLK
avl_clk => avl_read_fifo_reset.CLK
avl_clk => avl_read_increment_vfifo_qr[0].CLK
avl_clk => avl_read_increment_vfifo_qr[1].CLK
avl_clk => avl_read_increment_vfifo_hr[0].CLK
avl_clk => avl_read_increment_vfifo_hr[1].CLK
avl_clk => avl_read_increment_vfifo_fr[0].CLK
avl_clk => avl_read_increment_vfifo_fr[1].CLK
avl_clk => avl_issue_wr.CLK
avl_clk => avl_rfile_wr.CLK
avl_clk => avl_readdata_r[0].CLK
avl_clk => avl_readdata_r[1].CLK
avl_clk => avl_readdata_r[2].CLK
avl_clk => avl_readdata_r[3].CLK
avl_clk => avl_readdata_r[4].CLK
avl_clk => avl_readdata_r[5].CLK
avl_clk => avl_readdata_r[6].CLK
avl_clk => avl_readdata_r[7].CLK
avl_clk => avl_readdata_r[8].CLK
avl_clk => avl_readdata_r[9].CLK
avl_clk => avl_readdata_r[10].CLK
avl_clk => avl_readdata_r[11].CLK
avl_clk => avl_readdata_r[12].CLK
avl_clk => avl_readdata_r[13].CLK
avl_clk => avl_readdata_r[14].CLK
avl_clk => avl_readdata_r[15].CLK
avl_clk => avl_readdata_r[16].CLK
avl_clk => avl_readdata_r[17].CLK
avl_clk => avl_readdata_r[18].CLK
avl_clk => avl_readdata_r[19].CLK
avl_clk => avl_readdata_r[20].CLK
avl_clk => avl_readdata_r[21].CLK
avl_clk => avl_readdata_r[22].CLK
avl_clk => avl_readdata_r[23].CLK
avl_clk => avl_readdata_r[24].CLK
avl_clk => avl_readdata_r[25].CLK
avl_clk => avl_readdata_r[26].CLK
avl_clk => avl_readdata_r[27].CLK
avl_clk => avl_readdata_r[28].CLK
avl_clk => avl_readdata_r[29].CLK
avl_clk => avl_readdata_r[30].CLK
avl_clk => avl_readdata_r[31].CLK
avl_clk => state_avl_curr~4.DATAIN
avl_reset_n => rfile[7][0].ACLR
avl_reset_n => rfile[7][1].ACLR
avl_reset_n => rfile[7][2].ACLR
avl_reset_n => rfile[7][3].ACLR
avl_reset_n => rfile[7][4].ACLR
avl_reset_n => rfile[7][5].ACLR
avl_reset_n => rfile[6][0].ACLR
avl_reset_n => rfile[6][1].ACLR
avl_reset_n => rfile[6][2].ACLR
avl_reset_n => rfile[6][3].ACLR
avl_reset_n => rfile[6][4].ACLR
avl_reset_n => rfile[6][5].ACLR
avl_reset_n => rfile[5][0].ACLR
avl_reset_n => rfile[4][0].ACLR
avl_reset_n => rfile[4][1].ACLR
avl_reset_n => rfile[4][2].ACLR
avl_reset_n => rfile[4][3].ACLR
avl_reset_n => rfile[4][4].ACLR
avl_reset_n => rfile[4][5].ACLR
avl_reset_n => rfile[4][6].ACLR
avl_reset_n => rfile[4][7].ACLR
avl_reset_n => rfile[4][8].ACLR
avl_reset_n => rfile[4][9].ACLR
avl_reset_n => rfile[4][10].ACLR
avl_reset_n => rfile[4][11].ACLR
avl_reset_n => rfile[4][12].ACLR
avl_reset_n => rfile[4][13].ACLR
avl_reset_n => rfile[4][14].ACLR
avl_reset_n => rfile[4][15].ACLR
avl_reset_n => rfile[4][16].ACLR
avl_reset_n => rfile[4][17].ACLR
avl_reset_n => rfile[4][18].ACLR
avl_reset_n => rfile[4][19].ACLR
avl_reset_n => rfile[4][20].ACLR
avl_reset_n => rfile[4][21].ACLR
avl_reset_n => rfile[4][22].ACLR
avl_reset_n => rfile[4][23].ACLR
avl_reset_n => rfile[4][24].ACLR
avl_reset_n => rfile[4][25].ACLR
avl_reset_n => rfile[4][26].ACLR
avl_reset_n => rfile[4][27].ACLR
avl_reset_n => rfile[4][28].ACLR
avl_reset_n => rfile[4][29].ACLR
avl_reset_n => rfile[4][30].ACLR
avl_reset_n => rfile[4][31].ACLR
avl_reset_n => rfile[3][0].ACLR
avl_reset_n => rfile[3][1].ACLR
avl_reset_n => rfile[2][0].PRESET
avl_reset_n => rfile[1][0].ACLR
avl_reset_n => rfile[0][0].ACLR
avl_reset_n => rfile[0][1].ACLR
avl_reset_n => rfile[0][2].ACLR
avl_reset_n => rfile[0][3].ACLR
avl_reset_n => rfile[0][4].ACLR
avl_reset_n => avl_read_fifo_reset.ACLR
avl_reset_n => avl_read_increment_vfifo_qr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_qr[1].ACLR
avl_reset_n => avl_read_increment_vfifo_hr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_hr[1].ACLR
avl_reset_n => avl_read_increment_vfifo_fr[0].ACLR
avl_reset_n => avl_read_increment_vfifo_fr[1].ACLR
avl_reset_n => avl_issue_wr.ACLR
avl_reset_n => avl_rfile_wr.ACLR
avl_reset_n => avl_readdata_r[0].ACLR
avl_reset_n => avl_readdata_r[1].ACLR
avl_reset_n => avl_readdata_r[2].ACLR
avl_reset_n => avl_readdata_r[3].ACLR
avl_reset_n => avl_readdata_r[4].ACLR
avl_reset_n => avl_readdata_r[5].ACLR
avl_reset_n => avl_readdata_r[6].ACLR
avl_reset_n => avl_readdata_r[7].ACLR
avl_reset_n => avl_readdata_r[8].ACLR
avl_reset_n => avl_readdata_r[9].ACLR
avl_reset_n => avl_readdata_r[10].ACLR
avl_reset_n => avl_readdata_r[11].ACLR
avl_reset_n => avl_readdata_r[12].ACLR
avl_reset_n => avl_readdata_r[13].ACLR
avl_reset_n => avl_readdata_r[14].ACLR
avl_reset_n => avl_readdata_r[15].ACLR
avl_reset_n => avl_readdata_r[16].ACLR
avl_reset_n => avl_readdata_r[17].ACLR
avl_reset_n => avl_readdata_r[18].ACLR
avl_reset_n => avl_readdata_r[19].ACLR
avl_reset_n => avl_readdata_r[20].ACLR
avl_reset_n => avl_readdata_r[21].ACLR
avl_reset_n => avl_readdata_r[22].ACLR
avl_reset_n => avl_readdata_r[23].ACLR
avl_reset_n => avl_readdata_r[24].ACLR
avl_reset_n => avl_readdata_r[25].ACLR
avl_reset_n => avl_readdata_r[26].ACLR
avl_reset_n => avl_readdata_r[27].ACLR
avl_reset_n => avl_readdata_r[28].ACLR
avl_reset_n => avl_readdata_r[29].ACLR
avl_reset_n => avl_readdata_r[30].ACLR
avl_reset_n => avl_readdata_r[31].ACLR
avl_reset_n => always2.IN1
avl_reset_n => state_avl_curr~6.DATAIN
avl_address[0] => Decoder0.IN3
avl_address[0] => Mux0.IN12
avl_address[0] => Mux1.IN12
avl_address[0] => Mux2.IN12
avl_address[0] => Mux3.IN12
avl_address[0] => Mux4.IN12
avl_address[0] => Decoder2.IN2
avl_address[0] => Mux5.IN4
avl_address[0] => Mux6.IN4
avl_address[0] => Mux7.IN4
avl_address[0] => Mux8.IN4
avl_address[1] => Decoder0.IN2
avl_address[1] => Mux0.IN11
avl_address[1] => Mux1.IN11
avl_address[1] => Mux2.IN11
avl_address[1] => Mux3.IN11
avl_address[1] => Mux4.IN11
avl_address[1] => Decoder2.IN1
avl_address[1] => Mux5.IN3
avl_address[1] => Mux6.IN3
avl_address[1] => Mux7.IN3
avl_address[1] => Mux8.IN3
avl_address[2] => Decoder0.IN1
avl_address[2] => Mux0.IN10
avl_address[2] => Mux1.IN10
avl_address[2] => Mux2.IN10
avl_address[2] => Mux3.IN10
avl_address[2] => Mux4.IN10
avl_address[2] => Decoder2.IN0
avl_address[2] => Mux5.IN2
avl_address[2] => Mux6.IN2
avl_address[2] => Mux7.IN2
avl_address[2] => Mux8.IN2
avl_address[3] => Decoder0.IN0
avl_address[3] => Mux0.IN9
avl_address[3] => Mux1.IN9
avl_address[3] => Mux2.IN9
avl_address[3] => Mux3.IN9
avl_address[3] => Mux4.IN9
avl_address[4] => ~NO_FANOUT~
avl_address[5] => ~NO_FANOUT~
avl_address[6] => ~NO_FANOUT~
avl_address[7] => ~NO_FANOUT~
avl_address[8] => ~NO_FANOUT~
avl_address[9] => ~NO_FANOUT~
avl_address[10] => ~NO_FANOUT~
avl_address[11] => ~NO_FANOUT~
avl_address[12] => sel_rfile_wr.IN0
avl_address[12] => sel_rfile_rd.IN0
avl_address[12] => sel_issue_wr.IN0
avl_address[12] => sel_issue_rd.IN0
avl_write => sel_rfile_wr.IN1
avl_write => sel_issue_wr.IN1
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => rfile.DATAB
avl_writedata[0] => Decoder1.IN0
avl_writedata[0] => Equal0.IN7
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => rfile.DATAB
avl_writedata[1] => LessThan0.IN62
avl_writedata[1] => Equal0.IN6
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => rfile.DATAB
avl_writedata[2] => LessThan0.IN61
avl_writedata[2] => Equal0.IN5
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => rfile.DATAB
avl_writedata[3] => LessThan0.IN60
avl_writedata[3] => Equal0.IN4
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => rfile.DATAB
avl_writedata[4] => LessThan0.IN59
avl_writedata[4] => Equal0.IN3
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => rfile.DATAB
avl_writedata[5] => LessThan0.IN58
avl_writedata[5] => Equal0.IN2
avl_writedata[6] => rfile.DATAB
avl_writedata[6] => LessThan0.IN57
avl_writedata[6] => Equal0.IN1
avl_writedata[7] => rfile.DATAB
avl_writedata[7] => LessThan0.IN56
avl_writedata[7] => Equal0.IN0
avl_writedata[8] => rfile.DATAB
avl_writedata[8] => LessThan0.IN55
avl_writedata[8] => Equal0.IN31
avl_writedata[9] => rfile.DATAB
avl_writedata[9] => LessThan0.IN54
avl_writedata[9] => Equal0.IN30
avl_writedata[10] => rfile.DATAB
avl_writedata[10] => LessThan0.IN53
avl_writedata[10] => Equal0.IN29
avl_writedata[11] => rfile.DATAB
avl_writedata[11] => LessThan0.IN52
avl_writedata[11] => Equal0.IN28
avl_writedata[12] => rfile.DATAB
avl_writedata[12] => LessThan0.IN51
avl_writedata[12] => Equal0.IN27
avl_writedata[13] => rfile.DATAB
avl_writedata[13] => LessThan0.IN50
avl_writedata[13] => Equal0.IN26
avl_writedata[14] => rfile.DATAB
avl_writedata[14] => LessThan0.IN49
avl_writedata[14] => Equal0.IN25
avl_writedata[15] => rfile.DATAB
avl_writedata[15] => LessThan0.IN48
avl_writedata[15] => Equal0.IN24
avl_writedata[16] => rfile.DATAB
avl_writedata[16] => LessThan0.IN47
avl_writedata[16] => Equal0.IN23
avl_writedata[17] => rfile.DATAB
avl_writedata[17] => LessThan0.IN46
avl_writedata[17] => Equal0.IN22
avl_writedata[18] => rfile.DATAB
avl_writedata[18] => LessThan0.IN45
avl_writedata[18] => Equal0.IN21
avl_writedata[19] => rfile.DATAB
avl_writedata[19] => LessThan0.IN44
avl_writedata[19] => Equal0.IN20
avl_writedata[20] => rfile.DATAB
avl_writedata[20] => LessThan0.IN43
avl_writedata[20] => Equal0.IN19
avl_writedata[21] => rfile.DATAB
avl_writedata[21] => LessThan0.IN42
avl_writedata[21] => Equal0.IN18
avl_writedata[22] => rfile.DATAB
avl_writedata[22] => LessThan0.IN41
avl_writedata[22] => Equal0.IN17
avl_writedata[23] => rfile.DATAB
avl_writedata[23] => LessThan0.IN40
avl_writedata[23] => Equal0.IN16
avl_writedata[24] => rfile.DATAB
avl_writedata[24] => LessThan0.IN39
avl_writedata[24] => Equal0.IN15
avl_writedata[25] => rfile.DATAB
avl_writedata[25] => LessThan0.IN38
avl_writedata[25] => Equal0.IN14
avl_writedata[26] => rfile.DATAB
avl_writedata[26] => LessThan0.IN37
avl_writedata[26] => Equal0.IN13
avl_writedata[27] => rfile.DATAB
avl_writedata[27] => LessThan0.IN36
avl_writedata[27] => Equal0.IN12
avl_writedata[28] => rfile.DATAB
avl_writedata[28] => LessThan0.IN35
avl_writedata[28] => Equal0.IN11
avl_writedata[29] => rfile.DATAB
avl_writedata[29] => LessThan0.IN34
avl_writedata[29] => Equal0.IN10
avl_writedata[30] => rfile.DATAB
avl_writedata[30] => LessThan0.IN33
avl_writedata[30] => Equal0.IN9
avl_writedata[31] => rfile.DATAB
avl_writedata[31] => LessThan0.IN32
avl_writedata[31] => Equal0.IN8
avl_read => sel_rfile_rd.IN1
avl_read => sel_issue_rd.IN1
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= always2.DB_MAX_OUTPUT_PORT_TYPE
phy_clk => phy_read_latency_counter[0]~reg0.CLK
phy_clk => phy_read_latency_counter[1]~reg0.CLK
phy_clk => phy_read_latency_counter[2]~reg0.CLK
phy_clk => phy_read_latency_counter[3]~reg0.CLK
phy_clk => phy_read_latency_counter[4]~reg0.CLK
phy_clk => phy_afi_wlat[0]~reg0.CLK
phy_clk => phy_afi_wlat[1]~reg0.CLK
phy_clk => phy_afi_wlat[2]~reg0.CLK
phy_clk => phy_afi_wlat[3]~reg0.CLK
phy_clk => phy_afi_wlat[4]~reg0.CLK
phy_clk => phy_afi_wlat[5]~reg0.CLK
phy_clk => phy_afi_rlat[0]~reg0.CLK
phy_clk => phy_afi_rlat[1]~reg0.CLK
phy_clk => phy_afi_rlat[2]~reg0.CLK
phy_clk => phy_afi_rlat[3]~reg0.CLK
phy_clk => phy_afi_rlat[4]~reg0.CLK
phy_clk => phy_afi_rlat[5]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[0]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[1]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[2]~reg0.CLK
phy_clk => phy_write_fr_cycle_shifts[3]~reg0.CLK
phy_clk => phy_vfifo_rd_en_override[0]~reg0.CLK
phy_clk => phy_vfifo_rd_en_override[1]~reg0.CLK
phy_clk => phy_cal_debug_info[0]~reg0.CLK
phy_clk => phy_cal_debug_info[1]~reg0.CLK
phy_clk => phy_cal_debug_info[2]~reg0.CLK
phy_clk => phy_cal_debug_info[3]~reg0.CLK
phy_clk => phy_cal_debug_info[4]~reg0.CLK
phy_clk => phy_cal_debug_info[5]~reg0.CLK
phy_clk => phy_cal_debug_info[6]~reg0.CLK
phy_clk => phy_cal_debug_info[7]~reg0.CLK
phy_clk => phy_cal_debug_info[8]~reg0.CLK
phy_clk => phy_cal_debug_info[9]~reg0.CLK
phy_clk => phy_cal_debug_info[10]~reg0.CLK
phy_clk => phy_cal_debug_info[11]~reg0.CLK
phy_clk => phy_cal_debug_info[12]~reg0.CLK
phy_clk => phy_cal_debug_info[13]~reg0.CLK
phy_clk => phy_cal_debug_info[14]~reg0.CLK
phy_clk => phy_cal_debug_info[15]~reg0.CLK
phy_clk => phy_cal_debug_info[16]~reg0.CLK
phy_clk => phy_cal_debug_info[17]~reg0.CLK
phy_clk => phy_cal_debug_info[18]~reg0.CLK
phy_clk => phy_cal_debug_info[19]~reg0.CLK
phy_clk => phy_cal_debug_info[20]~reg0.CLK
phy_clk => phy_cal_debug_info[21]~reg0.CLK
phy_clk => phy_cal_debug_info[22]~reg0.CLK
phy_clk => phy_cal_debug_info[23]~reg0.CLK
phy_clk => phy_cal_debug_info[24]~reg0.CLK
phy_clk => phy_cal_debug_info[25]~reg0.CLK
phy_clk => phy_cal_debug_info[26]~reg0.CLK
phy_clk => phy_cal_debug_info[27]~reg0.CLK
phy_clk => phy_cal_debug_info[28]~reg0.CLK
phy_clk => phy_cal_debug_info[29]~reg0.CLK
phy_clk => phy_cal_debug_info[30]~reg0.CLK
phy_clk => phy_cal_debug_info[31]~reg0.CLK
phy_clk => phy_cal_fail~reg0.CLK
phy_clk => phy_cal_success~reg0.CLK
phy_clk => phy_mux_sel~reg0.CLK
phy_clk => phy_reset_mem_stable~reg0.CLK
phy_clk => phy_read_fifo_reset[0]~reg0.CLK
phy_clk => phy_read_fifo_reset[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_qr[0]~reg0.CLK
phy_clk => phy_read_increment_vfifo_qr[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_hr[0]~reg0.CLK
phy_clk => phy_read_increment_vfifo_hr[1]~reg0.CLK
phy_clk => phy_read_increment_vfifo_fr_pre_combined[0].CLK
phy_clk => phy_read_increment_vfifo_fr_pre_combined[1].CLK
phy_clk => phy_done.CLK
phy_clk => state_phy_curr~3.DATAIN
phy_reset_n => phy_read_latency_counter[0]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[1]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[2]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[3]~reg0.ACLR
phy_reset_n => phy_read_latency_counter[4]~reg0.ACLR
phy_reset_n => phy_afi_wlat[0]~reg0.ACLR
phy_reset_n => phy_afi_wlat[1]~reg0.ACLR
phy_reset_n => phy_afi_wlat[2]~reg0.ACLR
phy_reset_n => phy_afi_wlat[3]~reg0.ACLR
phy_reset_n => phy_afi_wlat[4]~reg0.ACLR
phy_reset_n => phy_afi_wlat[5]~reg0.ACLR
phy_reset_n => phy_afi_rlat[0]~reg0.ACLR
phy_reset_n => phy_afi_rlat[1]~reg0.ACLR
phy_reset_n => phy_afi_rlat[2]~reg0.ACLR
phy_reset_n => phy_afi_rlat[3]~reg0.ACLR
phy_reset_n => phy_afi_rlat[4]~reg0.ACLR
phy_reset_n => phy_afi_rlat[5]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[0]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[1]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[2]~reg0.ACLR
phy_reset_n => phy_write_fr_cycle_shifts[3]~reg0.ACLR
phy_reset_n => phy_vfifo_rd_en_override[0]~reg0.ACLR
phy_reset_n => phy_vfifo_rd_en_override[1]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[0]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[1]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[2]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[3]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[4]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[5]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[6]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[7]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[8]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[9]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[10]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[11]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[12]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[13]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[14]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[15]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[16]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[17]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[18]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[19]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[20]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[21]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[22]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[23]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[24]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[25]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[26]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[27]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[28]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[29]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[30]~reg0.ACLR
phy_reset_n => phy_cal_debug_info[31]~reg0.ACLR
phy_reset_n => phy_cal_fail~reg0.ACLR
phy_reset_n => phy_cal_success~reg0.ACLR
phy_reset_n => phy_mux_sel~reg0.PRESET
phy_reset_n => phy_reset_mem_stable~reg0.ACLR
phy_reset_n => phy_read_fifo_reset[0]~reg0.ACLR
phy_reset_n => phy_read_fifo_reset[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_qr[0]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_qr[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_hr[0]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_hr[1]~reg0.ACLR
phy_reset_n => phy_read_increment_vfifo_fr_pre_combined[0].ACLR
phy_reset_n => phy_read_increment_vfifo_fr_pre_combined[1].ACLR
phy_reset_n => phy_done.ACLR
phy_reset_n => state_phy_curr~5.DATAIN
phy_read_latency_counter[0] <= phy_read_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[1] <= phy_read_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[2] <= phy_read_latency_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[3] <= phy_read_latency_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_latency_counter[4] <= phy_read_latency_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_fr[0] <= phy_read_increment_vfifo_fr[0].DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_fr[1] <= phy_read_increment_vfifo_fr[1].DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_hr[0] <= phy_read_increment_vfifo_hr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_hr[1] <= phy_read_increment_vfifo_hr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_qr[0] <= phy_read_increment_vfifo_qr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_increment_vfifo_qr[1] <= phy_read_increment_vfifo_qr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_reset_mem_stable <= phy_reset_mem_stable~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[0] <= phy_afi_wlat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[1] <= phy_afi_wlat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[2] <= phy_afi_wlat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[3] <= phy_afi_wlat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[4] <= phy_afi_wlat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_wlat[5] <= phy_afi_wlat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[0] <= phy_afi_rlat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[1] <= phy_afi_rlat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[2] <= phy_afi_rlat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[3] <= phy_afi_rlat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[4] <= phy_afi_rlat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_afi_rlat[5] <= phy_afi_rlat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_mux_sel <= phy_mux_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_success <= phy_cal_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_fail <= phy_cal_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[0] <= phy_cal_debug_info[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[1] <= phy_cal_debug_info[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[2] <= phy_cal_debug_info[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[3] <= phy_cal_debug_info[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[4] <= phy_cal_debug_info[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[5] <= phy_cal_debug_info[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[6] <= phy_cal_debug_info[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[7] <= phy_cal_debug_info[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[8] <= phy_cal_debug_info[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[9] <= phy_cal_debug_info[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[10] <= phy_cal_debug_info[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[11] <= phy_cal_debug_info[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[12] <= phy_cal_debug_info[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[13] <= phy_cal_debug_info[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[14] <= phy_cal_debug_info[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[15] <= phy_cal_debug_info[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[16] <= phy_cal_debug_info[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[17] <= phy_cal_debug_info[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[18] <= phy_cal_debug_info[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[19] <= phy_cal_debug_info[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[20] <= phy_cal_debug_info[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[21] <= phy_cal_debug_info[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[22] <= phy_cal_debug_info[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[23] <= phy_cal_debug_info[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[24] <= phy_cal_debug_info[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[25] <= phy_cal_debug_info[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[26] <= phy_cal_debug_info[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[27] <= phy_cal_debug_info[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[28] <= phy_cal_debug_info[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[29] <= phy_cal_debug_info[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[30] <= phy_cal_debug_info[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_cal_debug_info[31] <= phy_cal_debug_info[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_reset[0] <= phy_read_fifo_reset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_reset[1] <= phy_read_fifo_reset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_vfifo_rd_en_override[0] <= phy_vfifo_rd_en_override[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_vfifo_rd_en_override[1] <= phy_vfifo_rd_en_override[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_read_fifo_q[0] => ~NO_FANOUT~
phy_read_fifo_q[1] => ~NO_FANOUT~
phy_read_fifo_q[2] => ~NO_FANOUT~
phy_read_fifo_q[3] => ~NO_FANOUT~
phy_read_fifo_q[4] => ~NO_FANOUT~
phy_read_fifo_q[5] => ~NO_FANOUT~
phy_read_fifo_q[6] => ~NO_FANOUT~
phy_read_fifo_q[7] => ~NO_FANOUT~
phy_read_fifo_q[8] => ~NO_FANOUT~
phy_read_fifo_q[9] => ~NO_FANOUT~
phy_read_fifo_q[10] => ~NO_FANOUT~
phy_read_fifo_q[11] => ~NO_FANOUT~
phy_read_fifo_q[12] => ~NO_FANOUT~
phy_read_fifo_q[13] => ~NO_FANOUT~
phy_read_fifo_q[14] => ~NO_FANOUT~
phy_read_fifo_q[15] => ~NO_FANOUT~
phy_read_fifo_q[16] => ~NO_FANOUT~
phy_read_fifo_q[17] => ~NO_FANOUT~
phy_read_fifo_q[18] => ~NO_FANOUT~
phy_read_fifo_q[19] => ~NO_FANOUT~
phy_read_fifo_q[20] => ~NO_FANOUT~
phy_read_fifo_q[21] => ~NO_FANOUT~
phy_read_fifo_q[22] => ~NO_FANOUT~
phy_read_fifo_q[23] => ~NO_FANOUT~
phy_read_fifo_q[24] => ~NO_FANOUT~
phy_read_fifo_q[25] => ~NO_FANOUT~
phy_read_fifo_q[26] => ~NO_FANOUT~
phy_read_fifo_q[27] => ~NO_FANOUT~
phy_read_fifo_q[28] => ~NO_FANOUT~
phy_read_fifo_q[29] => ~NO_FANOUT~
phy_read_fifo_q[30] => ~NO_FANOUT~
phy_read_fifo_q[31] => ~NO_FANOUT~
phy_read_fifo_q[32] => ~NO_FANOUT~
phy_read_fifo_q[33] => ~NO_FANOUT~
phy_read_fifo_q[34] => ~NO_FANOUT~
phy_read_fifo_q[35] => ~NO_FANOUT~
phy_read_fifo_q[36] => ~NO_FANOUT~
phy_read_fifo_q[37] => ~NO_FANOUT~
phy_read_fifo_q[38] => ~NO_FANOUT~
phy_read_fifo_q[39] => ~NO_FANOUT~
phy_read_fifo_q[40] => ~NO_FANOUT~
phy_read_fifo_q[41] => ~NO_FANOUT~
phy_read_fifo_q[42] => ~NO_FANOUT~
phy_read_fifo_q[43] => ~NO_FANOUT~
phy_read_fifo_q[44] => ~NO_FANOUT~
phy_read_fifo_q[45] => ~NO_FANOUT~
phy_read_fifo_q[46] => ~NO_FANOUT~
phy_read_fifo_q[47] => ~NO_FANOUT~
phy_read_fifo_q[48] => ~NO_FANOUT~
phy_read_fifo_q[49] => ~NO_FANOUT~
phy_read_fifo_q[50] => ~NO_FANOUT~
phy_read_fifo_q[51] => ~NO_FANOUT~
phy_read_fifo_q[52] => ~NO_FANOUT~
phy_read_fifo_q[53] => ~NO_FANOUT~
phy_read_fifo_q[54] => ~NO_FANOUT~
phy_read_fifo_q[55] => ~NO_FANOUT~
phy_read_fifo_q[56] => ~NO_FANOUT~
phy_read_fifo_q[57] => ~NO_FANOUT~
phy_read_fifo_q[58] => ~NO_FANOUT~
phy_read_fifo_q[59] => ~NO_FANOUT~
phy_read_fifo_q[60] => ~NO_FANOUT~
phy_read_fifo_q[61] => ~NO_FANOUT~
phy_read_fifo_q[62] => ~NO_FANOUT~
phy_read_fifo_q[63] => ~NO_FANOUT~
phy_write_fr_cycle_shifts[0] <= phy_write_fr_cycle_shifts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[1] <= phy_write_fr_cycle_shifts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[2] <= phy_write_fr_cycle_shifts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phy_write_fr_cycle_shifts[3] <= phy_write_fr_cycle_shifts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
calib_skip_steps[0] => ~NO_FANOUT~
calib_skip_steps[1] => ~NO_FANOUT~
calib_skip_steps[2] => ~NO_FANOUT~
calib_skip_steps[3] => ~NO_FANOUT~
calib_skip_steps[4] => ~NO_FANOUT~
calib_skip_steps[5] => ~NO_FANOUT~
calib_skip_steps[6] => ~NO_FANOUT~
calib_skip_steps[7] => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst
avl_clk => avl_read_r.CLK
avl_clk => avl_readdata_r[0].CLK
avl_clk => avl_readdata_r[1].CLK
avl_clk => avl_readdata_r[2].CLK
avl_clk => avl_readdata_r[3].CLK
avl_clk => avl_readdata_r[4].CLK
avl_clk => avl_readdata_r[5].CLK
avl_clk => avl_readdata_r[6].CLK
avl_clk => avl_readdata_r[7].CLK
avl_clk => avl_readdata_r[8].CLK
avl_clk => avl_readdata_r[9].CLK
avl_clk => avl_readdata_r[10].CLK
avl_clk => avl_readdata_r[11].CLK
avl_clk => avl_readdata_r[12].CLK
avl_clk => avl_readdata_r[13].CLK
avl_clk => avl_readdata_r[14].CLK
avl_clk => avl_readdata_r[15].CLK
avl_clk => avl_readdata_r[16].CLK
avl_clk => avl_readdata_r[17].CLK
avl_clk => avl_readdata_r[18].CLK
avl_clk => avl_readdata_r[19].CLK
avl_clk => avl_readdata_r[20].CLK
avl_clk => avl_readdata_r[21].CLK
avl_clk => avl_readdata_r[22].CLK
avl_clk => avl_readdata_r[23].CLK
avl_clk => avl_readdata_r[24].CLK
avl_clk => avl_readdata_r[25].CLK
avl_clk => avl_readdata_r[26].CLK
avl_clk => avl_readdata_r[27].CLK
avl_clk => avl_readdata_r[28].CLK
avl_clk => avl_readdata_r[29].CLK
avl_clk => avl_readdata_r[30].CLK
avl_clk => avl_readdata_r[31].CLK
avl_clk => state_avl_curr~3.DATAIN
avl_reset_n => avl_readdata_r[0].ACLR
avl_reset_n => avl_readdata_r[1].ACLR
avl_reset_n => avl_readdata_r[2].ACLR
avl_reset_n => avl_readdata_r[3].ACLR
avl_reset_n => avl_readdata_r[4].ACLR
avl_reset_n => avl_readdata_r[5].ACLR
avl_reset_n => avl_readdata_r[6].ACLR
avl_reset_n => avl_readdata_r[7].ACLR
avl_reset_n => avl_readdata_r[8].ACLR
avl_reset_n => avl_readdata_r[9].ACLR
avl_reset_n => avl_readdata_r[10].ACLR
avl_reset_n => avl_readdata_r[11].ACLR
avl_reset_n => avl_readdata_r[12].ACLR
avl_reset_n => avl_readdata_r[13].ACLR
avl_reset_n => avl_readdata_r[14].ACLR
avl_reset_n => avl_readdata_r[15].ACLR
avl_reset_n => avl_readdata_r[16].ACLR
avl_reset_n => avl_readdata_r[17].ACLR
avl_reset_n => avl_readdata_r[18].ACLR
avl_reset_n => avl_readdata_r[19].ACLR
avl_reset_n => avl_readdata_r[20].ACLR
avl_reset_n => avl_readdata_r[21].ACLR
avl_reset_n => avl_readdata_r[22].ACLR
avl_reset_n => avl_readdata_r[23].ACLR
avl_reset_n => avl_readdata_r[24].ACLR
avl_reset_n => avl_readdata_r[25].ACLR
avl_reset_n => avl_readdata_r[26].ACLR
avl_reset_n => avl_readdata_r[27].ACLR
avl_reset_n => avl_readdata_r[28].ACLR
avl_reset_n => avl_readdata_r[29].ACLR
avl_reset_n => avl_readdata_r[30].ACLR
avl_reset_n => avl_readdata_r[31].ACLR
avl_reset_n => state_avl_curr~5.DATAIN
avl_address[0] => Equal0.IN11
avl_address[1] => Equal0.IN10
avl_address[2] => Equal0.IN9
avl_address[3] => Equal0.IN8
avl_address[4] => Equal0.IN7
avl_address[5] => Equal0.IN6
avl_address[6] => ~NO_FANOUT~
avl_address[7] => ~NO_FANOUT~
avl_address[8] => ~NO_FANOUT~
avl_address[9] => ~NO_FANOUT~
avl_address[10] => ~NO_FANOUT~
avl_address[11] => ~NO_FANOUT~
avl_address[12] => ~NO_FANOUT~
avl_write => always0.IN0
avl_writedata[0] => ~NO_FANOUT~
avl_writedata[1] => ~NO_FANOUT~
avl_writedata[2] => ~NO_FANOUT~
avl_writedata[3] => ~NO_FANOUT~
avl_writedata[4] => ~NO_FANOUT~
avl_writedata[5] => ~NO_FANOUT~
avl_writedata[6] => ~NO_FANOUT~
avl_writedata[7] => ~NO_FANOUT~
avl_writedata[8] => ~NO_FANOUT~
avl_writedata[9] => ~NO_FANOUT~
avl_writedata[10] => ~NO_FANOUT~
avl_writedata[11] => ~NO_FANOUT~
avl_writedata[12] => ~NO_FANOUT~
avl_writedata[13] => ~NO_FANOUT~
avl_writedata[14] => ~NO_FANOUT~
avl_writedata[15] => ~NO_FANOUT~
avl_writedata[16] => ~NO_FANOUT~
avl_writedata[17] => ~NO_FANOUT~
avl_writedata[18] => ~NO_FANOUT~
avl_writedata[19] => ~NO_FANOUT~
avl_writedata[20] => ~NO_FANOUT~
avl_writedata[21] => ~NO_FANOUT~
avl_writedata[22] => ~NO_FANOUT~
avl_writedata[23] => ~NO_FANOUT~
avl_writedata[24] => ~NO_FANOUT~
avl_writedata[25] => ~NO_FANOUT~
avl_writedata[26] => ~NO_FANOUT~
avl_writedata[27] => ~NO_FANOUT~
avl_writedata[28] => ~NO_FANOUT~
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
avl_read => state_avl_curr.OUTPUTSELECT
avl_read => state_avl_curr.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata_r.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_readdata.OUTPUTSELECT
avl_read => avl_waitrequest.IN1
avl_read => avl_read_r.DATAIN
avl_read => always0.IN1
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= avl_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => avl_reset_n.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_write => avl_write.IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_read => avl_read.IN1
avl_readdata[0] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[1] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[2] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[3] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[4] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[5] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[6] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[7] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[8] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[9] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[10] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[11] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[12] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[13] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[14] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[15] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[16] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[17] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[18] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[19] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[20] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[21] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[22] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[23] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[24] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[25] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[26] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[27] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[28] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[29] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[30] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_readdata[31] <= rw_manager_generic:rw_mgr_inst.avl_readdata
avl_waitrequest <= rw_manager_generic:rw_mgr_inst.avl_waitrequest
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_addr[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[4] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[5] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[6] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[7] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[8] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[9] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[10] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[11] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[12] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[13] <= <GND>
afi_addr[14] <= <GND>
afi_addr[15] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[16] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[17] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[18] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[19] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[20] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[21] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[22] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[23] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[24] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[25] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[26] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[27] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_addr[28] <= <GND>
afi_addr[29] <= <GND>
afi_ba[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[4] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ba[5] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cs_n[0] <= rw_manager_generic:rw_mgr_inst.ac_masked_bus
afi_cs_n[1] <= rw_manager_generic:rw_mgr_inst.ac_masked_bus
afi_cke[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cke[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_odt[0] <= rw_manager_generic:rw_mgr_inst.afi_odt
afi_odt[1] <= rw_manager_generic:rw_mgr_inst.afi_odt
afi_ras_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_ras_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cas_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_cas_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_we_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_we_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dqs_burst[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rst_n[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rst_n[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata[0] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[1] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[2] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[3] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[4] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[5] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[6] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[7] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[8] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[9] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[10] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[11] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[12] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[13] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[14] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[15] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[16] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[17] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[18] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[19] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[20] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[21] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[22] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[23] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[24] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[25] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[26] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[27] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[28] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[29] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[30] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[31] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[32] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[33] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[34] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[35] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[36] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[37] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[38] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[39] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[40] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[41] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[42] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[43] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[44] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[45] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[46] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[47] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[48] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[49] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[50] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[51] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[52] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[53] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[54] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[55] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[56] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[57] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[58] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[59] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[60] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[61] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[62] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata[63] <= rw_manager_generic:rw_mgr_inst.afi_wdata
afi_wdata_valid[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[2] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_wdata_valid[3] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_dm[0] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[1] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[2] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[3] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[4] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[5] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[6] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_dm[7] <= rw_manager_generic:rw_mgr_inst.afi_dm
afi_rdata_en[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en_full[0] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata_en_full[1] <= rw_manager_generic:rw_mgr_inst.ac_bus
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => ~NO_FANOUT~
afi_wrank[0] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[1] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[2] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_wrank[3] <= rw_manager_generic:rw_mgr_inst.afi_wrank
afi_rrank[0] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[1] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[2] <= rw_manager_generic:rw_mgr_inst.afi_rrank
afi_rrank[3] <= rw_manager_generic:rw_mgr_inst.afi_rrank
csr_clk => csr_clk.IN1
csr_ena => csr_ena.IN1
csr_dout_phy => csr_dout_phy.IN1
csr_dout <= rw_manager_generic:rw_mgr_inst.csr_dout


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst
avl_clk => avl_clk.IN1
avl_reset_n => avl_reset_n.IN1
avl_address[0] => avl_address_avl[0].DATAIN
avl_address[1] => avl_address_avl[1].DATAIN
avl_address[2] => avl_address_avl[2].DATAIN
avl_address[3] => avl_address_avl[3].DATAIN
avl_address[4] => avl_address_avl[4].DATAIN
avl_address[5] => avl_address_avl[5].DATAIN
avl_address[6] => avl_address_avl[6].DATAIN
avl_address[7] => avl_address_avl[7].DATAIN
avl_address[8] => avl_address_avl[8].DATAIN
avl_address[9] => avl_address_avl[9].DATAIN
avl_address[10] => avl_address_avl[10].DATAIN
avl_address[11] => avl_address_avl[11].DATAIN
avl_address[12] => avl_address_avl[12].DATAIN
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => state.OUTPUTSELECT
avl_write => always2.IN0
avl_write => avl_wr_r.DATAIN
avl_writedata[0] => avl_writedata_avl[0].DATAIN
avl_writedata[1] => avl_writedata_avl[1].DATAIN
avl_writedata[2] => avl_writedata_avl[2].DATAIN
avl_writedata[3] => avl_writedata_avl[3].DATAIN
avl_writedata[4] => avl_writedata_avl[4].DATAIN
avl_writedata[5] => avl_writedata_avl[5].DATAIN
avl_writedata[6] => avl_writedata_avl[6].DATAIN
avl_writedata[7] => avl_writedata_avl[7].DATAIN
avl_writedata[8] => avl_writedata_avl[8].DATAIN
avl_writedata[9] => avl_writedata_avl[9].DATAIN
avl_writedata[10] => avl_writedata_avl[10].DATAIN
avl_writedata[11] => avl_writedata_avl[11].DATAIN
avl_writedata[12] => avl_writedata_avl[12].DATAIN
avl_writedata[13] => avl_writedata_avl[13].DATAIN
avl_writedata[14] => avl_writedata_avl[14].DATAIN
avl_writedata[15] => avl_writedata_avl[15].DATAIN
avl_writedata[16] => avl_writedata_avl[16].DATAIN
avl_writedata[17] => avl_writedata_avl[17].DATAIN
avl_writedata[18] => avl_writedata_avl[18].DATAIN
avl_writedata[19] => avl_writedata_avl[19].DATAIN
avl_writedata[20] => avl_writedata_avl[20].DATAIN
avl_writedata[21] => avl_writedata_avl[21].DATAIN
avl_writedata[22] => avl_writedata_avl[22].DATAIN
avl_writedata[23] => avl_writedata_avl[23].DATAIN
avl_writedata[24] => avl_writedata_avl[24].DATAIN
avl_writedata[25] => avl_writedata_avl[25].DATAIN
avl_writedata[26] => avl_writedata_avl[26].DATAIN
avl_writedata[27] => avl_writedata_avl[27].DATAIN
avl_writedata[28] => avl_writedata_avl[28].DATAIN
avl_writedata[29] => avl_writedata_avl[29].DATAIN
avl_writedata[30] => avl_writedata_avl[30].DATAIN
avl_writedata[31] => avl_writedata_avl[31].DATAIN
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => state.OUTPUTSELECT
avl_read => always2.IN1
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_readdata_raw.OUTPUTSELECT
avl_read => avl_rd_r.DATAIN
avl_readdata[0] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata_raw.DB_MAX_OUTPUT_PORT_TYPE
avl_waitrequest <= always2.DB_MAX_OUTPUT_PORT_TYPE
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_wdata[0] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[1] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[2] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[3] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[4] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[5] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[6] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[7] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[8] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[9] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[10] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[11] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[12] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[13] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[14] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[15] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[16] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[17] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[18] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[19] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[20] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[21] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[22] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[23] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[24] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[25] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[26] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[27] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[28] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[29] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[30] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[31] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[32] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[33] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[34] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[35] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[36] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[37] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[38] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[39] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[40] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[41] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[42] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[43] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[44] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[45] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[46] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[47] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[48] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[49] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[50] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[51] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[52] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[53] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[54] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[55] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[56] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[57] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[58] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[59] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[60] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[61] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[62] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_wdata[63] <= rw_manager_core:rw_mgr_core_inst.afi_wdata
afi_dm[0] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[1] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[2] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[3] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[4] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[5] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[6] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_dm[7] <= rw_manager_core:rw_mgr_core_inst.afi_dm
afi_odt[0] <= rw_manager_core:rw_mgr_core_inst.afi_odt
afi_odt[1] <= rw_manager_core:rw_mgr_core_inst.afi_odt
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid => afi_rdata_valid.IN1
afi_wrank[0] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[1] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[2] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_wrank[3] <= rw_manager_core:rw_mgr_core_inst.afi_wrank
afi_rrank[0] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[1] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[2] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
afi_rrank[3] <= rw_manager_core:rw_mgr_core_inst.afi_rrank
ac_masked_bus[0] <= rw_manager_core:rw_mgr_core_inst.ac_masked_bus
ac_masked_bus[1] <= rw_manager_core:rw_mgr_core_inst.ac_masked_bus
ac_bus[0] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[1] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[2] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[3] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[4] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[5] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[6] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[7] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[8] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[9] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[10] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[11] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[12] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[13] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[14] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[15] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[16] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[17] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[18] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[19] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[20] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[21] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[22] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[23] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[24] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[25] <= rw_manager_core:rw_mgr_core_inst.ac_bus
ac_bus[26] <= rw_manager_core:rw_mgr_core_inst.ac_bus
csr_clk => csr_clk.IN1
csr_ena => csr_ena.IN1
csr_dout_phy => csr_dout_phy.IN1
csr_dout <= rw_manager_core:rw_mgr_core_inst.csr_dout


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst
avl_clk => ~NO_FANOUT~
avl_reset_n => ~NO_FANOUT~
avl_address[0] => avl_address_afi[0].DATAIN
avl_address[1] => avl_address_afi[1].DATAIN
avl_address[2] => avl_address_afi[2].DATAIN
avl_address[3] => avl_address_afi[3].DATAIN
avl_address[4] => avl_address_afi[4].DATAIN
avl_address[5] => avl_address_afi[5].DATAIN
avl_address[6] => avl_address_afi[6].DATAIN
avl_address[7] => avl_address_afi[7].DATAIN
avl_address[8] => avl_address_afi[8].DATAIN
avl_address[9] => avl_address_afi[9].DATAIN
avl_address[10] => avl_address_afi[10].DATAIN
avl_address[11] => avl_address_afi[11].DATAIN
avl_address[12] => avl_address_afi[12].DATAIN
avl_readdata[0] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[1] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[2] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[3] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[4] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[5] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[6] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[7] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[8] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[9] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[10] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[11] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[12] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[13] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[14] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[15] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[16] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[17] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[18] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[19] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[20] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[21] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[22] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[23] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[24] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[25] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[26] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[27] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[28] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[29] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[30] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_readdata[31] <= avl_readdata.DB_MAX_OUTPUT_PORT_TYPE
avl_writedata[0] => avl_writedata_afi[0].DATAIN
avl_writedata[1] => avl_writedata_afi[1].DATAIN
avl_writedata[2] => avl_writedata_afi[2].DATAIN
avl_writedata[3] => avl_writedata_afi[3].DATAIN
avl_writedata[4] => avl_writedata_afi[4].DATAIN
avl_writedata[5] => avl_writedata_afi[5].DATAIN
avl_writedata[6] => avl_writedata_afi[6].DATAIN
avl_writedata[7] => avl_writedata_afi[7].DATAIN
avl_writedata[8] => avl_writedata_afi[8].DATAIN
avl_writedata[9] => avl_writedata_afi[9].DATAIN
avl_writedata[10] => avl_writedata_afi[10].DATAIN
avl_writedata[11] => avl_writedata_afi[11].DATAIN
avl_writedata[12] => avl_writedata_afi[12].DATAIN
avl_writedata[13] => avl_writedata_afi[13].DATAIN
avl_writedata[14] => avl_writedata_afi[14].DATAIN
avl_writedata[15] => avl_writedata_afi[15].DATAIN
avl_writedata[16] => avl_writedata_afi[16].DATAIN
avl_writedata[17] => avl_writedata_afi[17].DATAIN
avl_writedata[18] => avl_writedata_afi[18].DATAIN
avl_writedata[19] => avl_writedata_afi[19].DATAIN
avl_writedata[20] => avl_writedata_afi[20].DATAIN
avl_writedata[21] => avl_writedata_afi[21].DATAIN
avl_writedata[22] => avl_writedata_afi[22].DATAIN
avl_writedata[23] => avl_writedata_afi[23].DATAIN
avl_writedata[24] => avl_writedata_afi[24].DATAIN
avl_writedata[25] => avl_writedata_afi[25].DATAIN
avl_writedata[26] => avl_writedata_afi[26].DATAIN
avl_writedata[27] => avl_writedata_afi[27].DATAIN
avl_writedata[28] => avl_writedata_afi[28].DATAIN
avl_writedata[29] => ~NO_FANOUT~
avl_writedata[30] => ~NO_FANOUT~
avl_writedata[31] => ~NO_FANOUT~
afi_clk => afi_clk.IN6
afi_reset_n => comb.IN1
afi_reset_n => dm_data_r[0].ACLR
afi_reset_n => dm_data_r[1].ACLR
afi_reset_n => dm_data_r[2].ACLR
afi_reset_n => dm_data_r[3].ACLR
afi_reset_n => do_data_r[0].ACLR
afi_reset_n => do_data_r[1].ACLR
afi_reset_n => do_data_r[2].ACLR
afi_reset_n => do_data_r[3].ACLR
afi_reset_n => do_data_r[4].ACLR
afi_reset_n => do_data_r[5].ACLR
afi_reset_n => do_data_r[6].ACLR
afi_reset_n => do_data_r[7].ACLR
afi_reset_n => do_data_r[8].ACLR
afi_reset_n => do_data_r[9].ACLR
afi_reset_n => do_data_r[10].ACLR
afi_reset_n => do_data_r[11].ACLR
afi_reset_n => do_data_r[12].ACLR
afi_reset_n => do_data_r[13].ACLR
afi_reset_n => do_data_r[14].ACLR
afi_reset_n => do_data_r[15].ACLR
afi_reset_n => do_data_r[16].ACLR
afi_reset_n => do_data_r[17].ACLR
afi_reset_n => do_data_r[18].ACLR
afi_reset_n => do_data_r[19].ACLR
afi_reset_n => do_data_r[20].ACLR
afi_reset_n => do_data_r[21].ACLR
afi_reset_n => do_data_r[22].ACLR
afi_reset_n => do_data_r[23].ACLR
afi_reset_n => do_data_r[24].ACLR
afi_reset_n => do_data_r[25].ACLR
afi_reset_n => do_data_r[26].ACLR
afi_reset_n => do_data_r[27].ACLR
afi_reset_n => do_data_r[28].ACLR
afi_reset_n => do_data_r[29].ACLR
afi_reset_n => do_data_r[30].ACLR
afi_reset_n => do_data_r[31].ACLR
afi_reset_n => r_wn_r.ACLR
afi_reset_n => cmd_write_afi.ACLR
afi_reset_n => cmd_read_afi.ACLR
afi_reset_n => avl_address_afi[0].ACLR
afi_reset_n => avl_address_afi[1].ACLR
afi_reset_n => avl_address_afi[2].ACLR
afi_reset_n => avl_address_afi[3].ACLR
afi_reset_n => avl_address_afi[4].ACLR
afi_reset_n => avl_address_afi[5].ACLR
afi_reset_n => avl_address_afi[6].ACLR
afi_reset_n => avl_address_afi[7].ACLR
afi_reset_n => avl_address_afi[8].ACLR
afi_reset_n => avl_address_afi[9].ACLR
afi_reset_n => avl_address_afi[10].ACLR
afi_reset_n => avl_address_afi[11].ACLR
afi_reset_n => avl_address_afi[12].ACLR
afi_reset_n => avl_writedata_afi[0].ACLR
afi_reset_n => avl_writedata_afi[1].ACLR
afi_reset_n => avl_writedata_afi[2].ACLR
afi_reset_n => avl_writedata_afi[3].ACLR
afi_reset_n => avl_writedata_afi[4].ACLR
afi_reset_n => avl_writedata_afi[5].ACLR
afi_reset_n => avl_writedata_afi[6].ACLR
afi_reset_n => avl_writedata_afi[7].ACLR
afi_reset_n => avl_writedata_afi[8].ACLR
afi_reset_n => avl_writedata_afi[9].ACLR
afi_reset_n => avl_writedata_afi[10].ACLR
afi_reset_n => avl_writedata_afi[11].ACLR
afi_reset_n => avl_writedata_afi[12].ACLR
afi_reset_n => avl_writedata_afi[13].ACLR
afi_reset_n => avl_writedata_afi[14].ACLR
afi_reset_n => avl_writedata_afi[15].ACLR
afi_reset_n => avl_writedata_afi[16].ACLR
afi_reset_n => avl_writedata_afi[17].ACLR
afi_reset_n => avl_writedata_afi[18].ACLR
afi_reset_n => avl_writedata_afi[19].ACLR
afi_reset_n => avl_writedata_afi[20].ACLR
afi_reset_n => avl_writedata_afi[21].ACLR
afi_reset_n => avl_writedata_afi[22].ACLR
afi_reset_n => avl_writedata_afi[23].ACLR
afi_reset_n => avl_writedata_afi[24].ACLR
afi_reset_n => avl_writedata_afi[25].ACLR
afi_reset_n => avl_writedata_afi[26].ACLR
afi_reset_n => avl_writedata_afi[27].ACLR
afi_reset_n => avl_writedata_afi[28].ACLR
afi_reset_n => di_buffer_clear.PRESET
afi_reset_n => cmd_reset_r.ACLR
afi_reset_n => active_rank[0].ACLR
afi_reset_n => odt_1_mask[0].ACLR
afi_reset_n => odt_0_mask[0].ACLR
afi_reset_n => cs_mask[0].ACLR
afi_reset_n => cs_mask[1].ACLR
afi_reset_n => cs_mask[2].ACLR
afi_reset_n => cs_mask[3].ACLR
afi_reset_n => cs_mask[4].ACLR
afi_reset_n => cs_mask[5].ACLR
afi_reset_n => cs_mask[6].ACLR
afi_reset_n => cs_mask[7].ACLR
afi_reset_n => PC[0].ACLR
afi_reset_n => PC[1].ACLR
afi_reset_n => PC[2].ACLR
afi_reset_n => PC[3].ACLR
afi_reset_n => PC[4].ACLR
afi_reset_n => PC[5].ACLR
afi_reset_n => PC[6].ACLR
afi_reset_n => di_buffer_write_address[0].ACLR
afi_reset_n => di_buffer_write_address[1].ACLR
afi_reset_n => loopback_mode.ACLR
afi_reset_n => group_mode.ACLR
afi_reset_n => afi_rdata_valid_r.ACLR
afi_reset_n => DI_mux_r[0].ACLR
afi_reset_n => DI_mux_r[1].ACLR
afi_reset_n => DI_mux_r[2].ACLR
afi_reset_n => DI_mux_r[3].ACLR
afi_reset_n => DI_mux_r[4].ACLR
afi_reset_n => DI_mux_r[5].ACLR
afi_reset_n => DI_mux_r[6].ACLR
afi_reset_n => DI_mux_r[7].ACLR
afi_reset_n => DI_mux_r[8].ACLR
afi_reset_n => DI_mux_r[9].ACLR
afi_reset_n => DI_mux_r[10].ACLR
afi_reset_n => DI_mux_r[11].ACLR
afi_reset_n => DI_mux_r[12].ACLR
afi_reset_n => DI_mux_r[13].ACLR
afi_reset_n => DI_mux_r[14].ACLR
afi_reset_n => DI_mux_r[15].ACLR
afi_reset_n => DI_mux_r[16].ACLR
afi_reset_n => DI_mux_r[17].ACLR
afi_reset_n => DI_mux_r[18].ACLR
afi_reset_n => DI_mux_r[19].ACLR
afi_reset_n => DI_mux_r[20].ACLR
afi_reset_n => DI_mux_r[21].ACLR
afi_reset_n => DI_mux_r[22].ACLR
afi_reset_n => DI_mux_r[23].ACLR
afi_reset_n => DI_mux_r[24].ACLR
afi_reset_n => DI_mux_r[25].ACLR
afi_reset_n => DI_mux_r[26].ACLR
afi_reset_n => DI_mux_r[27].ACLR
afi_reset_n => DI_mux_r[28].ACLR
afi_reset_n => DI_mux_r[29].ACLR
afi_reset_n => DI_mux_r[30].ACLR
afi_reset_n => DI_mux_r[31].ACLR
afi_reset_n => state~5.DATAIN
afi_wdata[0] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[1] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[2] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[3] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[4] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[5] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[6] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[7] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[8] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[9] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[10] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[11] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[12] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[13] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[14] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[15] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[16] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[17] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[18] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[19] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[20] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[21] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[22] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[23] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[24] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[25] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[26] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[27] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[28] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[29] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[30] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[31] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[32] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[33] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[34] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[35] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[36] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[37] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[38] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[39] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[40] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[41] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[42] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[43] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[44] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[45] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[46] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[47] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[48] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[49] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[50] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[51] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[52] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[53] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[54] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[55] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[56] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[57] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[58] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[59] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[60] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[61] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[62] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_wdata[63] <= rw_manager_data_broadcast:data_broadcast_i.dq_data_out
afi_dm[0] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[1] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[2] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[3] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[4] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[5] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[6] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_dm[7] <= rw_manager_data_broadcast:data_broadcast_i.dm_data_out
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid => afi_rdata_valid_r.DATAIN
afi_rrank[0] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[1] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[2] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[3] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[0] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[1] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[2] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wrank[3] <= active_rank[0].DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= afi_odt.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= afi_odt.DB_MAX_OUTPUT_PORT_TYPE
ac_masked_bus[0] <= ac_masked_bus.DB_MAX_OUTPUT_PORT_TYPE
ac_masked_bus[1] <= ac_masked_bus.DB_MAX_OUTPUT_PORT_TYPE
ac_bus[0] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[1] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[2] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[3] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[4] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[5] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[6] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[7] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[8] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[9] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[10] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[11] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[12] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[13] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[14] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[15] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[16] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[17] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[18] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[19] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[20] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[21] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[22] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[23] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[24] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[25] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
ac_bus[26] <= rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i.q
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => state.OUTPUTSELECT
cmd_read => cmd_read_afi.DATAIN
cmd_write => cmd_write_afi.DATAIN
cmd_done <= cmd_done.DB_MAX_OUTPUT_PORT_TYPE
csr_clk => ~NO_FANOUT~
csr_ena => ~NO_FANOUT~
csr_dout_phy => ~NO_FANOUT~
csr_dout <= <GND>
cs_mask_export[0] <= cs_mask[0].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[1] <= cs_mask[1].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[2] <= cs_mask[2].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[3] <= cs_mask[3].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[4] <= cs_mask[4].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[5] <= cs_mask[5].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[6] <= cs_mask[6].DB_MAX_OUTPUT_PORT_TYPE
cs_mask_export[7] <= cs_mask[7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_0_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_0_export
jump_ptr_1_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_ptr_1_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_ptr_1_export
jump_cntr_0_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_0_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_0_export
jump_cntr_1_export[0] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[1] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[2] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[3] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[4] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[5] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[6] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export
jump_cntr_1_export[7] <= rw_manager_jumplogic:jumplogic_i.jump_cntr_1_export


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i
clock => clock.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => ~NO_FANOUT~
wraddress[1] => ~NO_FANOUT~
wraddress[2] => ~NO_FANOUT~
wraddress[3] => ~NO_FANOUT~
wraddress[4] => ~NO_FANOUT~
wraddress[5] => ~NO_FANOUT~
wraddress[6] => ~NO_FANOUT~
wren => ~NO_FANOUT~
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_3fu1:auto_generated.address_a[0]
address_a[1] => altsyncram_3fu1:auto_generated.address_a[1]
address_a[2] => altsyncram_3fu1:auto_generated.address_a[2]
address_a[3] => altsyncram_3fu1:auto_generated.address_a[3]
address_a[4] => altsyncram_3fu1:auto_generated.address_a[4]
address_a[5] => altsyncram_3fu1:auto_generated.address_a[5]
address_a[6] => altsyncram_3fu1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
address_b[1] => ~NO_FANOUT~
address_b[2] => ~NO_FANOUT~
address_b[3] => ~NO_FANOUT~
address_b[4] => ~NO_FANOUT~
address_b[5] => ~NO_FANOUT~
address_b[6] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3fu1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3fu1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3fu1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3fu1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3fu1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3fu1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3fu1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3fu1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3fu1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3fu1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3fu1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3fu1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3fu1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3fu1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3fu1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3fu1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3fu1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3fu1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3fu1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3fu1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3fu1:auto_generated.q_a[19]
q_b[0] <= <GND>
q_b[1] <= <GND>
q_b[2] <= <GND>
q_b[3] <= <GND>
q_b[4] <= <GND>
q_b[5] <= <GND>
q_b[6] <= <GND>
q_b[7] <= <GND>
q_b[8] <= <GND>
q_b[9] <= <GND>
q_b[10] <= <GND>
q_b[11] <= <GND>
q_b[12] <= <GND>
q_b[13] <= <GND>
q_b[14] <= <GND>
q_b[15] <= <GND>
q_b[16] <= <GND>
q_b[17] <= <GND>
q_b[18] <= <GND>
q_b[19] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated
address_a[0] => rdaddr_reg[0].DATAIN
address_a[1] => rdaddr_reg[1].DATAIN
address_a[2] => rdaddr_reg[2].DATAIN
address_a[3] => rdaddr_reg[3].DATAIN
address_a[4] => rdaddr_reg[4].DATAIN
address_a[5] => rdaddr_reg[5].DATAIN
address_a[6] => rdaddr_reg[6].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => lutrama32.CLK0
clock0 => lutrama33.CLK0
clock0 => lutrama34.CLK0
clock0 => lutrama35.CLK0
clock0 => lutrama36.CLK0
clock0 => lutrama37.CLK0
clock0 => lutrama38.CLK0
clock0 => lutrama39.CLK0
clock0 => lutrama40.CLK0
clock0 => lutrama41.CLK0
clock0 => lutrama42.CLK0
clock0 => lutrama43.CLK0
clock0 => lutrama44.CLK0
clock0 => lutrama45.CLK0
clock0 => lutrama46.CLK0
clock0 => lutrama47.CLK0
clock0 => lutrama48.CLK0
clock0 => lutrama49.CLK0
clock0 => lutrama50.CLK0
clock0 => lutrama51.CLK0
clock0 => lutrama52.CLK0
clock0 => lutrama53.CLK0
clock0 => lutrama54.CLK0
clock0 => lutrama55.CLK0
clock0 => lutrama56.CLK0
clock0 => lutrama57.CLK0
clock0 => lutrama58.CLK0
clock0 => lutrama59.CLK0
clock0 => lutrama60.CLK0
clock0 => lutrama61.CLK0
clock0 => lutrama62.CLK0
clock0 => lutrama63.CLK0
clock0 => lutrama64.CLK0
clock0 => lutrama65.CLK0
clock0 => lutrama66.CLK0
clock0 => lutrama67.CLK0
clock0 => lutrama68.CLK0
clock0 => lutrama69.CLK0
clock0 => lutrama70.CLK0
clock0 => lutrama71.CLK0
clock0 => lutrama72.CLK0
clock0 => lutrama73.CLK0
clock0 => lutrama74.CLK0
clock0 => lutrama75.CLK0
clock0 => lutrama76.CLK0
clock0 => lutrama77.CLK0
clock0 => lutrama78.CLK0
clock0 => lutrama79.CLK0
clock0 => rdaddr_reg[6].CLK
clock0 => rdaddr_reg[5].CLK
clock0 => rdaddr_reg[4].CLK
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
q_a[0] <= dataout_wire[0].DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= dataout_wire[1].DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= dataout_wire[2].DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= dataout_wire[3].DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= dataout_wire[4].DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= dataout_wire[5].DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= dataout_wire[6].DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= dataout_wire[7].DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= dataout_wire[8].DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= dataout_wire[9].DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= dataout_wire[10].DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= dataout_wire[11].DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= dataout_wire[12].DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= dataout_wire[13].DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= dataout_wire[14].DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= dataout_wire[15].DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= dataout_wire[16].DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= dataout_wire[17].DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= dataout_wire[18].DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= dataout_wire[19].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated|decode_8ka:wr_decode
data[0] => w_anode114w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode135w[1].IN0
data[0] => w_anode143w[1].IN1
data[1] => w_anode114w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode135w[2].IN1
data[1] => w_anode143w[2].IN1
enable => w_anode114w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode135w[1].IN0
enable => w_anode143w[1].IN0
eq[0] <= w_anode114w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode135w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_3fu1:auto_generated|mux_2gb:rd_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w0_n0_mux_dataout.IN1
data[21] => l1_w1_n0_mux_dataout.IN1
data[22] => l1_w2_n0_mux_dataout.IN1
data[23] => l1_w3_n0_mux_dataout.IN1
data[24] => l1_w4_n0_mux_dataout.IN1
data[25] => l1_w5_n0_mux_dataout.IN1
data[26] => l1_w6_n0_mux_dataout.IN1
data[27] => l1_w7_n0_mux_dataout.IN1
data[28] => l1_w8_n0_mux_dataout.IN1
data[29] => l1_w9_n0_mux_dataout.IN1
data[30] => l1_w10_n0_mux_dataout.IN1
data[31] => l1_w11_n0_mux_dataout.IN1
data[32] => l1_w12_n0_mux_dataout.IN1
data[33] => l1_w13_n0_mux_dataout.IN1
data[34] => l1_w14_n0_mux_dataout.IN1
data[35] => l1_w15_n0_mux_dataout.IN1
data[36] => l1_w16_n0_mux_dataout.IN1
data[37] => l1_w17_n0_mux_dataout.IN1
data[38] => l1_w18_n0_mux_dataout.IN1
data[39] => l1_w19_n0_mux_dataout.IN1
data[40] => l1_w0_n1_mux_dataout.IN1
data[41] => l1_w1_n1_mux_dataout.IN1
data[42] => l1_w2_n1_mux_dataout.IN1
data[43] => l1_w3_n1_mux_dataout.IN1
data[44] => l1_w4_n1_mux_dataout.IN1
data[45] => l1_w5_n1_mux_dataout.IN1
data[46] => l1_w6_n1_mux_dataout.IN1
data[47] => l1_w7_n1_mux_dataout.IN1
data[48] => l1_w8_n1_mux_dataout.IN1
data[49] => l1_w9_n1_mux_dataout.IN1
data[50] => l1_w10_n1_mux_dataout.IN1
data[51] => l1_w11_n1_mux_dataout.IN1
data[52] => l1_w12_n1_mux_dataout.IN1
data[53] => l1_w13_n1_mux_dataout.IN1
data[54] => l1_w14_n1_mux_dataout.IN1
data[55] => l1_w15_n1_mux_dataout.IN1
data[56] => l1_w16_n1_mux_dataout.IN1
data[57] => l1_w17_n1_mux_dataout.IN1
data[58] => l1_w18_n1_mux_dataout.IN1
data[59] => l1_w19_n1_mux_dataout.IN1
data[60] => l1_w0_n1_mux_dataout.IN1
data[61] => l1_w1_n1_mux_dataout.IN1
data[62] => l1_w2_n1_mux_dataout.IN1
data[63] => l1_w3_n1_mux_dataout.IN1
data[64] => l1_w4_n1_mux_dataout.IN1
data[65] => l1_w5_n1_mux_dataout.IN1
data[66] => l1_w6_n1_mux_dataout.IN1
data[67] => l1_w7_n1_mux_dataout.IN1
data[68] => l1_w8_n1_mux_dataout.IN1
data[69] => l1_w9_n1_mux_dataout.IN1
data[70] => l1_w10_n1_mux_dataout.IN1
data[71] => l1_w11_n1_mux_dataout.IN1
data[72] => l1_w12_n1_mux_dataout.IN1
data[73] => l1_w13_n1_mux_dataout.IN1
data[74] => l1_w14_n1_mux_dataout.IN1
data[75] => l1_w15_n1_mux_dataout.IN1
data[76] => l1_w16_n1_mux_dataout.IN1
data[77] => l1_w17_n1_mux_dataout.IN1
data[78] => l1_w18_n1_mux_dataout.IN1
data[79] => l1_w19_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component
wren_a => altsyncram_4802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4802:auto_generated.data_a[0]
data_a[1] => altsyncram_4802:auto_generated.data_a[1]
data_a[2] => altsyncram_4802:auto_generated.data_a[2]
data_a[3] => altsyncram_4802:auto_generated.data_a[3]
data_a[4] => altsyncram_4802:auto_generated.data_a[4]
data_a[5] => altsyncram_4802:auto_generated.data_a[5]
data_a[6] => altsyncram_4802:auto_generated.data_a[6]
data_a[7] => altsyncram_4802:auto_generated.data_a[7]
data_a[8] => altsyncram_4802:auto_generated.data_a[8]
data_a[9] => altsyncram_4802:auto_generated.data_a[9]
data_a[10] => altsyncram_4802:auto_generated.data_a[10]
data_a[11] => altsyncram_4802:auto_generated.data_a[11]
data_a[12] => altsyncram_4802:auto_generated.data_a[12]
data_a[13] => altsyncram_4802:auto_generated.data_a[13]
data_a[14] => altsyncram_4802:auto_generated.data_a[14]
data_a[15] => altsyncram_4802:auto_generated.data_a[15]
data_a[16] => altsyncram_4802:auto_generated.data_a[16]
data_a[17] => altsyncram_4802:auto_generated.data_a[17]
data_a[18] => altsyncram_4802:auto_generated.data_a[18]
data_a[19] => altsyncram_4802:auto_generated.data_a[19]
data_a[20] => altsyncram_4802:auto_generated.data_a[20]
data_a[21] => altsyncram_4802:auto_generated.data_a[21]
data_a[22] => altsyncram_4802:auto_generated.data_a[22]
data_a[23] => altsyncram_4802:auto_generated.data_a[23]
data_a[24] => altsyncram_4802:auto_generated.data_a[24]
data_a[25] => altsyncram_4802:auto_generated.data_a[25]
data_a[26] => altsyncram_4802:auto_generated.data_a[26]
data_a[27] => altsyncram_4802:auto_generated.data_a[27]
data_a[28] => altsyncram_4802:auto_generated.data_a[28]
data_a[29] => altsyncram_4802:auto_generated.data_a[29]
data_a[30] => altsyncram_4802:auto_generated.data_a[30]
data_a[31] => altsyncram_4802:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_4802:auto_generated.address_a[0]
address_a[1] => altsyncram_4802:auto_generated.address_a[1]
address_a[2] => altsyncram_4802:auto_generated.address_a[2]
address_a[3] => altsyncram_4802:auto_generated.address_a[3]
address_a[4] => altsyncram_4802:auto_generated.address_a[4]
address_a[5] => altsyncram_4802:auto_generated.address_a[5]
address_b[0] => altsyncram_4802:auto_generated.address_b[0]
address_b[1] => altsyncram_4802:auto_generated.address_b[1]
address_b[2] => altsyncram_4802:auto_generated.address_b[2]
address_b[3] => altsyncram_4802:auto_generated.address_b[3]
address_b[4] => altsyncram_4802:auto_generated.address_b[4]
address_b[5] => altsyncram_4802:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4802:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_4802:auto_generated.q_b[0]
q_b[1] <= altsyncram_4802:auto_generated.q_b[1]
q_b[2] <= altsyncram_4802:auto_generated.q_b[2]
q_b[3] <= altsyncram_4802:auto_generated.q_b[3]
q_b[4] <= altsyncram_4802:auto_generated.q_b[4]
q_b[5] <= altsyncram_4802:auto_generated.q_b[5]
q_b[6] <= altsyncram_4802:auto_generated.q_b[6]
q_b[7] <= altsyncram_4802:auto_generated.q_b[7]
q_b[8] <= altsyncram_4802:auto_generated.q_b[8]
q_b[9] <= altsyncram_4802:auto_generated.q_b[9]
q_b[10] <= altsyncram_4802:auto_generated.q_b[10]
q_b[11] <= altsyncram_4802:auto_generated.q_b[11]
q_b[12] <= altsyncram_4802:auto_generated.q_b[12]
q_b[13] <= altsyncram_4802:auto_generated.q_b[13]
q_b[14] <= altsyncram_4802:auto_generated.q_b[14]
q_b[15] <= altsyncram_4802:auto_generated.q_b[15]
q_b[16] <= altsyncram_4802:auto_generated.q_b[16]
q_b[17] <= altsyncram_4802:auto_generated.q_b[17]
q_b[18] <= altsyncram_4802:auto_generated.q_b[18]
q_b[19] <= altsyncram_4802:auto_generated.q_b[19]
q_b[20] <= altsyncram_4802:auto_generated.q_b[20]
q_b[21] <= altsyncram_4802:auto_generated.q_b[21]
q_b[22] <= altsyncram_4802:auto_generated.q_b[22]
q_b[23] <= altsyncram_4802:auto_generated.q_b[23]
q_b[24] <= altsyncram_4802:auto_generated.q_b[24]
q_b[25] <= altsyncram_4802:auto_generated.q_b[25]
q_b[26] <= altsyncram_4802:auto_generated.q_b[26]
q_b[27] <= altsyncram_4802:auto_generated.q_b[27]
q_b[28] <= altsyncram_4802:auto_generated.q_b[28]
q_b[29] <= altsyncram_4802:auto_generated.q_b[29]
q_b[30] <= altsyncram_4802:auto_generated.q_b[30]
q_b[31] <= altsyncram_4802:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_a[0] => lutrama32.PORTAADDR
address_a[0] => lutrama33.PORTAADDR
address_a[0] => lutrama34.PORTAADDR
address_a[0] => lutrama35.PORTAADDR
address_a[0] => lutrama36.PORTAADDR
address_a[0] => lutrama37.PORTAADDR
address_a[0] => lutrama38.PORTAADDR
address_a[0] => lutrama39.PORTAADDR
address_a[0] => lutrama40.PORTAADDR
address_a[0] => lutrama41.PORTAADDR
address_a[0] => lutrama42.PORTAADDR
address_a[0] => lutrama43.PORTAADDR
address_a[0] => lutrama44.PORTAADDR
address_a[0] => lutrama45.PORTAADDR
address_a[0] => lutrama46.PORTAADDR
address_a[0] => lutrama47.PORTAADDR
address_a[0] => lutrama48.PORTAADDR
address_a[0] => lutrama49.PORTAADDR
address_a[0] => lutrama50.PORTAADDR
address_a[0] => lutrama51.PORTAADDR
address_a[0] => lutrama52.PORTAADDR
address_a[0] => lutrama53.PORTAADDR
address_a[0] => lutrama54.PORTAADDR
address_a[0] => lutrama55.PORTAADDR
address_a[0] => lutrama56.PORTAADDR
address_a[0] => lutrama57.PORTAADDR
address_a[0] => lutrama58.PORTAADDR
address_a[0] => lutrama59.PORTAADDR
address_a[0] => lutrama60.PORTAADDR
address_a[0] => lutrama61.PORTAADDR
address_a[0] => lutrama62.PORTAADDR
address_a[0] => lutrama63.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_a[1] => lutrama26.PORTAADDR1
address_a[1] => lutrama27.PORTAADDR1
address_a[1] => lutrama28.PORTAADDR1
address_a[1] => lutrama29.PORTAADDR1
address_a[1] => lutrama30.PORTAADDR1
address_a[1] => lutrama31.PORTAADDR1
address_a[1] => lutrama32.PORTAADDR1
address_a[1] => lutrama33.PORTAADDR1
address_a[1] => lutrama34.PORTAADDR1
address_a[1] => lutrama35.PORTAADDR1
address_a[1] => lutrama36.PORTAADDR1
address_a[1] => lutrama37.PORTAADDR1
address_a[1] => lutrama38.PORTAADDR1
address_a[1] => lutrama39.PORTAADDR1
address_a[1] => lutrama40.PORTAADDR1
address_a[1] => lutrama41.PORTAADDR1
address_a[1] => lutrama42.PORTAADDR1
address_a[1] => lutrama43.PORTAADDR1
address_a[1] => lutrama44.PORTAADDR1
address_a[1] => lutrama45.PORTAADDR1
address_a[1] => lutrama46.PORTAADDR1
address_a[1] => lutrama47.PORTAADDR1
address_a[1] => lutrama48.PORTAADDR1
address_a[1] => lutrama49.PORTAADDR1
address_a[1] => lutrama50.PORTAADDR1
address_a[1] => lutrama51.PORTAADDR1
address_a[1] => lutrama52.PORTAADDR1
address_a[1] => lutrama53.PORTAADDR1
address_a[1] => lutrama54.PORTAADDR1
address_a[1] => lutrama55.PORTAADDR1
address_a[1] => lutrama56.PORTAADDR1
address_a[1] => lutrama57.PORTAADDR1
address_a[1] => lutrama58.PORTAADDR1
address_a[1] => lutrama59.PORTAADDR1
address_a[1] => lutrama60.PORTAADDR1
address_a[1] => lutrama61.PORTAADDR1
address_a[1] => lutrama62.PORTAADDR1
address_a[1] => lutrama63.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[2] => lutrama9.PORTAADDR2
address_a[2] => lutrama10.PORTAADDR2
address_a[2] => lutrama11.PORTAADDR2
address_a[2] => lutrama12.PORTAADDR2
address_a[2] => lutrama13.PORTAADDR2
address_a[2] => lutrama14.PORTAADDR2
address_a[2] => lutrama15.PORTAADDR2
address_a[2] => lutrama16.PORTAADDR2
address_a[2] => lutrama17.PORTAADDR2
address_a[2] => lutrama18.PORTAADDR2
address_a[2] => lutrama19.PORTAADDR2
address_a[2] => lutrama20.PORTAADDR2
address_a[2] => lutrama21.PORTAADDR2
address_a[2] => lutrama22.PORTAADDR2
address_a[2] => lutrama23.PORTAADDR2
address_a[2] => lutrama24.PORTAADDR2
address_a[2] => lutrama25.PORTAADDR2
address_a[2] => lutrama26.PORTAADDR2
address_a[2] => lutrama27.PORTAADDR2
address_a[2] => lutrama28.PORTAADDR2
address_a[2] => lutrama29.PORTAADDR2
address_a[2] => lutrama30.PORTAADDR2
address_a[2] => lutrama31.PORTAADDR2
address_a[2] => lutrama32.PORTAADDR2
address_a[2] => lutrama33.PORTAADDR2
address_a[2] => lutrama34.PORTAADDR2
address_a[2] => lutrama35.PORTAADDR2
address_a[2] => lutrama36.PORTAADDR2
address_a[2] => lutrama37.PORTAADDR2
address_a[2] => lutrama38.PORTAADDR2
address_a[2] => lutrama39.PORTAADDR2
address_a[2] => lutrama40.PORTAADDR2
address_a[2] => lutrama41.PORTAADDR2
address_a[2] => lutrama42.PORTAADDR2
address_a[2] => lutrama43.PORTAADDR2
address_a[2] => lutrama44.PORTAADDR2
address_a[2] => lutrama45.PORTAADDR2
address_a[2] => lutrama46.PORTAADDR2
address_a[2] => lutrama47.PORTAADDR2
address_a[2] => lutrama48.PORTAADDR2
address_a[2] => lutrama49.PORTAADDR2
address_a[2] => lutrama50.PORTAADDR2
address_a[2] => lutrama51.PORTAADDR2
address_a[2] => lutrama52.PORTAADDR2
address_a[2] => lutrama53.PORTAADDR2
address_a[2] => lutrama54.PORTAADDR2
address_a[2] => lutrama55.PORTAADDR2
address_a[2] => lutrama56.PORTAADDR2
address_a[2] => lutrama57.PORTAADDR2
address_a[2] => lutrama58.PORTAADDR2
address_a[2] => lutrama59.PORTAADDR2
address_a[2] => lutrama60.PORTAADDR2
address_a[2] => lutrama61.PORTAADDR2
address_a[2] => lutrama62.PORTAADDR2
address_a[2] => lutrama63.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[3] => lutrama9.PORTAADDR3
address_a[3] => lutrama10.PORTAADDR3
address_a[3] => lutrama11.PORTAADDR3
address_a[3] => lutrama12.PORTAADDR3
address_a[3] => lutrama13.PORTAADDR3
address_a[3] => lutrama14.PORTAADDR3
address_a[3] => lutrama15.PORTAADDR3
address_a[3] => lutrama16.PORTAADDR3
address_a[3] => lutrama17.PORTAADDR3
address_a[3] => lutrama18.PORTAADDR3
address_a[3] => lutrama19.PORTAADDR3
address_a[3] => lutrama20.PORTAADDR3
address_a[3] => lutrama21.PORTAADDR3
address_a[3] => lutrama22.PORTAADDR3
address_a[3] => lutrama23.PORTAADDR3
address_a[3] => lutrama24.PORTAADDR3
address_a[3] => lutrama25.PORTAADDR3
address_a[3] => lutrama26.PORTAADDR3
address_a[3] => lutrama27.PORTAADDR3
address_a[3] => lutrama28.PORTAADDR3
address_a[3] => lutrama29.PORTAADDR3
address_a[3] => lutrama30.PORTAADDR3
address_a[3] => lutrama31.PORTAADDR3
address_a[4] => lutrama0.PORTAADDR4
address_a[4] => lutrama1.PORTAADDR4
address_a[4] => lutrama2.PORTAADDR4
address_a[4] => lutrama3.PORTAADDR4
address_a[4] => lutrama4.PORTAADDR4
address_a[4] => lutrama5.PORTAADDR4
address_a[4] => lutrama6.PORTAADDR4
address_a[4] => lutrama7.PORTAADDR4
address_a[4] => lutrama8.PORTAADDR4
address_a[4] => lutrama9.PORTAADDR4
address_a[4] => lutrama10.PORTAADDR4
address_a[4] => lutrama11.PORTAADDR4
address_a[4] => lutrama12.PORTAADDR4
address_a[4] => lutrama13.PORTAADDR4
address_a[4] => lutrama14.PORTAADDR4
address_a[4] => lutrama15.PORTAADDR4
address_a[4] => lutrama16.PORTAADDR4
address_a[4] => lutrama17.PORTAADDR4
address_a[4] => lutrama18.PORTAADDR4
address_a[4] => lutrama19.PORTAADDR4
address_a[4] => lutrama20.PORTAADDR4
address_a[4] => lutrama21.PORTAADDR4
address_a[4] => lutrama22.PORTAADDR4
address_a[4] => lutrama23.PORTAADDR4
address_a[4] => lutrama24.PORTAADDR4
address_a[4] => lutrama25.PORTAADDR4
address_a[4] => lutrama26.PORTAADDR4
address_a[4] => lutrama27.PORTAADDR4
address_a[4] => lutrama28.PORTAADDR4
address_a[4] => lutrama29.PORTAADDR4
address_a[4] => lutrama30.PORTAADDR4
address_a[4] => lutrama31.PORTAADDR4
address_a[5] => decode_5ka:wr_decode.data[0]
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
address_b[4] => rdaddr_reg[4].DATAIN
address_b[5] => rdaddr_reg[5].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => lutrama32.CLK0
clock0 => lutrama33.CLK0
clock0 => lutrama34.CLK0
clock0 => lutrama35.CLK0
clock0 => lutrama36.CLK0
clock0 => lutrama37.CLK0
clock0 => lutrama38.CLK0
clock0 => lutrama39.CLK0
clock0 => lutrama40.CLK0
clock0 => lutrama41.CLK0
clock0 => lutrama42.CLK0
clock0 => lutrama43.CLK0
clock0 => lutrama44.CLK0
clock0 => lutrama45.CLK0
clock0 => lutrama46.CLK0
clock0 => lutrama47.CLK0
clock0 => lutrama48.CLK0
clock0 => lutrama49.CLK0
clock0 => lutrama50.CLK0
clock0 => lutrama51.CLK0
clock0 => lutrama52.CLK0
clock0 => lutrama53.CLK0
clock0 => lutrama54.CLK0
clock0 => lutrama55.CLK0
clock0 => lutrama56.CLK0
clock0 => lutrama57.CLK0
clock0 => lutrama58.CLK0
clock0 => lutrama59.CLK0
clock0 => lutrama60.CLK0
clock0 => lutrama61.CLK0
clock0 => lutrama62.CLK0
clock0 => lutrama63.CLK0
clock0 => dataout_reg[31].CLK
clock0 => dataout_reg[30].CLK
clock0 => dataout_reg[29].CLK
clock0 => dataout_reg[28].CLK
clock0 => dataout_reg[27].CLK
clock0 => dataout_reg[26].CLK
clock0 => dataout_reg[25].CLK
clock0 => dataout_reg[24].CLK
clock0 => dataout_reg[23].CLK
clock0 => dataout_reg[22].CLK
clock0 => dataout_reg[21].CLK
clock0 => dataout_reg[20].CLK
clock0 => dataout_reg[19].CLK
clock0 => dataout_reg[18].CLK
clock0 => dataout_reg[17].CLK
clock0 => dataout_reg[16].CLK
clock0 => dataout_reg[15].CLK
clock0 => dataout_reg[14].CLK
clock0 => dataout_reg[13].CLK
clock0 => dataout_reg[12].CLK
clock0 => dataout_reg[11].CLK
clock0 => dataout_reg[10].CLK
clock0 => dataout_reg[9].CLK
clock0 => dataout_reg[8].CLK
clock0 => dataout_reg[7].CLK
clock0 => dataout_reg[6].CLK
clock0 => dataout_reg[5].CLK
clock0 => dataout_reg[4].CLK
clock0 => dataout_reg[3].CLK
clock0 => dataout_reg[2].CLK
clock0 => dataout_reg[1].CLK
clock0 => dataout_reg[0].CLK
clock0 => rdaddr_reg[5].CLK
clock0 => rdaddr_reg[4].CLK
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[0] => lutrama32.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[1] => lutrama33.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[2] => lutrama34.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[3] => lutrama35.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[4] => lutrama36.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[5] => lutrama37.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[6] => lutrama38.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[7] => lutrama39.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[8] => lutrama40.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[9] => lutrama41.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[10] => lutrama42.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[11] => lutrama43.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[12] => lutrama44.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[13] => lutrama45.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[14] => lutrama46.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[15] => lutrama47.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[16] => lutrama48.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[17] => lutrama49.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[18] => lutrama50.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[19] => lutrama51.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[20] => lutrama52.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[21] => lutrama53.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[22] => lutrama54.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[23] => lutrama55.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[24] => lutrama56.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[25] => lutrama57.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[26] => lutrama58.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[27] => lutrama59.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[28] => lutrama60.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[29] => lutrama61.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[30] => lutrama62.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
data_a[31] => lutrama63.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wren_a => decode_5ka:wr_decode.enable


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|decode_5ka:wr_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_4802:auto_generated|mux_3gb:rd_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress_tmp[0].IN1
rdaddress[1] => rdaddress_tmp[1].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wren => wren_gated.IN1
q[0] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[1] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[2] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[3] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[4] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[5] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[6] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[7] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[8] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[9] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[10] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[11] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[12] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[13] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[14] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[15] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[16] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[17] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[18] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[19] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[20] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[21] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[22] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[23] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[24] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[25] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[26] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[27] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[28] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[29] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[30] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
q[31] <= rw_manager_di_buffer:rw_manager_di_buffer_i.q
clear => clear.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
clear => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component
wren_a => altsyncram_okr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_okr1:auto_generated.data_a[0]
data_a[1] => altsyncram_okr1:auto_generated.data_a[1]
data_a[2] => altsyncram_okr1:auto_generated.data_a[2]
data_a[3] => altsyncram_okr1:auto_generated.data_a[3]
data_a[4] => altsyncram_okr1:auto_generated.data_a[4]
data_a[5] => altsyncram_okr1:auto_generated.data_a[5]
data_a[6] => altsyncram_okr1:auto_generated.data_a[6]
data_a[7] => altsyncram_okr1:auto_generated.data_a[7]
data_a[8] => altsyncram_okr1:auto_generated.data_a[8]
data_a[9] => altsyncram_okr1:auto_generated.data_a[9]
data_a[10] => altsyncram_okr1:auto_generated.data_a[10]
data_a[11] => altsyncram_okr1:auto_generated.data_a[11]
data_a[12] => altsyncram_okr1:auto_generated.data_a[12]
data_a[13] => altsyncram_okr1:auto_generated.data_a[13]
data_a[14] => altsyncram_okr1:auto_generated.data_a[14]
data_a[15] => altsyncram_okr1:auto_generated.data_a[15]
data_a[16] => altsyncram_okr1:auto_generated.data_a[16]
data_a[17] => altsyncram_okr1:auto_generated.data_a[17]
data_a[18] => altsyncram_okr1:auto_generated.data_a[18]
data_a[19] => altsyncram_okr1:auto_generated.data_a[19]
data_a[20] => altsyncram_okr1:auto_generated.data_a[20]
data_a[21] => altsyncram_okr1:auto_generated.data_a[21]
data_a[22] => altsyncram_okr1:auto_generated.data_a[22]
data_a[23] => altsyncram_okr1:auto_generated.data_a[23]
data_a[24] => altsyncram_okr1:auto_generated.data_a[24]
data_a[25] => altsyncram_okr1:auto_generated.data_a[25]
data_a[26] => altsyncram_okr1:auto_generated.data_a[26]
data_a[27] => altsyncram_okr1:auto_generated.data_a[27]
data_a[28] => altsyncram_okr1:auto_generated.data_a[28]
data_a[29] => altsyncram_okr1:auto_generated.data_a[29]
data_a[30] => altsyncram_okr1:auto_generated.data_a[30]
data_a[31] => altsyncram_okr1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_okr1:auto_generated.address_a[0]
address_a[1] => altsyncram_okr1:auto_generated.address_a[1]
address_b[0] => altsyncram_okr1:auto_generated.address_b[0]
address_b[1] => altsyncram_okr1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_okr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_okr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_okr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_okr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_okr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_okr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_okr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_okr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_okr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_okr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_okr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_okr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_okr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_okr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_okr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_okr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_okr1:auto_generated.q_b[15]
q_b[16] <= altsyncram_okr1:auto_generated.q_b[16]
q_b[17] <= altsyncram_okr1:auto_generated.q_b[17]
q_b[18] <= altsyncram_okr1:auto_generated.q_b[18]
q_b[19] <= altsyncram_okr1:auto_generated.q_b[19]
q_b[20] <= altsyncram_okr1:auto_generated.q_b[20]
q_b[21] <= altsyncram_okr1:auto_generated.q_b[21]
q_b[22] <= altsyncram_okr1:auto_generated.q_b[22]
q_b[23] <= altsyncram_okr1:auto_generated.q_b[23]
q_b[24] <= altsyncram_okr1:auto_generated.q_b[24]
q_b[25] <= altsyncram_okr1:auto_generated.q_b[25]
q_b[26] <= altsyncram_okr1:auto_generated.q_b[26]
q_b[27] <= altsyncram_okr1:auto_generated.q_b[27]
q_b[28] <= altsyncram_okr1:auto_generated.q_b[28]
q_b[29] <= altsyncram_okr1:auto_generated.q_b[29]
q_b[30] <= altsyncram_okr1:auto_generated.q_b[30]
q_b[31] <= altsyncram_okr1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[1] => lutrama9.PORTAADDR1
address_a[1] => lutrama10.PORTAADDR1
address_a[1] => lutrama11.PORTAADDR1
address_a[1] => lutrama12.PORTAADDR1
address_a[1] => lutrama13.PORTAADDR1
address_a[1] => lutrama14.PORTAADDR1
address_a[1] => lutrama15.PORTAADDR1
address_a[1] => lutrama16.PORTAADDR1
address_a[1] => lutrama17.PORTAADDR1
address_a[1] => lutrama18.PORTAADDR1
address_a[1] => lutrama19.PORTAADDR1
address_a[1] => lutrama20.PORTAADDR1
address_a[1] => lutrama21.PORTAADDR1
address_a[1] => lutrama22.PORTAADDR1
address_a[1] => lutrama23.PORTAADDR1
address_a[1] => lutrama24.PORTAADDR1
address_a[1] => lutrama25.PORTAADDR1
address_a[1] => lutrama26.PORTAADDR1
address_a[1] => lutrama27.PORTAADDR1
address_a[1] => lutrama28.PORTAADDR1
address_a[1] => lutrama29.PORTAADDR1
address_a[1] => lutrama30.PORTAADDR1
address_a[1] => lutrama31.PORTAADDR1
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
q_b[0] <= lutrama0.PORTBDATAOUT
q_b[1] <= lutrama1.PORTBDATAOUT
q_b[2] <= lutrama2.PORTBDATAOUT
q_b[3] <= lutrama3.PORTBDATAOUT
q_b[4] <= lutrama4.PORTBDATAOUT
q_b[5] <= lutrama5.PORTBDATAOUT
q_b[6] <= lutrama6.PORTBDATAOUT
q_b[7] <= lutrama7.PORTBDATAOUT
q_b[8] <= lutrama8.PORTBDATAOUT
q_b[9] <= lutrama9.PORTBDATAOUT
q_b[10] <= lutrama10.PORTBDATAOUT
q_b[11] <= lutrama11.PORTBDATAOUT
q_b[12] <= lutrama12.PORTBDATAOUT
q_b[13] <= lutrama13.PORTBDATAOUT
q_b[14] <= lutrama14.PORTBDATAOUT
q_b[15] <= lutrama15.PORTBDATAOUT
q_b[16] <= lutrama16.PORTBDATAOUT
q_b[17] <= lutrama17.PORTBDATAOUT
q_b[18] <= lutrama18.PORTBDATAOUT
q_b[19] <= lutrama19.PORTBDATAOUT
q_b[20] <= lutrama20.PORTBDATAOUT
q_b[21] <= lutrama21.PORTBDATAOUT
q_b[22] <= lutrama22.PORTBDATAOUT
q_b[23] <= lutrama23.PORTBDATAOUT
q_b[24] <= lutrama24.PORTBDATAOUT
q_b[25] <= lutrama25.PORTBDATAOUT
q_b[26] <= lutrama26.PORTBDATAOUT
q_b[27] <= lutrama27.PORTBDATAOUT
q_b[28] <= lutrama28.PORTBDATAOUT
q_b[29] <= lutrama29.PORTBDATAOUT
q_b[30] <= lutrama30.PORTBDATAOUT
q_b[31] <= lutrama31.PORTBDATAOUT
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0
wren_a => lutrama26.ENA0
wren_a => lutrama27.ENA0
wren_a => lutrama28.ENA0
wren_a => lutrama29.ENA0
wren_a => lutrama30.ENA0
wren_a => lutrama31.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i
ck => ck.IN4
reset_n => reset_n.IN4
do_lfsr => do_lfsr_r.DATAIN
dm_lfsr => dm_lfsr_r.DATAIN
do_lfsr_step => do_lfsr_step.IN1
dm_lfsr_step => dm_lfsr_step.IN1
do_code[0] => do_code[0].IN1
do_code[1] => do_code[1].IN1
do_code[2] => do_code[2].IN1
do_code[3] => do_code[3].IN1
dm_code[0] => dm_code[0].IN1
dm_code[1] => dm_code[1].IN1
dm_code[2] => dm_code[2].IN1
do_data[0] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[1] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[2] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[3] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[4] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[5] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[6] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[7] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[8] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[9] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[10] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[11] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[12] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[13] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[14] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[15] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[16] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[17] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[18] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[19] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[20] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[21] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[22] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[23] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[24] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[25] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[26] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[27] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[28] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[29] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[30] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[31] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[0] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[1] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[2] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[3] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
ck => code_R[3].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
reset_n => code_R[3].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
code[3] => code_R[3].DATAIN
pattern[0] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[4] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[5] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[6] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[7] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[8] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[9] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[10] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[11] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[12] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[13] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[14] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[15] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[16] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[17] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[18] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[19] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[20] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[21] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[22] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[23] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[24] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[25] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[26] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[27] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[28] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[29] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[30] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[31] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
pattern[0] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= code_R[1].DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
clk => word[12]~reg0.CLK
clk => word[13]~reg0.CLK
clk => word[14]~reg0.CLK
clk => word[15]~reg0.CLK
clk => word[16]~reg0.CLK
clk => word[17]~reg0.CLK
clk => word[18]~reg0.CLK
clk => word[19]~reg0.CLK
clk => word[20]~reg0.CLK
clk => word[21]~reg0.CLK
clk => word[22]~reg0.CLK
clk => word[23]~reg0.CLK
clk => word[24]~reg0.CLK
clk => word[25]~reg0.CLK
clk => word[26]~reg0.CLK
clk => word[27]~reg0.CLK
clk => word[28]~reg0.CLK
clk => word[29]~reg0.CLK
clk => word[30]~reg0.CLK
clk => word[31]~reg0.CLK
clk => word[32]~reg0.CLK
clk => word[33]~reg0.CLK
clk => word[34]~reg0.CLK
clk => word[35]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.ACLR
nrst => word[2]~reg0.PRESET
nrst => word[3]~reg0.ACLR
nrst => word[4]~reg0.PRESET
nrst => word[5]~reg0.ACLR
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
nrst => word[12]~reg0.ACLR
nrst => word[13]~reg0.PRESET
nrst => word[14]~reg0.ACLR
nrst => word[15]~reg0.PRESET
nrst => word[16]~reg0.ACLR
nrst => word[17]~reg0.ACLR
nrst => word[18]~reg0.ACLR
nrst => word[19]~reg0.ACLR
nrst => word[20]~reg0.PRESET
nrst => word[21]~reg0.PRESET
nrst => word[22]~reg0.PRESET
nrst => word[23]~reg0.PRESET
nrst => word[24]~reg0.ACLR
nrst => word[25]~reg0.ACLR
nrst => word[26]~reg0.ACLR
nrst => word[27]~reg0.ACLR
nrst => word[28]~reg0.PRESET
nrst => word[29]~reg0.PRESET
nrst => word[30]~reg0.PRESET
nrst => word[31]~reg0.PRESET
nrst => word[32]~reg0.ACLR
nrst => word[33]~reg0.ACLR
nrst => word[34]~reg0.ACLR
nrst => word[35]~reg0.ACLR
ena => word[0]~reg0.ENA
ena => word[35]~reg0.ENA
ena => word[34]~reg0.ENA
ena => word[33]~reg0.ENA
ena => word[32]~reg0.ENA
ena => word[31]~reg0.ENA
ena => word[30]~reg0.ENA
ena => word[29]~reg0.ENA
ena => word[28]~reg0.ENA
ena => word[27]~reg0.ENA
ena => word[26]~reg0.ENA
ena => word[25]~reg0.ENA
ena => word[24]~reg0.ENA
ena => word[23]~reg0.ENA
ena => word[22]~reg0.ENA
ena => word[21]~reg0.ENA
ena => word[20]~reg0.ENA
ena => word[19]~reg0.ENA
ena => word[18]~reg0.ENA
ena => word[17]~reg0.ENA
ena => word[16]~reg0.ENA
ena => word[15]~reg0.ENA
ena => word[14]~reg0.ENA
ena => word[13]~reg0.ENA
ena => word[12]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[12] <= word[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[13] <= word[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[14] <= word[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[15] <= word[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[16] <= word[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[17] <= word[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[18] <= word[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[19] <= word[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[20] <= word[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[21] <= word[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[22] <= word[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[23] <= word[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[24] <= word[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[25] <= word[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[26] <= word[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[27] <= word[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[28] <= word[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[29] <= word[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[30] <= word[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[31] <= word[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[32] <= word[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[33] <= word[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[34] <= word[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[35] <= word[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.PRESET
nrst => word[2]~reg0.ACLR
nrst => word[3]~reg0.PRESET
nrst => word[4]~reg0.ACLR
nrst => word[5]~reg0.PRESET
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
ena => word[0]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i
ck => ck.IN3
reset_n => reset_n.IN2
check_do[0] => check_word_write[5].IN1
check_do[1] => check_word_write[6].IN1
check_do[2] => check_word_write[7].IN1
check_do[3] => check_word_write[8].IN1
check_dm[0] => check_word_write[2].IN1
check_dm[1] => check_word_write[3].IN1
check_dm[2] => check_word_write[4].IN1
check_do_lfsr => check_word_write[1].IN1
check_dm_lfsr => check_word_write[0].IN1
check_pattern_push => check_pattern_push.IN1
clear_error => clear_error.IN1
read_data[0] => read_data[0].IN1
read_data[1] => read_data[1].IN1
read_data[2] => read_data[2].IN1
read_data[3] => read_data[3].IN1
read_data[4] => read_data[4].IN1
read_data[5] => read_data[5].IN1
read_data[6] => read_data[6].IN1
read_data[7] => read_data[7].IN1
read_data[8] => read_data[8].IN1
read_data[9] => read_data[9].IN1
read_data[10] => read_data[10].IN1
read_data[11] => read_data[11].IN1
read_data[12] => read_data[12].IN1
read_data[13] => read_data[13].IN1
read_data[14] => read_data[14].IN1
read_data[15] => read_data[15].IN1
read_data[16] => read_data[16].IN1
read_data[17] => read_data[17].IN1
read_data[18] => read_data[18].IN1
read_data[19] => read_data[19].IN1
read_data[20] => read_data[20].IN1
read_data[21] => read_data[21].IN1
read_data[22] => read_data[22].IN1
read_data[23] => read_data[23].IN1
read_data[24] => read_data[24].IN1
read_data[25] => read_data[25].IN1
read_data[26] => read_data[26].IN1
read_data[27] => read_data[27].IN1
read_data[28] => read_data[28].IN1
read_data[29] => read_data[29].IN1
read_data[30] => read_data[30].IN1
read_data[31] => read_data[31].IN1
read_data_valid => read_data_valid.IN1
error_word[0] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[1] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[2] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[3] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[4] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[5] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[6] <= rw_manager_bitcheck:bitcheck_i.error_word
error_word[7] <= rw_manager_bitcheck:bitcheck_i.error_word
enable_ap_mode => h_do_data.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i
ck => enable_r.CLK
ck => read_data_r[0].CLK
ck => read_data_r[1].CLK
ck => read_data_r[2].CLK
ck => read_data_r[3].CLK
ck => read_data_r[4].CLK
ck => read_data_r[5].CLK
ck => read_data_r[6].CLK
ck => read_data_r[7].CLK
ck => read_data_r[8].CLK
ck => read_data_r[9].CLK
ck => read_data_r[10].CLK
ck => read_data_r[11].CLK
ck => read_data_r[12].CLK
ck => read_data_r[13].CLK
ck => read_data_r[14].CLK
ck => read_data_r[15].CLK
ck => read_data_r[16].CLK
ck => read_data_r[17].CLK
ck => read_data_r[18].CLK
ck => read_data_r[19].CLK
ck => read_data_r[20].CLK
ck => read_data_r[21].CLK
ck => read_data_r[22].CLK
ck => read_data_r[23].CLK
ck => read_data_r[24].CLK
ck => read_data_r[25].CLK
ck => read_data_r[26].CLK
ck => read_data_r[27].CLK
ck => read_data_r[28].CLK
ck => read_data_r[29].CLK
ck => read_data_r[30].CLK
ck => read_data_r[31].CLK
ck => error_word[0]~reg0.CLK
ck => error_word[1]~reg0.CLK
ck => error_word[2]~reg0.CLK
ck => error_word[3]~reg0.CLK
ck => error_word[4]~reg0.CLK
ck => error_word[5]~reg0.CLK
ck => error_word[6]~reg0.CLK
ck => error_word[7]~reg0.CLK
reset_n => enable_r.ACLR
reset_n => read_data_r[0].ACLR
reset_n => read_data_r[1].ACLR
reset_n => read_data_r[2].ACLR
reset_n => read_data_r[3].ACLR
reset_n => read_data_r[4].ACLR
reset_n => read_data_r[5].ACLR
reset_n => read_data_r[6].ACLR
reset_n => read_data_r[7].ACLR
reset_n => read_data_r[8].ACLR
reset_n => read_data_r[9].ACLR
reset_n => read_data_r[10].ACLR
reset_n => read_data_r[11].ACLR
reset_n => read_data_r[12].ACLR
reset_n => read_data_r[13].ACLR
reset_n => read_data_r[14].ACLR
reset_n => read_data_r[15].ACLR
reset_n => read_data_r[16].ACLR
reset_n => read_data_r[17].ACLR
reset_n => read_data_r[18].ACLR
reset_n => read_data_r[19].ACLR
reset_n => read_data_r[20].ACLR
reset_n => read_data_r[21].ACLR
reset_n => read_data_r[22].ACLR
reset_n => read_data_r[23].ACLR
reset_n => read_data_r[24].ACLR
reset_n => read_data_r[25].ACLR
reset_n => read_data_r[26].ACLR
reset_n => read_data_r[27].ACLR
reset_n => read_data_r[28].ACLR
reset_n => read_data_r[29].ACLR
reset_n => read_data_r[30].ACLR
reset_n => read_data_r[31].ACLR
reset_n => error_word[0]~reg0.ACLR
reset_n => error_word[1]~reg0.ACLR
reset_n => error_word[2]~reg0.ACLR
reset_n => error_word[3]~reg0.ACLR
reset_n => error_word[4]~reg0.ACLR
reset_n => error_word[5]~reg0.ACLR
reset_n => error_word[6]~reg0.ACLR
reset_n => error_word[7]~reg0.ACLR
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
clear => error_word.OUTPUTSELECT
enable => enable_r.DATAIN
read_data[0] => read_data_r[0].DATAIN
read_data[1] => read_data_r[1].DATAIN
read_data[2] => read_data_r[2].DATAIN
read_data[3] => read_data_r[3].DATAIN
read_data[4] => read_data_r[4].DATAIN
read_data[5] => read_data_r[5].DATAIN
read_data[6] => read_data_r[6].DATAIN
read_data[7] => read_data_r[7].DATAIN
read_data[8] => read_data_r[8].DATAIN
read_data[9] => read_data_r[9].DATAIN
read_data[10] => read_data_r[10].DATAIN
read_data[11] => read_data_r[11].DATAIN
read_data[12] => read_data_r[12].DATAIN
read_data[13] => read_data_r[13].DATAIN
read_data[14] => read_data_r[14].DATAIN
read_data[15] => read_data_r[15].DATAIN
read_data[16] => read_data_r[16].DATAIN
read_data[17] => read_data_r[17].DATAIN
read_data[18] => read_data_r[18].DATAIN
read_data[19] => read_data_r[19].DATAIN
read_data[20] => read_data_r[20].DATAIN
read_data[21] => read_data_r[21].DATAIN
read_data[22] => read_data_r[22].DATAIN
read_data[23] => read_data_r[23].DATAIN
read_data[24] => read_data_r[24].DATAIN
read_data[25] => read_data_r[25].DATAIN
read_data[26] => read_data_r[26].DATAIN
read_data[27] => read_data_r[27].DATAIN
read_data[28] => read_data_r[28].DATAIN
read_data[29] => read_data_r[29].DATAIN
read_data[30] => read_data_r[30].DATAIN
read_data[31] => read_data_r[31].DATAIN
reference_data[0] => error_compute.IN1
reference_data[1] => error_compute.IN1
reference_data[2] => error_compute.IN1
reference_data[3] => error_compute.IN1
reference_data[4] => error_compute.IN1
reference_data[5] => error_compute.IN1
reference_data[6] => error_compute.IN1
reference_data[7] => error_compute.IN1
reference_data[8] => error_compute.IN1
reference_data[9] => error_compute.IN1
reference_data[10] => error_compute.IN1
reference_data[11] => error_compute.IN1
reference_data[12] => error_compute.IN1
reference_data[13] => error_compute.IN1
reference_data[14] => error_compute.IN1
reference_data[15] => error_compute.IN1
reference_data[16] => error_compute.IN1
reference_data[17] => error_compute.IN1
reference_data[18] => error_compute.IN1
reference_data[19] => error_compute.IN1
reference_data[20] => error_compute.IN1
reference_data[21] => error_compute.IN1
reference_data[22] => error_compute.IN1
reference_data[23] => error_compute.IN1
reference_data[24] => error_compute.IN1
reference_data[25] => error_compute.IN1
reference_data[26] => error_compute.IN1
reference_data[27] => error_compute.IN1
reference_data[28] => error_compute.IN1
reference_data[29] => error_compute.IN1
reference_data[30] => error_compute.IN1
reference_data[31] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[0] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[1] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[2] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
mask[3] => error_compute.IN1
error_word[0] <= error_word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[1] <= error_word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[2] <= error_word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[3] <= error_word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[4] <= error_word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[5] <= error_word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[6] <= error_word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_word[7] <= error_word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i
ck => ck.IN4
reset_n => reset_n.IN4
do_lfsr => do_lfsr_r.DATAIN
dm_lfsr => dm_lfsr_r.DATAIN
do_lfsr_step => do_lfsr_step.IN1
dm_lfsr_step => dm_lfsr_step.IN1
do_code[0] => do_code[0].IN1
do_code[1] => do_code[1].IN1
do_code[2] => do_code[2].IN1
do_code[3] => do_code[3].IN1
dm_code[0] => dm_code[0].IN1
dm_code[1] => dm_code[1].IN1
dm_code[2] => dm_code[2].IN1
do_data[0] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[1] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[2] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[3] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[4] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[5] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[6] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[7] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[8] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[9] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[10] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[11] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[12] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[13] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[14] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[15] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[16] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[17] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[18] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[19] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[20] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[21] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[22] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[23] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[24] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[25] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[26] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[27] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[28] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[29] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[30] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
do_data[31] <= do_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[0] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[1] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[2] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE
dm_data[3] <= dm_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
ck => code_R[3].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
reset_n => code_R[3].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
code[3] => code_R[3].DATAIN
pattern[0] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[4] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[5] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[6] <= code_R[3].DB_MAX_OUTPUT_PORT_TYPE
pattern[7] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[8] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[9] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[10] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[11] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[12] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[13] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[14] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[15] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[16] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[17] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[18] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[19] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[20] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[21] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[22] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[23] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[24] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[25] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[26] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[27] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[28] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[29] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[30] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[31] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i
ck => code_R[0].CLK
ck => code_R[1].CLK
ck => code_R[2].CLK
reset_n => code_R[0].ACLR
reset_n => code_R[1].ACLR
reset_n => code_R[2].ACLR
code[0] => code_R[0].DATAIN
code[1] => code_R[1].DATAIN
code[2] => code_R[2].DATAIN
pattern[0] <= code_R[2].DB_MAX_OUTPUT_PORT_TYPE
pattern[1] <= code_R[1].DB_MAX_OUTPUT_PORT_TYPE
pattern[2] <= pattern.DB_MAX_OUTPUT_PORT_TYPE
pattern[3] <= pattern.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
clk => word[12]~reg0.CLK
clk => word[13]~reg0.CLK
clk => word[14]~reg0.CLK
clk => word[15]~reg0.CLK
clk => word[16]~reg0.CLK
clk => word[17]~reg0.CLK
clk => word[18]~reg0.CLK
clk => word[19]~reg0.CLK
clk => word[20]~reg0.CLK
clk => word[21]~reg0.CLK
clk => word[22]~reg0.CLK
clk => word[23]~reg0.CLK
clk => word[24]~reg0.CLK
clk => word[25]~reg0.CLK
clk => word[26]~reg0.CLK
clk => word[27]~reg0.CLK
clk => word[28]~reg0.CLK
clk => word[29]~reg0.CLK
clk => word[30]~reg0.CLK
clk => word[31]~reg0.CLK
clk => word[32]~reg0.CLK
clk => word[33]~reg0.CLK
clk => word[34]~reg0.CLK
clk => word[35]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.ACLR
nrst => word[2]~reg0.PRESET
nrst => word[3]~reg0.ACLR
nrst => word[4]~reg0.PRESET
nrst => word[5]~reg0.ACLR
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
nrst => word[12]~reg0.ACLR
nrst => word[13]~reg0.PRESET
nrst => word[14]~reg0.ACLR
nrst => word[15]~reg0.PRESET
nrst => word[16]~reg0.ACLR
nrst => word[17]~reg0.ACLR
nrst => word[18]~reg0.ACLR
nrst => word[19]~reg0.ACLR
nrst => word[20]~reg0.PRESET
nrst => word[21]~reg0.PRESET
nrst => word[22]~reg0.PRESET
nrst => word[23]~reg0.PRESET
nrst => word[24]~reg0.ACLR
nrst => word[25]~reg0.ACLR
nrst => word[26]~reg0.ACLR
nrst => word[27]~reg0.ACLR
nrst => word[28]~reg0.PRESET
nrst => word[29]~reg0.PRESET
nrst => word[30]~reg0.PRESET
nrst => word[31]~reg0.PRESET
nrst => word[32]~reg0.ACLR
nrst => word[33]~reg0.ACLR
nrst => word[34]~reg0.ACLR
nrst => word[35]~reg0.ACLR
ena => word[0]~reg0.ENA
ena => word[35]~reg0.ENA
ena => word[34]~reg0.ENA
ena => word[33]~reg0.ENA
ena => word[32]~reg0.ENA
ena => word[31]~reg0.ENA
ena => word[30]~reg0.ENA
ena => word[29]~reg0.ENA
ena => word[28]~reg0.ENA
ena => word[27]~reg0.ENA
ena => word[26]~reg0.ENA
ena => word[25]~reg0.ENA
ena => word[24]~reg0.ENA
ena => word[23]~reg0.ENA
ena => word[22]~reg0.ENA
ena => word[21]~reg0.ENA
ena => word[20]~reg0.ENA
ena => word[19]~reg0.ENA
ena => word[18]~reg0.ENA
ena => word[17]~reg0.ENA
ena => word[16]~reg0.ENA
ena => word[15]~reg0.ENA
ena => word[14]~reg0.ENA
ena => word[13]~reg0.ENA
ena => word[12]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[12] <= word[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[13] <= word[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[14] <= word[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[15] <= word[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[16] <= word[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[17] <= word[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[18] <= word[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[19] <= word[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[20] <= word[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[21] <= word[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[22] <= word[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[23] <= word[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[24] <= word[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[25] <= word[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[26] <= word[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[27] <= word[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[28] <= word[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[29] <= word[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[30] <= word[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[31] <= word[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[32] <= word[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[33] <= word[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[34] <= word[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[35] <= word[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i
clk => word[0]~reg0.CLK
clk => word[1]~reg0.CLK
clk => word[2]~reg0.CLK
clk => word[3]~reg0.CLK
clk => word[4]~reg0.CLK
clk => word[5]~reg0.CLK
clk => word[6]~reg0.CLK
clk => word[7]~reg0.CLK
clk => word[8]~reg0.CLK
clk => word[9]~reg0.CLK
clk => word[10]~reg0.CLK
clk => word[11]~reg0.CLK
nrst => word[0]~reg0.PRESET
nrst => word[1]~reg0.PRESET
nrst => word[2]~reg0.ACLR
nrst => word[3]~reg0.PRESET
nrst => word[4]~reg0.ACLR
nrst => word[5]~reg0.PRESET
nrst => word[6]~reg0.PRESET
nrst => word[7]~reg0.ACLR
nrst => word[8]~reg0.ACLR
nrst => word[9]~reg0.PRESET
nrst => word[10]~reg0.ACLR
nrst => word[11]~reg0.PRESET
ena => word[0]~reg0.ENA
ena => word[11]~reg0.ENA
ena => word[10]~reg0.ENA
ena => word[9]~reg0.ENA
ena => word[8]~reg0.ENA
ena => word[7]~reg0.ENA
ena => word[6]~reg0.ENA
ena => word[5]~reg0.ENA
ena => word[4]~reg0.ENA
ena => word[3]~reg0.ENA
ena => word[2]~reg0.ENA
ena => word[1]~reg0.ENA
word[0] <= word[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[1] <= word[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[2] <= word[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[3] <= word[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[4] <= word[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[5] <= word[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[6] <= word[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[7] <= word[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[8] <= word[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[9] <= word[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[10] <= word[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
word[11] <= word[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component
wren_a => altsyncram_8lr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8lr1:auto_generated.data_a[0]
data_a[1] => altsyncram_8lr1:auto_generated.data_a[1]
data_a[2] => altsyncram_8lr1:auto_generated.data_a[2]
data_a[3] => altsyncram_8lr1:auto_generated.data_a[3]
data_a[4] => altsyncram_8lr1:auto_generated.data_a[4]
data_a[5] => altsyncram_8lr1:auto_generated.data_a[5]
data_a[6] => altsyncram_8lr1:auto_generated.data_a[6]
data_a[7] => altsyncram_8lr1:auto_generated.data_a[7]
data_a[8] => altsyncram_8lr1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_8lr1:auto_generated.address_a[0]
address_a[1] => altsyncram_8lr1:auto_generated.address_a[1]
address_a[2] => altsyncram_8lr1:auto_generated.address_a[2]
address_a[3] => altsyncram_8lr1:auto_generated.address_a[3]
address_a[4] => altsyncram_8lr1:auto_generated.address_a[4]
address_b[0] => altsyncram_8lr1:auto_generated.address_b[0]
address_b[1] => altsyncram_8lr1:auto_generated.address_b[1]
address_b[2] => altsyncram_8lr1:auto_generated.address_b[2]
address_b[3] => altsyncram_8lr1:auto_generated.address_b[3]
address_b[4] => altsyncram_8lr1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8lr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_8lr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8lr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8lr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8lr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8lr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8lr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8lr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8lr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8lr1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[1] => lutrama0.PORTAADDR1
address_a[1] => lutrama1.PORTAADDR1
address_a[1] => lutrama2.PORTAADDR1
address_a[1] => lutrama3.PORTAADDR1
address_a[1] => lutrama4.PORTAADDR1
address_a[1] => lutrama5.PORTAADDR1
address_a[1] => lutrama6.PORTAADDR1
address_a[1] => lutrama7.PORTAADDR1
address_a[1] => lutrama8.PORTAADDR1
address_a[2] => lutrama0.PORTAADDR2
address_a[2] => lutrama1.PORTAADDR2
address_a[2] => lutrama2.PORTAADDR2
address_a[2] => lutrama3.PORTAADDR2
address_a[2] => lutrama4.PORTAADDR2
address_a[2] => lutrama5.PORTAADDR2
address_a[2] => lutrama6.PORTAADDR2
address_a[2] => lutrama7.PORTAADDR2
address_a[2] => lutrama8.PORTAADDR2
address_a[3] => lutrama0.PORTAADDR3
address_a[3] => lutrama1.PORTAADDR3
address_a[3] => lutrama2.PORTAADDR3
address_a[3] => lutrama3.PORTAADDR3
address_a[3] => lutrama4.PORTAADDR3
address_a[3] => lutrama5.PORTAADDR3
address_a[3] => lutrama6.PORTAADDR3
address_a[3] => lutrama7.PORTAADDR3
address_a[3] => lutrama8.PORTAADDR3
address_a[4] => lutrama0.PORTAADDR4
address_a[4] => lutrama1.PORTAADDR4
address_a[4] => lutrama2.PORTAADDR4
address_a[4] => lutrama3.PORTAADDR4
address_a[4] => lutrama4.PORTAADDR4
address_a[4] => lutrama5.PORTAADDR4
address_a[4] => lutrama6.PORTAADDR4
address_a[4] => lutrama7.PORTAADDR4
address_a[4] => lutrama8.PORTAADDR4
address_b[0] => rdaddr_reg[0].DATAIN
address_b[1] => rdaddr_reg[1].DATAIN
address_b[2] => rdaddr_reg[2].DATAIN
address_b[3] => rdaddr_reg[3].DATAIN
address_b[4] => rdaddr_reg[4].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => rdaddr_reg[4].CLK
clock0 => rdaddr_reg[3].CLK
clock0 => rdaddr_reg[2].CLK
clock0 => rdaddr_reg[1].CLK
clock0 => rdaddr_reg[0].CLK
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
q_b[0] <= lutrama0.PORTBDATAOUT
q_b[1] <= lutrama1.PORTBDATAOUT
q_b[2] <= lutrama2.PORTBDATAOUT
q_b[3] <= lutrama3.PORTBDATAOUT
q_b[4] <= lutrama4.PORTBDATAOUT
q_b[5] <= lutrama5.PORTBDATAOUT
q_b[6] <= lutrama6.PORTBDATAOUT
q_b[7] <= lutrama7.PORTBDATAOUT
q_b[8] <= lutrama8.PORTBDATAOUT
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_data_broadcast:data_broadcast_i
dq_data_in[0] => dq_data_out[8].DATAIN
dq_data_in[0] => dq_data_out[0].DATAIN
dq_data_in[1] => dq_data_out[9].DATAIN
dq_data_in[1] => dq_data_out[1].DATAIN
dq_data_in[2] => dq_data_out[10].DATAIN
dq_data_in[2] => dq_data_out[2].DATAIN
dq_data_in[3] => dq_data_out[11].DATAIN
dq_data_in[3] => dq_data_out[3].DATAIN
dq_data_in[4] => dq_data_out[12].DATAIN
dq_data_in[4] => dq_data_out[4].DATAIN
dq_data_in[5] => dq_data_out[13].DATAIN
dq_data_in[5] => dq_data_out[5].DATAIN
dq_data_in[6] => dq_data_out[14].DATAIN
dq_data_in[6] => dq_data_out[6].DATAIN
dq_data_in[7] => dq_data_out[15].DATAIN
dq_data_in[7] => dq_data_out[7].DATAIN
dq_data_in[8] => dq_data_out[24].DATAIN
dq_data_in[8] => dq_data_out[16].DATAIN
dq_data_in[9] => dq_data_out[25].DATAIN
dq_data_in[9] => dq_data_out[17].DATAIN
dq_data_in[10] => dq_data_out[26].DATAIN
dq_data_in[10] => dq_data_out[18].DATAIN
dq_data_in[11] => dq_data_out[27].DATAIN
dq_data_in[11] => dq_data_out[19].DATAIN
dq_data_in[12] => dq_data_out[28].DATAIN
dq_data_in[12] => dq_data_out[20].DATAIN
dq_data_in[13] => dq_data_out[29].DATAIN
dq_data_in[13] => dq_data_out[21].DATAIN
dq_data_in[14] => dq_data_out[30].DATAIN
dq_data_in[14] => dq_data_out[22].DATAIN
dq_data_in[15] => dq_data_out[31].DATAIN
dq_data_in[15] => dq_data_out[23].DATAIN
dq_data_in[16] => dq_data_out[40].DATAIN
dq_data_in[16] => dq_data_out[32].DATAIN
dq_data_in[17] => dq_data_out[41].DATAIN
dq_data_in[17] => dq_data_out[33].DATAIN
dq_data_in[18] => dq_data_out[42].DATAIN
dq_data_in[18] => dq_data_out[34].DATAIN
dq_data_in[19] => dq_data_out[43].DATAIN
dq_data_in[19] => dq_data_out[35].DATAIN
dq_data_in[20] => dq_data_out[44].DATAIN
dq_data_in[20] => dq_data_out[36].DATAIN
dq_data_in[21] => dq_data_out[45].DATAIN
dq_data_in[21] => dq_data_out[37].DATAIN
dq_data_in[22] => dq_data_out[46].DATAIN
dq_data_in[22] => dq_data_out[38].DATAIN
dq_data_in[23] => dq_data_out[47].DATAIN
dq_data_in[23] => dq_data_out[39].DATAIN
dq_data_in[24] => dq_data_out[56].DATAIN
dq_data_in[24] => dq_data_out[48].DATAIN
dq_data_in[25] => dq_data_out[57].DATAIN
dq_data_in[25] => dq_data_out[49].DATAIN
dq_data_in[26] => dq_data_out[58].DATAIN
dq_data_in[26] => dq_data_out[50].DATAIN
dq_data_in[27] => dq_data_out[59].DATAIN
dq_data_in[27] => dq_data_out[51].DATAIN
dq_data_in[28] => dq_data_out[60].DATAIN
dq_data_in[28] => dq_data_out[52].DATAIN
dq_data_in[29] => dq_data_out[61].DATAIN
dq_data_in[29] => dq_data_out[53].DATAIN
dq_data_in[30] => dq_data_out[62].DATAIN
dq_data_in[30] => dq_data_out[54].DATAIN
dq_data_in[31] => dq_data_out[63].DATAIN
dq_data_in[31] => dq_data_out[55].DATAIN
dm_data_in[0] => dm_data_out[1].DATAIN
dm_data_in[0] => dm_data_out[0].DATAIN
dm_data_in[1] => dm_data_out[3].DATAIN
dm_data_in[1] => dm_data_out[2].DATAIN
dm_data_in[2] => dm_data_out[5].DATAIN
dm_data_in[2] => dm_data_out[4].DATAIN
dm_data_in[3] => dm_data_out[7].DATAIN
dm_data_in[3] => dm_data_out[6].DATAIN
dq_data_out[0] <= dq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[1] <= dq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[2] <= dq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[3] <= dq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[4] <= dq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[5] <= dq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[6] <= dq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[7] <= dq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[8] <= dq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[9] <= dq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[10] <= dq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[11] <= dq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[12] <= dq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[13] <= dq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[14] <= dq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[15] <= dq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[16] <= dq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[17] <= dq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[18] <= dq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[19] <= dq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[20] <= dq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[21] <= dq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[22] <= dq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[23] <= dq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[24] <= dq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[25] <= dq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[26] <= dq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[27] <= dq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[28] <= dq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[29] <= dq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[30] <= dq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[31] <= dq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[32] <= dq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[33] <= dq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[34] <= dq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[35] <= dq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[36] <= dq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[37] <= dq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[38] <= dq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[39] <= dq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[40] <= dq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[41] <= dq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[42] <= dq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[43] <= dq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[44] <= dq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[45] <= dq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[46] <= dq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[47] <= dq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[48] <= dq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[49] <= dq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[50] <= dq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[51] <= dq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[52] <= dq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[53] <= dq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[54] <= dq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[55] <= dq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[56] <= dq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[57] <= dq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[58] <= dq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[59] <= dq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[60] <= dq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[61] <= dq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[62] <= dq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
dq_data_out[63] <= dq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[0] <= dm_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[1] <= dm_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[2] <= dm_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[3] <= dm_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[4] <= dm_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[5] <= dm_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[6] <= dm_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dm_data_out[7] <= dm_data_in[3].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i
ck => cntr_shadow[3][0].CLK
ck => cntr_shadow[3][1].CLK
ck => cntr_shadow[3][2].CLK
ck => cntr_shadow[3][3].CLK
ck => cntr_shadow[3][4].CLK
ck => cntr_shadow[3][5].CLK
ck => cntr_shadow[3][6].CLK
ck => cntr_shadow[3][7].CLK
ck => cntr_shadow[2][0].CLK
ck => cntr_shadow[2][1].CLK
ck => cntr_shadow[2][2].CLK
ck => cntr_shadow[2][3].CLK
ck => cntr_shadow[2][4].CLK
ck => cntr_shadow[2][5].CLK
ck => cntr_shadow[2][6].CLK
ck => cntr_shadow[2][7].CLK
ck => cntr_shadow[1][0].CLK
ck => cntr_shadow[1][1].CLK
ck => cntr_shadow[1][2].CLK
ck => cntr_shadow[1][3].CLK
ck => cntr_shadow[1][4].CLK
ck => cntr_shadow[1][5].CLK
ck => cntr_shadow[1][6].CLK
ck => cntr_shadow[1][7].CLK
ck => cntr_shadow[0][0].CLK
ck => cntr_shadow[0][1].CLK
ck => cntr_shadow[0][2].CLK
ck => cntr_shadow[0][3].CLK
ck => cntr_shadow[0][4].CLK
ck => cntr_shadow[0][5].CLK
ck => cntr_shadow[0][6].CLK
ck => cntr_shadow[0][7].CLK
ck => jump_pointers[3][0].CLK
ck => jump_pointers[3][1].CLK
ck => jump_pointers[3][2].CLK
ck => jump_pointers[3][3].CLK
ck => jump_pointers[3][4].CLK
ck => jump_pointers[3][5].CLK
ck => jump_pointers[3][6].CLK
ck => jump_pointers[3][7].CLK
ck => jump_pointers[2][0].CLK
ck => jump_pointers[2][1].CLK
ck => jump_pointers[2][2].CLK
ck => jump_pointers[2][3].CLK
ck => jump_pointers[2][4].CLK
ck => jump_pointers[2][5].CLK
ck => jump_pointers[2][6].CLK
ck => jump_pointers[2][7].CLK
ck => jump_pointers[1][0].CLK
ck => jump_pointers[1][1].CLK
ck => jump_pointers[1][2].CLK
ck => jump_pointers[1][3].CLK
ck => jump_pointers[1][4].CLK
ck => jump_pointers[1][5].CLK
ck => jump_pointers[1][6].CLK
ck => jump_pointers[1][7].CLK
ck => jump_pointers[0][0].CLK
ck => jump_pointers[0][1].CLK
ck => jump_pointers[0][2].CLK
ck => jump_pointers[0][3].CLK
ck => jump_pointers[0][4].CLK
ck => jump_pointers[0][5].CLK
ck => jump_pointers[0][6].CLK
ck => jump_pointers[0][7].CLK
ck => cntr[3][0].CLK
ck => cntr[3][1].CLK
ck => cntr[3][2].CLK
ck => cntr[3][3].CLK
ck => cntr[3][4].CLK
ck => cntr[3][5].CLK
ck => cntr[3][6].CLK
ck => cntr[3][7].CLK
ck => cntr[2][0].CLK
ck => cntr[2][1].CLK
ck => cntr[2][2].CLK
ck => cntr[2][3].CLK
ck => cntr[2][4].CLK
ck => cntr[2][5].CLK
ck => cntr[2][6].CLK
ck => cntr[2][7].CLK
ck => cntr[1][0].CLK
ck => cntr[1][1].CLK
ck => cntr[1][2].CLK
ck => cntr[1][3].CLK
ck => cntr[1][4].CLK
ck => cntr[1][5].CLK
ck => cntr[1][6].CLK
ck => cntr[1][7].CLK
ck => cntr[0][0].CLK
ck => cntr[0][1].CLK
ck => cntr[0][2].CLK
ck => cntr[0][3].CLK
ck => cntr[0][4].CLK
ck => cntr[0][5].CLK
ck => cntr[0][6].CLK
ck => cntr[0][7].CLK
reset_n => cntr_shadow[3][0].ACLR
reset_n => cntr_shadow[3][1].ACLR
reset_n => cntr_shadow[3][2].ACLR
reset_n => cntr_shadow[3][3].ACLR
reset_n => cntr_shadow[3][4].ACLR
reset_n => cntr_shadow[3][5].ACLR
reset_n => cntr_shadow[3][6].ACLR
reset_n => cntr_shadow[3][7].ACLR
reset_n => cntr_shadow[2][0].ACLR
reset_n => cntr_shadow[2][1].ACLR
reset_n => cntr_shadow[2][2].ACLR
reset_n => cntr_shadow[2][3].ACLR
reset_n => cntr_shadow[2][4].ACLR
reset_n => cntr_shadow[2][5].ACLR
reset_n => cntr_shadow[2][6].ACLR
reset_n => cntr_shadow[2][7].ACLR
reset_n => cntr_shadow[1][0].ACLR
reset_n => cntr_shadow[1][1].ACLR
reset_n => cntr_shadow[1][2].ACLR
reset_n => cntr_shadow[1][3].ACLR
reset_n => cntr_shadow[1][4].ACLR
reset_n => cntr_shadow[1][5].ACLR
reset_n => cntr_shadow[1][6].ACLR
reset_n => cntr_shadow[1][7].ACLR
reset_n => cntr_shadow[0][0].ACLR
reset_n => cntr_shadow[0][1].ACLR
reset_n => cntr_shadow[0][2].ACLR
reset_n => cntr_shadow[0][3].ACLR
reset_n => cntr_shadow[0][4].ACLR
reset_n => cntr_shadow[0][5].ACLR
reset_n => cntr_shadow[0][6].ACLR
reset_n => cntr_shadow[0][7].ACLR
reset_n => jump_pointers[3][0].ACLR
reset_n => jump_pointers[3][1].ACLR
reset_n => jump_pointers[3][2].ACLR
reset_n => jump_pointers[3][3].ACLR
reset_n => jump_pointers[3][4].ACLR
reset_n => jump_pointers[3][5].ACLR
reset_n => jump_pointers[3][6].ACLR
reset_n => jump_pointers[3][7].ACLR
reset_n => jump_pointers[2][0].ACLR
reset_n => jump_pointers[2][1].ACLR
reset_n => jump_pointers[2][2].ACLR
reset_n => jump_pointers[2][3].ACLR
reset_n => jump_pointers[2][4].ACLR
reset_n => jump_pointers[2][5].ACLR
reset_n => jump_pointers[2][6].ACLR
reset_n => jump_pointers[2][7].ACLR
reset_n => jump_pointers[1][0].ACLR
reset_n => jump_pointers[1][1].ACLR
reset_n => jump_pointers[1][2].ACLR
reset_n => jump_pointers[1][3].ACLR
reset_n => jump_pointers[1][4].ACLR
reset_n => jump_pointers[1][5].ACLR
reset_n => jump_pointers[1][6].ACLR
reset_n => jump_pointers[1][7].ACLR
reset_n => jump_pointers[0][0].ACLR
reset_n => jump_pointers[0][1].ACLR
reset_n => jump_pointers[0][2].ACLR
reset_n => jump_pointers[0][3].ACLR
reset_n => jump_pointers[0][4].ACLR
reset_n => jump_pointers[0][5].ACLR
reset_n => jump_pointers[0][6].ACLR
reset_n => jump_pointers[0][7].ACLR
reset_n => cntr[3][0].ACLR
reset_n => cntr[3][1].ACLR
reset_n => cntr[3][2].ACLR
reset_n => cntr[3][3].ACLR
reset_n => cntr[3][4].ACLR
reset_n => cntr[3][5].ACLR
reset_n => cntr[3][6].ACLR
reset_n => cntr[3][7].ACLR
reset_n => cntr[0][0].ACLR
reset_n => cntr[0][1].ACLR
reset_n => cntr[0][2].ACLR
reset_n => cntr[0][3].ACLR
reset_n => cntr[0][4].ACLR
reset_n => cntr[0][5].ACLR
reset_n => cntr[0][6].ACLR
reset_n => cntr[0][7].ACLR
reset_n => cntr[1][0].ACLR
reset_n => cntr[1][1].ACLR
reset_n => cntr[1][2].ACLR
reset_n => cntr[1][3].ACLR
reset_n => cntr[1][4].ACLR
reset_n => cntr[1][5].ACLR
reset_n => cntr[1][6].ACLR
reset_n => cntr[1][7].ACLR
reset_n => cntr[2][0].ACLR
reset_n => cntr[2][1].ACLR
reset_n => cntr[2][2].ACLR
reset_n => cntr[2][3].ACLR
reset_n => cntr[2][4].ACLR
reset_n => cntr[2][5].ACLR
reset_n => cntr[2][6].ACLR
reset_n => cntr[2][7].ACLR
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[0] => cntr_shadow.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[1] => cntr_shadow.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[2] => cntr_shadow.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[3] => cntr_shadow.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[4] => cntr_shadow.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[5] => cntr_shadow.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[6] => cntr_shadow.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_value[7] => cntr_shadow.DATAB
cntr_load => always0.IN1
cntr_load => always1.IN1
cntr_load => always2.IN1
cntr_load => always3.IN1
cntr_load => cntr_shadow[3][0].ENA
cntr_load => cntr_shadow[0][7].ENA
cntr_load => cntr_shadow[0][6].ENA
cntr_load => cntr_shadow[0][5].ENA
cntr_load => cntr_shadow[0][4].ENA
cntr_load => cntr_shadow[0][3].ENA
cntr_load => cntr_shadow[0][2].ENA
cntr_load => cntr_shadow[0][1].ENA
cntr_load => cntr_shadow[0][0].ENA
cntr_load => cntr_shadow[1][7].ENA
cntr_load => cntr_shadow[1][6].ENA
cntr_load => cntr_shadow[1][5].ENA
cntr_load => cntr_shadow[1][4].ENA
cntr_load => cntr_shadow[1][3].ENA
cntr_load => cntr_shadow[1][2].ENA
cntr_load => cntr_shadow[1][1].ENA
cntr_load => cntr_shadow[1][0].ENA
cntr_load => cntr_shadow[2][7].ENA
cntr_load => cntr_shadow[2][6].ENA
cntr_load => cntr_shadow[2][5].ENA
cntr_load => cntr_shadow[2][4].ENA
cntr_load => cntr_shadow[2][3].ENA
cntr_load => cntr_shadow[2][2].ENA
cntr_load => cntr_shadow[2][1].ENA
cntr_load => cntr_shadow[2][0].ENA
cntr_load => cntr_shadow[3][7].ENA
cntr_load => cntr_shadow[3][6].ENA
cntr_load => cntr_shadow[3][5].ENA
cntr_load => cntr_shadow[3][4].ENA
cntr_load => cntr_shadow[3][3].ENA
cntr_load => cntr_shadow[3][2].ENA
cntr_load => cntr_shadow[3][1].ENA
reg_select[0] => Mux0.IN1
reg_select[0] => Mux1.IN1
reg_select[0] => Mux2.IN1
reg_select[0] => Mux3.IN1
reg_select[0] => Mux4.IN1
reg_select[0] => Mux5.IN1
reg_select[0] => Mux6.IN1
reg_select[0] => Mux7.IN1
reg_select[0] => Mux8.IN1
reg_select[0] => Equal2.IN31
reg_select[0] => Equal5.IN0
reg_select[0] => Equal8.IN31
reg_select[0] => Equal11.IN1
reg_select[1] => Mux0.IN0
reg_select[1] => Mux1.IN0
reg_select[1] => Mux2.IN0
reg_select[1] => Mux3.IN0
reg_select[1] => Mux4.IN0
reg_select[1] => Mux5.IN0
reg_select[1] => Mux6.IN0
reg_select[1] => Mux7.IN0
reg_select[1] => Mux8.IN0
reg_select[1] => Equal2.IN30
reg_select[1] => Equal5.IN31
reg_select[1] => Equal8.IN0
reg_select[1] => Equal11.IN0
reg_load_select[0] => Equal1.IN31
reg_load_select[0] => Equal4.IN0
reg_load_select[0] => Equal7.IN31
reg_load_select[0] => Equal10.IN1
reg_load_select[0] => Equal12.IN1
reg_load_select[0] => Equal13.IN0
reg_load_select[0] => Equal14.IN1
reg_load_select[0] => Equal15.IN1
reg_load_select[1] => Equal1.IN30
reg_load_select[1] => Equal4.IN31
reg_load_select[1] => Equal7.IN0
reg_load_select[1] => Equal10.IN0
reg_load_select[1] => Equal12.IN0
reg_load_select[1] => Equal13.IN1
reg_load_select[1] => Equal14.IN0
reg_load_select[1] => Equal15.IN0
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[0] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[1] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[2] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[3] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[4] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[5] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[6] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_value[7] => jump_pointers.DATAB
jump_load => jump_pointers[0][7].ENA
jump_load => jump_pointers[0][6].ENA
jump_load => jump_pointers[0][5].ENA
jump_load => jump_pointers[0][4].ENA
jump_load => jump_pointers[0][3].ENA
jump_load => jump_pointers[0][2].ENA
jump_load => jump_pointers[0][1].ENA
jump_load => jump_pointers[0][0].ENA
jump_load => jump_pointers[1][7].ENA
jump_load => jump_pointers[1][6].ENA
jump_load => jump_pointers[1][5].ENA
jump_load => jump_pointers[1][4].ENA
jump_load => jump_pointers[1][3].ENA
jump_load => jump_pointers[1][2].ENA
jump_load => jump_pointers[1][1].ENA
jump_load => jump_pointers[1][0].ENA
jump_load => jump_pointers[2][7].ENA
jump_load => jump_pointers[2][6].ENA
jump_load => jump_pointers[2][5].ENA
jump_load => jump_pointers[2][4].ENA
jump_load => jump_pointers[2][3].ENA
jump_load => jump_pointers[2][2].ENA
jump_load => jump_pointers[2][1].ENA
jump_load => jump_pointers[2][0].ENA
jump_load => jump_pointers[3][7].ENA
jump_load => jump_pointers[3][6].ENA
jump_load => jump_pointers[3][5].ENA
jump_load => jump_pointers[3][4].ENA
jump_load => jump_pointers[3][3].ENA
jump_load => jump_pointers[3][2].ENA
jump_load => jump_pointers[3][1].ENA
jump_load => jump_pointers[3][0].ENA
jump_check => jump_taken.IN1
jump_check => always0.IN1
jump_check => always1.IN1
jump_check => always2.IN1
jump_check => always3.IN1
jump_taken <= jump_taken.DB_MAX_OUTPUT_PORT_TYPE
jump_address[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
jump_address[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
jump_address[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
jump_address[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
jump_address[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
jump_address[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
jump_address[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
jump_address[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cntr_3[0] <= cntr[3][0].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[1] <= cntr[3][1].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[2] <= cntr[3][2].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[3] <= cntr[3][3].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[4] <= cntr[3][4].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[5] <= cntr[3][5].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[6] <= cntr[3][6].DB_MAX_OUTPUT_PORT_TYPE
cntr_3[7] <= cntr[3][7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[0] <= jump_pointers[0][0].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[1] <= jump_pointers[0][1].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[2] <= jump_pointers[0][2].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[3] <= jump_pointers[0][3].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[4] <= jump_pointers[0][4].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[5] <= jump_pointers[0][5].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[6] <= jump_pointers[0][6].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_0_export[7] <= jump_pointers[0][7].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[0] <= jump_pointers[1][0].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[1] <= jump_pointers[1][1].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[2] <= jump_pointers[1][2].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[3] <= jump_pointers[1][3].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[4] <= jump_pointers[1][4].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[5] <= jump_pointers[1][5].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[6] <= jump_pointers[1][6].DB_MAX_OUTPUT_PORT_TYPE
jump_ptr_1_export[7] <= jump_pointers[1][7].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[0] <= cntr[0][0].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[1] <= cntr[0][1].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[2] <= cntr[0][2].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[3] <= cntr[0][3].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[4] <= cntr[0][4].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[5] <= cntr[0][5].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[6] <= cntr[0][6].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_0_export[7] <= cntr[0][7].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[0] <= cntr[1][0].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[1] <= cntr[1][1].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[2] <= cntr[1][2].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[3] <= cntr[1][3].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[4] <= cntr[1][4].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[5] <= cntr[1][5].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[6] <= cntr[1][6].DB_MAX_OUTPUT_PORT_TYPE
jump_cntr_1_export[7] <= cntr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i
datain[0] => dataout.DATAA
datain[1] => dataout.DATAA
datain[2] => dataout.DATAA
datain[3] => dataout.DATAA
datain[4] => dataout.DATAA
datain[5] => dataout.DATAA
datain[6] => dataout.DATAA
datain[7] => dataout.DATAA
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
sel[0] => Decoder0.IN0
sel[1] => ~NO_FANOUT~
sel[2] => ~NO_FANOUT~
sel[3] => ~NO_FANOUT~
sel[4] => ~NO_FANOUT~
sel[5] => ~NO_FANOUT~
sel[6] => ~NO_FANOUT~
sel[7] => ~NO_FANOUT~
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
clk1 => clk1.IN1
reset1 => ~NO_FANOUT~
clken1 => clken1.IN1
s1_address[0] => s1_address[0].IN1
s1_address[1] => s1_address[1].IN1
s1_address[2] => s1_address[2].IN1
s1_address[3] => s1_address[3].IN1
s1_address[4] => s1_address[4].IN1
s1_address[5] => s1_address[5].IN1
s1_address[6] => s1_address[6].IN1
s1_address[7] => s1_address[7].IN1
s1_address[8] => s1_address[8].IN1
s1_address[9] => s1_address[9].IN1
s1_address[10] => s1_address[10].IN1
s1_address[11] => s1_address[11].IN1
s1_be[0] => s1_be[0].IN1
s1_be[1] => s1_be[1].IN1
s1_be[2] => s1_be[2].IN1
s1_be[3] => s1_be[3].IN1
s1_chipselect => wren.IN0
s1_write => wren.IN1
s1_writedata[0] => s1_writedata[0].IN1
s1_writedata[1] => s1_writedata[1].IN1
s1_writedata[2] => s1_writedata[2].IN1
s1_writedata[3] => s1_writedata[3].IN1
s1_writedata[4] => s1_writedata[4].IN1
s1_writedata[5] => s1_writedata[5].IN1
s1_writedata[6] => s1_writedata[6].IN1
s1_writedata[7] => s1_writedata[7].IN1
s1_writedata[8] => s1_writedata[8].IN1
s1_writedata[9] => s1_writedata[9].IN1
s1_writedata[10] => s1_writedata[10].IN1
s1_writedata[11] => s1_writedata[11].IN1
s1_writedata[12] => s1_writedata[12].IN1
s1_writedata[13] => s1_writedata[13].IN1
s1_writedata[14] => s1_writedata[14].IN1
s1_writedata[15] => s1_writedata[15].IN1
s1_writedata[16] => s1_writedata[16].IN1
s1_writedata[17] => s1_writedata[17].IN1
s1_writedata[18] => s1_writedata[18].IN1
s1_writedata[19] => s1_writedata[19].IN1
s1_writedata[20] => s1_writedata[20].IN1
s1_writedata[21] => s1_writedata[21].IN1
s1_writedata[22] => s1_writedata[22].IN1
s1_writedata[23] => s1_writedata[23].IN1
s1_writedata[24] => s1_writedata[24].IN1
s1_writedata[25] => s1_writedata[25].IN1
s1_writedata[26] => s1_writedata[26].IN1
s1_writedata[27] => s1_writedata[27].IN1
s1_writedata[28] => s1_writedata[28].IN1
s1_writedata[29] => s1_writedata[29].IN1
s1_writedata[30] => s1_writedata[30].IN1
s1_writedata[31] => s1_writedata[31].IN1
s1_readdata[0] <= altsyncram:the_altsyncram.q_a
s1_readdata[1] <= altsyncram:the_altsyncram.q_a
s1_readdata[2] <= altsyncram:the_altsyncram.q_a
s1_readdata[3] <= altsyncram:the_altsyncram.q_a
s1_readdata[4] <= altsyncram:the_altsyncram.q_a
s1_readdata[5] <= altsyncram:the_altsyncram.q_a
s1_readdata[6] <= altsyncram:the_altsyncram.q_a
s1_readdata[7] <= altsyncram:the_altsyncram.q_a
s1_readdata[8] <= altsyncram:the_altsyncram.q_a
s1_readdata[9] <= altsyncram:the_altsyncram.q_a
s1_readdata[10] <= altsyncram:the_altsyncram.q_a
s1_readdata[11] <= altsyncram:the_altsyncram.q_a
s1_readdata[12] <= altsyncram:the_altsyncram.q_a
s1_readdata[13] <= altsyncram:the_altsyncram.q_a
s1_readdata[14] <= altsyncram:the_altsyncram.q_a
s1_readdata[15] <= altsyncram:the_altsyncram.q_a
s1_readdata[16] <= altsyncram:the_altsyncram.q_a
s1_readdata[17] <= altsyncram:the_altsyncram.q_a
s1_readdata[18] <= altsyncram:the_altsyncram.q_a
s1_readdata[19] <= altsyncram:the_altsyncram.q_a
s1_readdata[20] <= altsyncram:the_altsyncram.q_a
s1_readdata[21] <= altsyncram:the_altsyncram.q_a
s1_readdata[22] <= altsyncram:the_altsyncram.q_a
s1_readdata[23] <= altsyncram:the_altsyncram.q_a
s1_readdata[24] <= altsyncram:the_altsyncram.q_a
s1_readdata[25] <= altsyncram:the_altsyncram.q_a
s1_readdata[26] <= altsyncram:the_altsyncram.q_a
s1_readdata[27] <= altsyncram:the_altsyncram.q_a
s1_readdata[28] <= altsyncram:the_altsyncram.q_a
s1_readdata[29] <= altsyncram:the_altsyncram.q_a
s1_readdata[30] <= altsyncram:the_altsyncram.q_a
s1_readdata[31] <= altsyncram:the_altsyncram.q_a


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
wren_a => altsyncram_tdl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tdl1:auto_generated.data_a[0]
data_a[1] => altsyncram_tdl1:auto_generated.data_a[1]
data_a[2] => altsyncram_tdl1:auto_generated.data_a[2]
data_a[3] => altsyncram_tdl1:auto_generated.data_a[3]
data_a[4] => altsyncram_tdl1:auto_generated.data_a[4]
data_a[5] => altsyncram_tdl1:auto_generated.data_a[5]
data_a[6] => altsyncram_tdl1:auto_generated.data_a[6]
data_a[7] => altsyncram_tdl1:auto_generated.data_a[7]
data_a[8] => altsyncram_tdl1:auto_generated.data_a[8]
data_a[9] => altsyncram_tdl1:auto_generated.data_a[9]
data_a[10] => altsyncram_tdl1:auto_generated.data_a[10]
data_a[11] => altsyncram_tdl1:auto_generated.data_a[11]
data_a[12] => altsyncram_tdl1:auto_generated.data_a[12]
data_a[13] => altsyncram_tdl1:auto_generated.data_a[13]
data_a[14] => altsyncram_tdl1:auto_generated.data_a[14]
data_a[15] => altsyncram_tdl1:auto_generated.data_a[15]
data_a[16] => altsyncram_tdl1:auto_generated.data_a[16]
data_a[17] => altsyncram_tdl1:auto_generated.data_a[17]
data_a[18] => altsyncram_tdl1:auto_generated.data_a[18]
data_a[19] => altsyncram_tdl1:auto_generated.data_a[19]
data_a[20] => altsyncram_tdl1:auto_generated.data_a[20]
data_a[21] => altsyncram_tdl1:auto_generated.data_a[21]
data_a[22] => altsyncram_tdl1:auto_generated.data_a[22]
data_a[23] => altsyncram_tdl1:auto_generated.data_a[23]
data_a[24] => altsyncram_tdl1:auto_generated.data_a[24]
data_a[25] => altsyncram_tdl1:auto_generated.data_a[25]
data_a[26] => altsyncram_tdl1:auto_generated.data_a[26]
data_a[27] => altsyncram_tdl1:auto_generated.data_a[27]
data_a[28] => altsyncram_tdl1:auto_generated.data_a[28]
data_a[29] => altsyncram_tdl1:auto_generated.data_a[29]
data_a[30] => altsyncram_tdl1:auto_generated.data_a[30]
data_a[31] => altsyncram_tdl1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tdl1:auto_generated.address_a[0]
address_a[1] => altsyncram_tdl1:auto_generated.address_a[1]
address_a[2] => altsyncram_tdl1:auto_generated.address_a[2]
address_a[3] => altsyncram_tdl1:auto_generated.address_a[3]
address_a[4] => altsyncram_tdl1:auto_generated.address_a[4]
address_a[5] => altsyncram_tdl1:auto_generated.address_a[5]
address_a[6] => altsyncram_tdl1:auto_generated.address_a[6]
address_a[7] => altsyncram_tdl1:auto_generated.address_a[7]
address_a[8] => altsyncram_tdl1:auto_generated.address_a[8]
address_a[9] => altsyncram_tdl1:auto_generated.address_a[9]
address_a[10] => altsyncram_tdl1:auto_generated.address_a[10]
address_a[11] => altsyncram_tdl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tdl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tdl1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_tdl1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_tdl1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_tdl1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_tdl1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tdl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tdl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tdl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tdl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tdl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tdl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tdl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tdl1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tdl1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tdl1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tdl1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tdl1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tdl1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tdl1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tdl1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tdl1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tdl1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tdl1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tdl1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tdl1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tdl1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tdl1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tdl1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tdl1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tdl1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tdl1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tdl1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tdl1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tdl1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tdl1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tdl1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tdl1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_tdl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0
avl_clk_out_clk_clk => avl_clk_out_clk_clk.IN52
cpu_inst_reset_n_reset_bridge_in_reset_reset => cpu_inst_reset_n_reset_bridge_in_reset_reset.IN52
cpu_inst_data_master_address[0] => cpu_inst_data_master_address[0].IN1
cpu_inst_data_master_address[1] => cpu_inst_data_master_address[1].IN1
cpu_inst_data_master_address[2] => cpu_inst_data_master_address[2].IN1
cpu_inst_data_master_address[3] => cpu_inst_data_master_address[3].IN1
cpu_inst_data_master_address[4] => cpu_inst_data_master_address[4].IN1
cpu_inst_data_master_address[5] => cpu_inst_data_master_address[5].IN1
cpu_inst_data_master_address[6] => cpu_inst_data_master_address[6].IN1
cpu_inst_data_master_address[7] => cpu_inst_data_master_address[7].IN1
cpu_inst_data_master_address[8] => cpu_inst_data_master_address[8].IN1
cpu_inst_data_master_address[9] => cpu_inst_data_master_address[9].IN1
cpu_inst_data_master_address[10] => cpu_inst_data_master_address[10].IN1
cpu_inst_data_master_address[11] => cpu_inst_data_master_address[11].IN1
cpu_inst_data_master_address[12] => cpu_inst_data_master_address[12].IN1
cpu_inst_data_master_address[13] => cpu_inst_data_master_address[13].IN1
cpu_inst_data_master_address[14] => cpu_inst_data_master_address[14].IN1
cpu_inst_data_master_address[15] => cpu_inst_data_master_address[15].IN1
cpu_inst_data_master_address[16] => cpu_inst_data_master_address[16].IN1
cpu_inst_data_master_address[17] => cpu_inst_data_master_address[17].IN1
cpu_inst_data_master_address[18] => cpu_inst_data_master_address[18].IN1
cpu_inst_data_master_address[19] => cpu_inst_data_master_address[19].IN1
cpu_inst_data_master_waitrequest <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_waitrequest
cpu_inst_data_master_byteenable[0] => cpu_inst_data_master_byteenable[0].IN1
cpu_inst_data_master_byteenable[1] => cpu_inst_data_master_byteenable[1].IN1
cpu_inst_data_master_byteenable[2] => cpu_inst_data_master_byteenable[2].IN1
cpu_inst_data_master_byteenable[3] => cpu_inst_data_master_byteenable[3].IN1
cpu_inst_data_master_read => cpu_inst_data_master_read.IN1
cpu_inst_data_master_readdata[0] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[1] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[2] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[3] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[4] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[5] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[6] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[7] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[8] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[9] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[10] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[11] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[12] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[13] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[14] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[15] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[16] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[17] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[18] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[19] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[20] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[21] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[22] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[23] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[24] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[25] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[26] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[27] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[28] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[29] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[30] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_readdata[31] <= altera_merlin_master_translator:cpu_inst_data_master_translator.av_readdata
cpu_inst_data_master_write => cpu_inst_data_master_write.IN1
cpu_inst_data_master_writedata[0] => cpu_inst_data_master_writedata[0].IN1
cpu_inst_data_master_writedata[1] => cpu_inst_data_master_writedata[1].IN1
cpu_inst_data_master_writedata[2] => cpu_inst_data_master_writedata[2].IN1
cpu_inst_data_master_writedata[3] => cpu_inst_data_master_writedata[3].IN1
cpu_inst_data_master_writedata[4] => cpu_inst_data_master_writedata[4].IN1
cpu_inst_data_master_writedata[5] => cpu_inst_data_master_writedata[5].IN1
cpu_inst_data_master_writedata[6] => cpu_inst_data_master_writedata[6].IN1
cpu_inst_data_master_writedata[7] => cpu_inst_data_master_writedata[7].IN1
cpu_inst_data_master_writedata[8] => cpu_inst_data_master_writedata[8].IN1
cpu_inst_data_master_writedata[9] => cpu_inst_data_master_writedata[9].IN1
cpu_inst_data_master_writedata[10] => cpu_inst_data_master_writedata[10].IN1
cpu_inst_data_master_writedata[11] => cpu_inst_data_master_writedata[11].IN1
cpu_inst_data_master_writedata[12] => cpu_inst_data_master_writedata[12].IN1
cpu_inst_data_master_writedata[13] => cpu_inst_data_master_writedata[13].IN1
cpu_inst_data_master_writedata[14] => cpu_inst_data_master_writedata[14].IN1
cpu_inst_data_master_writedata[15] => cpu_inst_data_master_writedata[15].IN1
cpu_inst_data_master_writedata[16] => cpu_inst_data_master_writedata[16].IN1
cpu_inst_data_master_writedata[17] => cpu_inst_data_master_writedata[17].IN1
cpu_inst_data_master_writedata[18] => cpu_inst_data_master_writedata[18].IN1
cpu_inst_data_master_writedata[19] => cpu_inst_data_master_writedata[19].IN1
cpu_inst_data_master_writedata[20] => cpu_inst_data_master_writedata[20].IN1
cpu_inst_data_master_writedata[21] => cpu_inst_data_master_writedata[21].IN1
cpu_inst_data_master_writedata[22] => cpu_inst_data_master_writedata[22].IN1
cpu_inst_data_master_writedata[23] => cpu_inst_data_master_writedata[23].IN1
cpu_inst_data_master_writedata[24] => cpu_inst_data_master_writedata[24].IN1
cpu_inst_data_master_writedata[25] => cpu_inst_data_master_writedata[25].IN1
cpu_inst_data_master_writedata[26] => cpu_inst_data_master_writedata[26].IN1
cpu_inst_data_master_writedata[27] => cpu_inst_data_master_writedata[27].IN1
cpu_inst_data_master_writedata[28] => cpu_inst_data_master_writedata[28].IN1
cpu_inst_data_master_writedata[29] => cpu_inst_data_master_writedata[29].IN1
cpu_inst_data_master_writedata[30] => cpu_inst_data_master_writedata[30].IN1
cpu_inst_data_master_writedata[31] => cpu_inst_data_master_writedata[31].IN1
cpu_inst_instruction_master_address[0] => cpu_inst_instruction_master_address[0].IN1
cpu_inst_instruction_master_address[1] => cpu_inst_instruction_master_address[1].IN1
cpu_inst_instruction_master_address[2] => cpu_inst_instruction_master_address[2].IN1
cpu_inst_instruction_master_address[3] => cpu_inst_instruction_master_address[3].IN1
cpu_inst_instruction_master_address[4] => cpu_inst_instruction_master_address[4].IN1
cpu_inst_instruction_master_address[5] => cpu_inst_instruction_master_address[5].IN1
cpu_inst_instruction_master_address[6] => cpu_inst_instruction_master_address[6].IN1
cpu_inst_instruction_master_address[7] => cpu_inst_instruction_master_address[7].IN1
cpu_inst_instruction_master_address[8] => cpu_inst_instruction_master_address[8].IN1
cpu_inst_instruction_master_address[9] => cpu_inst_instruction_master_address[9].IN1
cpu_inst_instruction_master_address[10] => cpu_inst_instruction_master_address[10].IN1
cpu_inst_instruction_master_address[11] => cpu_inst_instruction_master_address[11].IN1
cpu_inst_instruction_master_address[12] => cpu_inst_instruction_master_address[12].IN1
cpu_inst_instruction_master_address[13] => cpu_inst_instruction_master_address[13].IN1
cpu_inst_instruction_master_address[14] => cpu_inst_instruction_master_address[14].IN1
cpu_inst_instruction_master_address[15] => cpu_inst_instruction_master_address[15].IN1
cpu_inst_instruction_master_address[16] => cpu_inst_instruction_master_address[16].IN1
cpu_inst_instruction_master_waitrequest <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_waitrequest
cpu_inst_instruction_master_read => cpu_inst_instruction_master_read.IN1
cpu_inst_instruction_master_readdata[0] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[1] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[2] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[3] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[4] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[5] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[6] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[7] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[8] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[9] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[10] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[11] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[12] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[13] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[14] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[15] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[16] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[17] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[18] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[19] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[20] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[21] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[22] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[23] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[24] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[25] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[26] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[27] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[28] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[29] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[30] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
cpu_inst_instruction_master_readdata[31] <= altera_merlin_master_translator:cpu_inst_instruction_master_translator.av_readdata
sequencer_data_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_address
sequencer_data_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_write
sequencer_data_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_read
sequencer_data_mgr_inst_avl_readdata[0] => sequencer_data_mgr_inst_avl_readdata[0].IN1
sequencer_data_mgr_inst_avl_readdata[1] => sequencer_data_mgr_inst_avl_readdata[1].IN1
sequencer_data_mgr_inst_avl_readdata[2] => sequencer_data_mgr_inst_avl_readdata[2].IN1
sequencer_data_mgr_inst_avl_readdata[3] => sequencer_data_mgr_inst_avl_readdata[3].IN1
sequencer_data_mgr_inst_avl_readdata[4] => sequencer_data_mgr_inst_avl_readdata[4].IN1
sequencer_data_mgr_inst_avl_readdata[5] => sequencer_data_mgr_inst_avl_readdata[5].IN1
sequencer_data_mgr_inst_avl_readdata[6] => sequencer_data_mgr_inst_avl_readdata[6].IN1
sequencer_data_mgr_inst_avl_readdata[7] => sequencer_data_mgr_inst_avl_readdata[7].IN1
sequencer_data_mgr_inst_avl_readdata[8] => sequencer_data_mgr_inst_avl_readdata[8].IN1
sequencer_data_mgr_inst_avl_readdata[9] => sequencer_data_mgr_inst_avl_readdata[9].IN1
sequencer_data_mgr_inst_avl_readdata[10] => sequencer_data_mgr_inst_avl_readdata[10].IN1
sequencer_data_mgr_inst_avl_readdata[11] => sequencer_data_mgr_inst_avl_readdata[11].IN1
sequencer_data_mgr_inst_avl_readdata[12] => sequencer_data_mgr_inst_avl_readdata[12].IN1
sequencer_data_mgr_inst_avl_readdata[13] => sequencer_data_mgr_inst_avl_readdata[13].IN1
sequencer_data_mgr_inst_avl_readdata[14] => sequencer_data_mgr_inst_avl_readdata[14].IN1
sequencer_data_mgr_inst_avl_readdata[15] => sequencer_data_mgr_inst_avl_readdata[15].IN1
sequencer_data_mgr_inst_avl_readdata[16] => sequencer_data_mgr_inst_avl_readdata[16].IN1
sequencer_data_mgr_inst_avl_readdata[17] => sequencer_data_mgr_inst_avl_readdata[17].IN1
sequencer_data_mgr_inst_avl_readdata[18] => sequencer_data_mgr_inst_avl_readdata[18].IN1
sequencer_data_mgr_inst_avl_readdata[19] => sequencer_data_mgr_inst_avl_readdata[19].IN1
sequencer_data_mgr_inst_avl_readdata[20] => sequencer_data_mgr_inst_avl_readdata[20].IN1
sequencer_data_mgr_inst_avl_readdata[21] => sequencer_data_mgr_inst_avl_readdata[21].IN1
sequencer_data_mgr_inst_avl_readdata[22] => sequencer_data_mgr_inst_avl_readdata[22].IN1
sequencer_data_mgr_inst_avl_readdata[23] => sequencer_data_mgr_inst_avl_readdata[23].IN1
sequencer_data_mgr_inst_avl_readdata[24] => sequencer_data_mgr_inst_avl_readdata[24].IN1
sequencer_data_mgr_inst_avl_readdata[25] => sequencer_data_mgr_inst_avl_readdata[25].IN1
sequencer_data_mgr_inst_avl_readdata[26] => sequencer_data_mgr_inst_avl_readdata[26].IN1
sequencer_data_mgr_inst_avl_readdata[27] => sequencer_data_mgr_inst_avl_readdata[27].IN1
sequencer_data_mgr_inst_avl_readdata[28] => sequencer_data_mgr_inst_avl_readdata[28].IN1
sequencer_data_mgr_inst_avl_readdata[29] => sequencer_data_mgr_inst_avl_readdata[29].IN1
sequencer_data_mgr_inst_avl_readdata[30] => sequencer_data_mgr_inst_avl_readdata[30].IN1
sequencer_data_mgr_inst_avl_readdata[31] => sequencer_data_mgr_inst_avl_readdata[31].IN1
sequencer_data_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator.av_writedata
sequencer_data_mgr_inst_avl_waitrequest => sequencer_data_mgr_inst_avl_waitrequest.IN1
sequencer_mem_s1_address[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[4] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[5] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[6] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[7] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[8] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[9] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[10] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_address[11] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_address
sequencer_mem_s1_write <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_write
sequencer_mem_s1_readdata[0] => sequencer_mem_s1_readdata[0].IN1
sequencer_mem_s1_readdata[1] => sequencer_mem_s1_readdata[1].IN1
sequencer_mem_s1_readdata[2] => sequencer_mem_s1_readdata[2].IN1
sequencer_mem_s1_readdata[3] => sequencer_mem_s1_readdata[3].IN1
sequencer_mem_s1_readdata[4] => sequencer_mem_s1_readdata[4].IN1
sequencer_mem_s1_readdata[5] => sequencer_mem_s1_readdata[5].IN1
sequencer_mem_s1_readdata[6] => sequencer_mem_s1_readdata[6].IN1
sequencer_mem_s1_readdata[7] => sequencer_mem_s1_readdata[7].IN1
sequencer_mem_s1_readdata[8] => sequencer_mem_s1_readdata[8].IN1
sequencer_mem_s1_readdata[9] => sequencer_mem_s1_readdata[9].IN1
sequencer_mem_s1_readdata[10] => sequencer_mem_s1_readdata[10].IN1
sequencer_mem_s1_readdata[11] => sequencer_mem_s1_readdata[11].IN1
sequencer_mem_s1_readdata[12] => sequencer_mem_s1_readdata[12].IN1
sequencer_mem_s1_readdata[13] => sequencer_mem_s1_readdata[13].IN1
sequencer_mem_s1_readdata[14] => sequencer_mem_s1_readdata[14].IN1
sequencer_mem_s1_readdata[15] => sequencer_mem_s1_readdata[15].IN1
sequencer_mem_s1_readdata[16] => sequencer_mem_s1_readdata[16].IN1
sequencer_mem_s1_readdata[17] => sequencer_mem_s1_readdata[17].IN1
sequencer_mem_s1_readdata[18] => sequencer_mem_s1_readdata[18].IN1
sequencer_mem_s1_readdata[19] => sequencer_mem_s1_readdata[19].IN1
sequencer_mem_s1_readdata[20] => sequencer_mem_s1_readdata[20].IN1
sequencer_mem_s1_readdata[21] => sequencer_mem_s1_readdata[21].IN1
sequencer_mem_s1_readdata[22] => sequencer_mem_s1_readdata[22].IN1
sequencer_mem_s1_readdata[23] => sequencer_mem_s1_readdata[23].IN1
sequencer_mem_s1_readdata[24] => sequencer_mem_s1_readdata[24].IN1
sequencer_mem_s1_readdata[25] => sequencer_mem_s1_readdata[25].IN1
sequencer_mem_s1_readdata[26] => sequencer_mem_s1_readdata[26].IN1
sequencer_mem_s1_readdata[27] => sequencer_mem_s1_readdata[27].IN1
sequencer_mem_s1_readdata[28] => sequencer_mem_s1_readdata[28].IN1
sequencer_mem_s1_readdata[29] => sequencer_mem_s1_readdata[29].IN1
sequencer_mem_s1_readdata[30] => sequencer_mem_s1_readdata[30].IN1
sequencer_mem_s1_readdata[31] => sequencer_mem_s1_readdata[31].IN1
sequencer_mem_s1_writedata[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[4] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[5] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[6] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[7] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[8] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[9] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[10] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[11] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[12] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[13] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[14] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[15] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[16] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[17] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[18] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[19] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[20] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[21] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[22] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[23] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[24] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[25] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[26] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[27] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[28] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[29] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[30] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_writedata[31] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_writedata
sequencer_mem_s1_byteenable[0] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[1] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[2] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_byteenable[3] <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_byteenable
sequencer_mem_s1_chipselect <= altera_merlin_slave_translator:sequencer_mem_s1_translator.av_chipselect
sequencer_phy_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_address
sequencer_phy_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_write
sequencer_phy_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_read
sequencer_phy_mgr_inst_avl_readdata[0] => sequencer_phy_mgr_inst_avl_readdata[0].IN1
sequencer_phy_mgr_inst_avl_readdata[1] => sequencer_phy_mgr_inst_avl_readdata[1].IN1
sequencer_phy_mgr_inst_avl_readdata[2] => sequencer_phy_mgr_inst_avl_readdata[2].IN1
sequencer_phy_mgr_inst_avl_readdata[3] => sequencer_phy_mgr_inst_avl_readdata[3].IN1
sequencer_phy_mgr_inst_avl_readdata[4] => sequencer_phy_mgr_inst_avl_readdata[4].IN1
sequencer_phy_mgr_inst_avl_readdata[5] => sequencer_phy_mgr_inst_avl_readdata[5].IN1
sequencer_phy_mgr_inst_avl_readdata[6] => sequencer_phy_mgr_inst_avl_readdata[6].IN1
sequencer_phy_mgr_inst_avl_readdata[7] => sequencer_phy_mgr_inst_avl_readdata[7].IN1
sequencer_phy_mgr_inst_avl_readdata[8] => sequencer_phy_mgr_inst_avl_readdata[8].IN1
sequencer_phy_mgr_inst_avl_readdata[9] => sequencer_phy_mgr_inst_avl_readdata[9].IN1
sequencer_phy_mgr_inst_avl_readdata[10] => sequencer_phy_mgr_inst_avl_readdata[10].IN1
sequencer_phy_mgr_inst_avl_readdata[11] => sequencer_phy_mgr_inst_avl_readdata[11].IN1
sequencer_phy_mgr_inst_avl_readdata[12] => sequencer_phy_mgr_inst_avl_readdata[12].IN1
sequencer_phy_mgr_inst_avl_readdata[13] => sequencer_phy_mgr_inst_avl_readdata[13].IN1
sequencer_phy_mgr_inst_avl_readdata[14] => sequencer_phy_mgr_inst_avl_readdata[14].IN1
sequencer_phy_mgr_inst_avl_readdata[15] => sequencer_phy_mgr_inst_avl_readdata[15].IN1
sequencer_phy_mgr_inst_avl_readdata[16] => sequencer_phy_mgr_inst_avl_readdata[16].IN1
sequencer_phy_mgr_inst_avl_readdata[17] => sequencer_phy_mgr_inst_avl_readdata[17].IN1
sequencer_phy_mgr_inst_avl_readdata[18] => sequencer_phy_mgr_inst_avl_readdata[18].IN1
sequencer_phy_mgr_inst_avl_readdata[19] => sequencer_phy_mgr_inst_avl_readdata[19].IN1
sequencer_phy_mgr_inst_avl_readdata[20] => sequencer_phy_mgr_inst_avl_readdata[20].IN1
sequencer_phy_mgr_inst_avl_readdata[21] => sequencer_phy_mgr_inst_avl_readdata[21].IN1
sequencer_phy_mgr_inst_avl_readdata[22] => sequencer_phy_mgr_inst_avl_readdata[22].IN1
sequencer_phy_mgr_inst_avl_readdata[23] => sequencer_phy_mgr_inst_avl_readdata[23].IN1
sequencer_phy_mgr_inst_avl_readdata[24] => sequencer_phy_mgr_inst_avl_readdata[24].IN1
sequencer_phy_mgr_inst_avl_readdata[25] => sequencer_phy_mgr_inst_avl_readdata[25].IN1
sequencer_phy_mgr_inst_avl_readdata[26] => sequencer_phy_mgr_inst_avl_readdata[26].IN1
sequencer_phy_mgr_inst_avl_readdata[27] => sequencer_phy_mgr_inst_avl_readdata[27].IN1
sequencer_phy_mgr_inst_avl_readdata[28] => sequencer_phy_mgr_inst_avl_readdata[28].IN1
sequencer_phy_mgr_inst_avl_readdata[29] => sequencer_phy_mgr_inst_avl_readdata[29].IN1
sequencer_phy_mgr_inst_avl_readdata[30] => sequencer_phy_mgr_inst_avl_readdata[30].IN1
sequencer_phy_mgr_inst_avl_readdata[31] => sequencer_phy_mgr_inst_avl_readdata[31].IN1
sequencer_phy_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator.av_writedata
sequencer_phy_mgr_inst_avl_waitrequest => sequencer_phy_mgr_inst_avl_waitrequest.IN1
sequencer_reg_file_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_address
sequencer_reg_file_inst_avl_write <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_write
sequencer_reg_file_inst_avl_read <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_read
sequencer_reg_file_inst_avl_readdata[0] => sequencer_reg_file_inst_avl_readdata[0].IN1
sequencer_reg_file_inst_avl_readdata[1] => sequencer_reg_file_inst_avl_readdata[1].IN1
sequencer_reg_file_inst_avl_readdata[2] => sequencer_reg_file_inst_avl_readdata[2].IN1
sequencer_reg_file_inst_avl_readdata[3] => sequencer_reg_file_inst_avl_readdata[3].IN1
sequencer_reg_file_inst_avl_readdata[4] => sequencer_reg_file_inst_avl_readdata[4].IN1
sequencer_reg_file_inst_avl_readdata[5] => sequencer_reg_file_inst_avl_readdata[5].IN1
sequencer_reg_file_inst_avl_readdata[6] => sequencer_reg_file_inst_avl_readdata[6].IN1
sequencer_reg_file_inst_avl_readdata[7] => sequencer_reg_file_inst_avl_readdata[7].IN1
sequencer_reg_file_inst_avl_readdata[8] => sequencer_reg_file_inst_avl_readdata[8].IN1
sequencer_reg_file_inst_avl_readdata[9] => sequencer_reg_file_inst_avl_readdata[9].IN1
sequencer_reg_file_inst_avl_readdata[10] => sequencer_reg_file_inst_avl_readdata[10].IN1
sequencer_reg_file_inst_avl_readdata[11] => sequencer_reg_file_inst_avl_readdata[11].IN1
sequencer_reg_file_inst_avl_readdata[12] => sequencer_reg_file_inst_avl_readdata[12].IN1
sequencer_reg_file_inst_avl_readdata[13] => sequencer_reg_file_inst_avl_readdata[13].IN1
sequencer_reg_file_inst_avl_readdata[14] => sequencer_reg_file_inst_avl_readdata[14].IN1
sequencer_reg_file_inst_avl_readdata[15] => sequencer_reg_file_inst_avl_readdata[15].IN1
sequencer_reg_file_inst_avl_readdata[16] => sequencer_reg_file_inst_avl_readdata[16].IN1
sequencer_reg_file_inst_avl_readdata[17] => sequencer_reg_file_inst_avl_readdata[17].IN1
sequencer_reg_file_inst_avl_readdata[18] => sequencer_reg_file_inst_avl_readdata[18].IN1
sequencer_reg_file_inst_avl_readdata[19] => sequencer_reg_file_inst_avl_readdata[19].IN1
sequencer_reg_file_inst_avl_readdata[20] => sequencer_reg_file_inst_avl_readdata[20].IN1
sequencer_reg_file_inst_avl_readdata[21] => sequencer_reg_file_inst_avl_readdata[21].IN1
sequencer_reg_file_inst_avl_readdata[22] => sequencer_reg_file_inst_avl_readdata[22].IN1
sequencer_reg_file_inst_avl_readdata[23] => sequencer_reg_file_inst_avl_readdata[23].IN1
sequencer_reg_file_inst_avl_readdata[24] => sequencer_reg_file_inst_avl_readdata[24].IN1
sequencer_reg_file_inst_avl_readdata[25] => sequencer_reg_file_inst_avl_readdata[25].IN1
sequencer_reg_file_inst_avl_readdata[26] => sequencer_reg_file_inst_avl_readdata[26].IN1
sequencer_reg_file_inst_avl_readdata[27] => sequencer_reg_file_inst_avl_readdata[27].IN1
sequencer_reg_file_inst_avl_readdata[28] => sequencer_reg_file_inst_avl_readdata[28].IN1
sequencer_reg_file_inst_avl_readdata[29] => sequencer_reg_file_inst_avl_readdata[29].IN1
sequencer_reg_file_inst_avl_readdata[30] => sequencer_reg_file_inst_avl_readdata[30].IN1
sequencer_reg_file_inst_avl_readdata[31] => sequencer_reg_file_inst_avl_readdata[31].IN1
sequencer_reg_file_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_writedata
sequencer_reg_file_inst_avl_byteenable[0] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[1] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[2] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_byteenable[3] <= altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator.av_byteenable
sequencer_reg_file_inst_avl_waitrequest => sequencer_reg_file_inst_avl_waitrequest.IN1
sequencer_rw_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_address
sequencer_rw_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_write
sequencer_rw_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_read
sequencer_rw_mgr_inst_avl_readdata[0] => sequencer_rw_mgr_inst_avl_readdata[0].IN1
sequencer_rw_mgr_inst_avl_readdata[1] => sequencer_rw_mgr_inst_avl_readdata[1].IN1
sequencer_rw_mgr_inst_avl_readdata[2] => sequencer_rw_mgr_inst_avl_readdata[2].IN1
sequencer_rw_mgr_inst_avl_readdata[3] => sequencer_rw_mgr_inst_avl_readdata[3].IN1
sequencer_rw_mgr_inst_avl_readdata[4] => sequencer_rw_mgr_inst_avl_readdata[4].IN1
sequencer_rw_mgr_inst_avl_readdata[5] => sequencer_rw_mgr_inst_avl_readdata[5].IN1
sequencer_rw_mgr_inst_avl_readdata[6] => sequencer_rw_mgr_inst_avl_readdata[6].IN1
sequencer_rw_mgr_inst_avl_readdata[7] => sequencer_rw_mgr_inst_avl_readdata[7].IN1
sequencer_rw_mgr_inst_avl_readdata[8] => sequencer_rw_mgr_inst_avl_readdata[8].IN1
sequencer_rw_mgr_inst_avl_readdata[9] => sequencer_rw_mgr_inst_avl_readdata[9].IN1
sequencer_rw_mgr_inst_avl_readdata[10] => sequencer_rw_mgr_inst_avl_readdata[10].IN1
sequencer_rw_mgr_inst_avl_readdata[11] => sequencer_rw_mgr_inst_avl_readdata[11].IN1
sequencer_rw_mgr_inst_avl_readdata[12] => sequencer_rw_mgr_inst_avl_readdata[12].IN1
sequencer_rw_mgr_inst_avl_readdata[13] => sequencer_rw_mgr_inst_avl_readdata[13].IN1
sequencer_rw_mgr_inst_avl_readdata[14] => sequencer_rw_mgr_inst_avl_readdata[14].IN1
sequencer_rw_mgr_inst_avl_readdata[15] => sequencer_rw_mgr_inst_avl_readdata[15].IN1
sequencer_rw_mgr_inst_avl_readdata[16] => sequencer_rw_mgr_inst_avl_readdata[16].IN1
sequencer_rw_mgr_inst_avl_readdata[17] => sequencer_rw_mgr_inst_avl_readdata[17].IN1
sequencer_rw_mgr_inst_avl_readdata[18] => sequencer_rw_mgr_inst_avl_readdata[18].IN1
sequencer_rw_mgr_inst_avl_readdata[19] => sequencer_rw_mgr_inst_avl_readdata[19].IN1
sequencer_rw_mgr_inst_avl_readdata[20] => sequencer_rw_mgr_inst_avl_readdata[20].IN1
sequencer_rw_mgr_inst_avl_readdata[21] => sequencer_rw_mgr_inst_avl_readdata[21].IN1
sequencer_rw_mgr_inst_avl_readdata[22] => sequencer_rw_mgr_inst_avl_readdata[22].IN1
sequencer_rw_mgr_inst_avl_readdata[23] => sequencer_rw_mgr_inst_avl_readdata[23].IN1
sequencer_rw_mgr_inst_avl_readdata[24] => sequencer_rw_mgr_inst_avl_readdata[24].IN1
sequencer_rw_mgr_inst_avl_readdata[25] => sequencer_rw_mgr_inst_avl_readdata[25].IN1
sequencer_rw_mgr_inst_avl_readdata[26] => sequencer_rw_mgr_inst_avl_readdata[26].IN1
sequencer_rw_mgr_inst_avl_readdata[27] => sequencer_rw_mgr_inst_avl_readdata[27].IN1
sequencer_rw_mgr_inst_avl_readdata[28] => sequencer_rw_mgr_inst_avl_readdata[28].IN1
sequencer_rw_mgr_inst_avl_readdata[29] => sequencer_rw_mgr_inst_avl_readdata[29].IN1
sequencer_rw_mgr_inst_avl_readdata[30] => sequencer_rw_mgr_inst_avl_readdata[30].IN1
sequencer_rw_mgr_inst_avl_readdata[31] => sequencer_rw_mgr_inst_avl_readdata[31].IN1
sequencer_rw_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator.av_writedata
sequencer_rw_mgr_inst_avl_waitrequest => sequencer_rw_mgr_inst_avl_waitrequest.IN1
sequencer_scc_mgr_inst_avl_address[0] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[1] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[2] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[3] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[4] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[5] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[6] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[7] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[8] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[9] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[10] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[11] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_address[12] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_address
sequencer_scc_mgr_inst_avl_write <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_write
sequencer_scc_mgr_inst_avl_read <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_read
sequencer_scc_mgr_inst_avl_readdata[0] => sequencer_scc_mgr_inst_avl_readdata[0].IN1
sequencer_scc_mgr_inst_avl_readdata[1] => sequencer_scc_mgr_inst_avl_readdata[1].IN1
sequencer_scc_mgr_inst_avl_readdata[2] => sequencer_scc_mgr_inst_avl_readdata[2].IN1
sequencer_scc_mgr_inst_avl_readdata[3] => sequencer_scc_mgr_inst_avl_readdata[3].IN1
sequencer_scc_mgr_inst_avl_readdata[4] => sequencer_scc_mgr_inst_avl_readdata[4].IN1
sequencer_scc_mgr_inst_avl_readdata[5] => sequencer_scc_mgr_inst_avl_readdata[5].IN1
sequencer_scc_mgr_inst_avl_readdata[6] => sequencer_scc_mgr_inst_avl_readdata[6].IN1
sequencer_scc_mgr_inst_avl_readdata[7] => sequencer_scc_mgr_inst_avl_readdata[7].IN1
sequencer_scc_mgr_inst_avl_readdata[8] => sequencer_scc_mgr_inst_avl_readdata[8].IN1
sequencer_scc_mgr_inst_avl_readdata[9] => sequencer_scc_mgr_inst_avl_readdata[9].IN1
sequencer_scc_mgr_inst_avl_readdata[10] => sequencer_scc_mgr_inst_avl_readdata[10].IN1
sequencer_scc_mgr_inst_avl_readdata[11] => sequencer_scc_mgr_inst_avl_readdata[11].IN1
sequencer_scc_mgr_inst_avl_readdata[12] => sequencer_scc_mgr_inst_avl_readdata[12].IN1
sequencer_scc_mgr_inst_avl_readdata[13] => sequencer_scc_mgr_inst_avl_readdata[13].IN1
sequencer_scc_mgr_inst_avl_readdata[14] => sequencer_scc_mgr_inst_avl_readdata[14].IN1
sequencer_scc_mgr_inst_avl_readdata[15] => sequencer_scc_mgr_inst_avl_readdata[15].IN1
sequencer_scc_mgr_inst_avl_readdata[16] => sequencer_scc_mgr_inst_avl_readdata[16].IN1
sequencer_scc_mgr_inst_avl_readdata[17] => sequencer_scc_mgr_inst_avl_readdata[17].IN1
sequencer_scc_mgr_inst_avl_readdata[18] => sequencer_scc_mgr_inst_avl_readdata[18].IN1
sequencer_scc_mgr_inst_avl_readdata[19] => sequencer_scc_mgr_inst_avl_readdata[19].IN1
sequencer_scc_mgr_inst_avl_readdata[20] => sequencer_scc_mgr_inst_avl_readdata[20].IN1
sequencer_scc_mgr_inst_avl_readdata[21] => sequencer_scc_mgr_inst_avl_readdata[21].IN1
sequencer_scc_mgr_inst_avl_readdata[22] => sequencer_scc_mgr_inst_avl_readdata[22].IN1
sequencer_scc_mgr_inst_avl_readdata[23] => sequencer_scc_mgr_inst_avl_readdata[23].IN1
sequencer_scc_mgr_inst_avl_readdata[24] => sequencer_scc_mgr_inst_avl_readdata[24].IN1
sequencer_scc_mgr_inst_avl_readdata[25] => sequencer_scc_mgr_inst_avl_readdata[25].IN1
sequencer_scc_mgr_inst_avl_readdata[26] => sequencer_scc_mgr_inst_avl_readdata[26].IN1
sequencer_scc_mgr_inst_avl_readdata[27] => sequencer_scc_mgr_inst_avl_readdata[27].IN1
sequencer_scc_mgr_inst_avl_readdata[28] => sequencer_scc_mgr_inst_avl_readdata[28].IN1
sequencer_scc_mgr_inst_avl_readdata[29] => sequencer_scc_mgr_inst_avl_readdata[29].IN1
sequencer_scc_mgr_inst_avl_readdata[30] => sequencer_scc_mgr_inst_avl_readdata[30].IN1
sequencer_scc_mgr_inst_avl_readdata[31] => sequencer_scc_mgr_inst_avl_readdata[31].IN1
sequencer_scc_mgr_inst_avl_writedata[0] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[1] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[2] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[3] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[4] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[5] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[6] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[7] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[8] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[9] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[10] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[11] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[12] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[13] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[14] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[15] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[16] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[17] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[18] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[19] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[20] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[21] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[22] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[23] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[24] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[25] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[26] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[27] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[28] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[29] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[30] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_writedata[31] <= altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator.av_writedata
sequencer_scc_mgr_inst_avl_waitrequest => sequencer_scc_mgr_inst_avl_waitrequest.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
clk => end_begintransfer.CLK
clk => write_accepted.CLK
clk => read_accepted.CLK
reset => end_begintransfer.ACLR
reset => write_accepted.ACLR
reset => read_accepted.ACLR
uav_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.IN1
uav_waitrequest => always11.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => read_accepted.IN0
uav_waitrequest => write_accepted.IN1
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => av_waitrequest.OUTPUTSELECT
av_write => uav_write.IN1
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= <GND>
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= <GND>
uav_address[18] <= <GND>
uav_address[19] <= <GND>
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => always1.IN0
av_write => cp_data[58].DATAIN
av_write => cp_data[57].DATAIN
av_read => always1.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[84].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <VCC>
cp_data[67] <= <VCC>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <VCC>
cp_data[72] <= <GND>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[85] <= <VCC>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_data[94] <= <VCC>
cp_data[95] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_write => always1.IN0
av_write => cp_data[58].DATAIN
av_write => cp_data[57].DATAIN
av_read => always1.IN1
av_read => cp_data[59].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[62].DATAIN
av_burstcount[1] => cp_data[63].DATAIN
av_burstcount[2] => cp_data[64].DATAIN
av_debugaccess => cp_data[84].DATAIN
av_lock => cp_data[60].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= <GND>
cp_data[57] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= <GND>
cp_data[62] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= <VCC>
cp_data[66] <= <VCC>
cp_data[67] <= <GND>
cp_data[68] <= <GND>
cp_data[69] <= <VCC>
cp_data[70] <= <GND>
cp_data[71] <= <GND>
cp_data[72] <= <VCC>
cp_data[73] <= <GND>
cp_data[74] <= <GND>
cp_data[75] <= <GND>
cp_data[76] <= <GND>
cp_data[77] <= <VCC>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[85] <= <VCC>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_data[94] <= <VCC>
cp_data[95] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_channel[4] => ~NO_FANOUT~
rp_channel[5] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= <GND>
rf_source_data[86] <= <GND>
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_compressed.IN1
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => comb.OUTPUTSELECT
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => rp_data.IN0
rf_sink_data[60] => rp_data[60].DATAIN
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rf_sink_byte_cnt[0].IN1
rf_sink_data[63] => rf_sink_byte_cnt[1].IN1
rf_sink_data[64] => rf_sink_byte_cnt[2].IN1
rf_sink_data[65] => rf_sink_burstwrap[0].IN1
rf_sink_data[66] => rf_sink_burstwrap[1].IN1
rf_sink_data[67] => rf_sink_burstwrap[2].IN1
rf_sink_data[68] => rf_sink_burstsize[0].IN1
rf_sink_data[69] => rf_sink_burstsize[1].IN1
rf_sink_data[70] => rf_sink_burstsize[2].IN1
rf_sink_data[71] => rp_data[71].DATAIN
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[80].DATAIN
rf_sink_data[78] => rp_data[81].DATAIN
rf_sink_data[79] => rp_data[82].DATAIN
rf_sink_data[80] => rp_data[77].DATAIN
rf_sink_data[81] => rp_data[78].DATAIN
rf_sink_data[82] => rp_data[79].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => ~NO_FANOUT~
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => current_response.OUTPUTSELECT
rf_sink_data[96] => rdata_fifo_sink_ready.IN0
rf_sink_data[96] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => local_compressed_read.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => comb.IN1
cp_data[58] => local_write.IN1
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => local_read.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_lock.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => m0_burstcount.DATAA
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[84] => m0_debugaccess.DATAIN
cp_data[85] => ~NO_FANOUT~
cp_data[86] => ~NO_FANOUT~
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_channel[5] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rf_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[71] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal5.IN12
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal5.IN11
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal5.IN10
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal5.IN9
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal5.IN8
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal5.IN7
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal5.IN6
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal5.IN5
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN4
sink_data[50] => Equal5.IN4
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN3
sink_data[51] => Equal1.IN1
sink_data[51] => Equal2.IN3
sink_data[51] => Equal3.IN2
sink_data[51] => Equal4.IN3
sink_data[51] => Equal5.IN3
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN0
sink_data[52] => Equal1.IN3
sink_data[52] => Equal2.IN1
sink_data[52] => Equal3.IN1
sink_data[52] => Equal4.IN2
sink_data[52] => Equal5.IN2
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN2
sink_data[53] => Equal1.IN2
sink_data[53] => Equal2.IN2
sink_data[53] => Equal3.IN3
sink_data[53] => Equal4.IN1
sink_data[53] => Equal5.IN1
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN1
sink_data[54] => Equal1.IN0
sink_data[54] => Equal2.IN0
sink_data[54] => Equal3.IN0
sink_data[54] => Equal4.IN0
sink_data[54] => Equal5.IN0
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => ~NO_FANOUT~
sink_data[81] => ~NO_FANOUT~
sink_data[82] => ~NO_FANOUT~
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router:router|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <VCC>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => ~NO_FANOUT~
sink_data[81] => ~NO_FANOUT~
sink_data[82] => ~NO_FANOUT~
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= <VCC>
src_data[81] <= <GND>
src_data[82] <= <GND>
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_channel[2] <= <GND>
src_channel[3] <= <GND>
src_channel[4] <= <GND>
src_channel[5] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001:router_001|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_002|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_003|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_004|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[80] => Equal1.IN0
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[81] => Equal1.IN31
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[82] => Equal1.IN30
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005:router_005|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_005_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_006|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_007
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[80] => Equal0.IN31
sink_data[81] => src_data[81].DATAIN
sink_data[81] => Equal0.IN30
sink_data[82] => src_data[82].DATAIN
sink_data[82] => Equal0.IN29
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002:router_007|MyDDR3Controller_example_if0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_wr_channel[5] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_rd_channel[5] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>
default_src_channel[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_valid[0] => src2_valid.IN0
sink_valid[0] => src3_valid.IN0
sink_valid[0] => src4_valid.IN0
sink_valid[0] => src5_valid.IN0
sink_data[0] => src5_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src4_data[0].DATAIN
sink_data[1] => src5_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[2] => src5_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[3] => src5_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[4] => src5_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[5] => src5_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[6] => src5_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[7] => src5_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[8] => src5_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[9] => src5_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[10] => src5_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[11] => src5_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[12] => src5_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[13] => src5_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[14] => src5_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[15] => src5_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[16] => src5_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[17] => src5_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[18] => src5_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[19] => src5_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[20] => src5_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[21] => src5_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[22] => src5_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[23] => src5_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[24] => src5_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[25] => src5_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[26] => src5_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[27] => src5_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[28] => src5_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[29] => src5_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[30] => src5_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[31] => src5_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[32] => src5_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[33] => src5_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[34] => src5_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[35] => src5_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[36] => src5_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[37] => src5_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[38] => src5_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[39] => src5_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[40] => src5_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[41] => src5_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[42] => src5_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[43] => src5_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[44] => src5_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[45] => src5_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[46] => src5_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[47] => src5_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[48] => src5_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[49] => src5_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[50] => src5_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[51] => src5_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[52] => src5_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[53] => src5_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[54] => src5_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[55] => src5_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[56] => src5_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[57] => src5_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[58] => src5_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[59] => src5_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[60] => src5_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[61] => src5_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[62] => src5_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[63] => src5_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[64] => src5_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[65] => src5_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[66] => src5_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[67] => src5_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[68] => src5_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[69] => src5_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[70] => src5_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[71] => src5_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[72] => src5_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[73] => src5_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[74] => src5_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[75] => src5_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[76] => src5_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[77] => src5_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[78] => src5_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[79] => src5_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[80] => src5_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[81] => src5_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[82] => src5_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[83] => src5_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[84] => src5_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[85] => src5_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[86] => src5_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[87] => src5_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[88] => src5_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[89] => src5_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[90] => src5_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[91] => src5_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[92] => src5_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[93] => src5_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src4_data[93].DATAIN
sink_data[94] => src5_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src4_data[94].DATAIN
sink_data[95] => src5_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src4_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_channel[5] => src5_valid.IN1
sink_channel[5] => sink_ready.IN0
sink_startofpacket => src5_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src4_startofpacket.DATAIN
sink_endofpacket => src5_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_channel[5] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_channel[5] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src4_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src4_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_channel[5] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
src5_valid <= src5_valid.DB_MAX_OUTPUT_PORT_TYPE
src5_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src5_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src5_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src5_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src5_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src5_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src5_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src5_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src5_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src5_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src5_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src5_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src5_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src5_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src5_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src5_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src5_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src5_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src5_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src5_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src5_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src5_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src5_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src5_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src5_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src5_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src5_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src5_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src5_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src5_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src5_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src5_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src5_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src5_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src5_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src5_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src5_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src5_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src5_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src5_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src5_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src5_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src5_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src5_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src5_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src5_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src5_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src5_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src5_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src5_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src5_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src5_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src5_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src5_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src5_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src5_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src5_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src5_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src5_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src5_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src5_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src5_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src5_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src5_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src5_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src5_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src5_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src5_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src5_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src5_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src5_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src5_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src5_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src5_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src5_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src5_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src5_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src5_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src5_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src5_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src5_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src5_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src5_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src5_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src5_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src5_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src5_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src5_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src5_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src5_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src5_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src5_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src5_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src5_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src5_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src5_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src5_channel[0] <= <GND>
src5_channel[1] <= <GND>
src5_channel[2] <= <GND>
src5_channel[3] <= <GND>
src5_channel[4] <= <GND>
src5_channel[5] <= <GND>
src5_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src5_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003
sink0_valid => prev_request.IN0
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_endofpacket => prev_request.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => prev_request.IN0
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_endofpacket => prev_request.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => top_priority_reg.OUTPUTSELECT


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_mux:cmd_mux_005
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_channel[5] => src1_channel[3].DATAIN
sink_channel[5] => src0_channel[3].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= <GND>
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[4] <= <GND>
src1_channel[5] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_005
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_channel[4] => src0_channel[3].DATAIN
sink_channel[5] => src0_channel[4].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[4] <= sink_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[5] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[60] => last_cycle.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_channel[5] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[60] => last_cycle.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_channel[5] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[60] => last_cycle.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_channel[5] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[60] => last_cycle.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_channel[5] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[60] => last_cycle.IN1
sink4_data[61] => src_payload.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_data[93] => src_payload.IN1
sink4_data[94] => src_payload.IN1
sink4_data[95] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_channel[5] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
sink5_valid => request[5].IN1
sink5_data[0] => src_payload.IN1
sink5_data[1] => src_payload.IN1
sink5_data[2] => src_payload.IN1
sink5_data[3] => src_payload.IN1
sink5_data[4] => src_payload.IN1
sink5_data[5] => src_payload.IN1
sink5_data[6] => src_payload.IN1
sink5_data[7] => src_payload.IN1
sink5_data[8] => src_payload.IN1
sink5_data[9] => src_payload.IN1
sink5_data[10] => src_payload.IN1
sink5_data[11] => src_payload.IN1
sink5_data[12] => src_payload.IN1
sink5_data[13] => src_payload.IN1
sink5_data[14] => src_payload.IN1
sink5_data[15] => src_payload.IN1
sink5_data[16] => src_payload.IN1
sink5_data[17] => src_payload.IN1
sink5_data[18] => src_payload.IN1
sink5_data[19] => src_payload.IN1
sink5_data[20] => src_payload.IN1
sink5_data[21] => src_payload.IN1
sink5_data[22] => src_payload.IN1
sink5_data[23] => src_payload.IN1
sink5_data[24] => src_payload.IN1
sink5_data[25] => src_payload.IN1
sink5_data[26] => src_payload.IN1
sink5_data[27] => src_payload.IN1
sink5_data[28] => src_payload.IN1
sink5_data[29] => src_payload.IN1
sink5_data[30] => src_payload.IN1
sink5_data[31] => src_payload.IN1
sink5_data[32] => src_payload.IN1
sink5_data[33] => src_payload.IN1
sink5_data[34] => src_payload.IN1
sink5_data[35] => src_payload.IN1
sink5_data[36] => src_payload.IN1
sink5_data[37] => src_payload.IN1
sink5_data[38] => src_payload.IN1
sink5_data[39] => src_payload.IN1
sink5_data[40] => src_payload.IN1
sink5_data[41] => src_payload.IN1
sink5_data[42] => src_payload.IN1
sink5_data[43] => src_payload.IN1
sink5_data[44] => src_payload.IN1
sink5_data[45] => src_payload.IN1
sink5_data[46] => src_payload.IN1
sink5_data[47] => src_payload.IN1
sink5_data[48] => src_payload.IN1
sink5_data[49] => src_payload.IN1
sink5_data[50] => src_payload.IN1
sink5_data[51] => src_payload.IN1
sink5_data[52] => src_payload.IN1
sink5_data[53] => src_payload.IN1
sink5_data[54] => src_payload.IN1
sink5_data[55] => src_payload.IN1
sink5_data[56] => src_payload.IN1
sink5_data[57] => src_payload.IN1
sink5_data[58] => src_payload.IN1
sink5_data[59] => src_payload.IN1
sink5_data[60] => src_payload.IN1
sink5_data[60] => last_cycle.IN1
sink5_data[61] => src_payload.IN1
sink5_data[62] => src_payload.IN1
sink5_data[63] => src_payload.IN1
sink5_data[64] => src_payload.IN1
sink5_data[65] => src_payload.IN1
sink5_data[66] => src_payload.IN1
sink5_data[67] => src_payload.IN1
sink5_data[68] => src_payload.IN1
sink5_data[69] => src_payload.IN1
sink5_data[70] => src_payload.IN1
sink5_data[71] => src_payload.IN1
sink5_data[72] => src_payload.IN1
sink5_data[73] => src_payload.IN1
sink5_data[74] => src_payload.IN1
sink5_data[75] => src_payload.IN1
sink5_data[76] => src_payload.IN1
sink5_data[77] => src_payload.IN1
sink5_data[78] => src_payload.IN1
sink5_data[79] => src_payload.IN1
sink5_data[80] => src_payload.IN1
sink5_data[81] => src_payload.IN1
sink5_data[82] => src_payload.IN1
sink5_data[83] => src_payload.IN1
sink5_data[84] => src_payload.IN1
sink5_data[85] => src_payload.IN1
sink5_data[86] => src_payload.IN1
sink5_data[87] => src_payload.IN1
sink5_data[88] => src_payload.IN1
sink5_data[89] => src_payload.IN1
sink5_data[90] => src_payload.IN1
sink5_data[91] => src_payload.IN1
sink5_data[92] => src_payload.IN1
sink5_data[93] => src_payload.IN1
sink5_data[94] => src_payload.IN1
sink5_data[95] => src_payload.IN1
sink5_channel[0] => src_payload.IN1
sink5_channel[1] => src_payload.IN1
sink5_channel[2] => src_payload.IN1
sink5_channel[3] => src_payload.IN1
sink5_channel[4] => src_payload.IN1
sink5_channel[5] => src_payload.IN1
sink5_startofpacket => src_payload.IN1
sink5_endofpacket => src_payload.IN1
sink5_ready <= sink5_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
src_ready => sink5_ready.IN1
clk => clk.IN1
reset => reset.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
request[5] => grant[5].DATAIN
request[5] => _.IN1
request[5] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
grant[5] <= request[5].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN12
a[1] => Add0.IN11
a[2] => Add0.IN10
a[3] => Add0.IN9
a[4] => Add0.IN8
a[5] => Add0.IN7
a[6] => Add0.IN6
a[7] => Add0.IN5
a[8] => Add0.IN4
a[9] => Add0.IN3
a[10] => Add0.IN2
a[11] => Add0.IN1
b[0] => Add0.IN24
b[1] => Add0.IN23
b[2] => Add0.IN22
b[3] => Add0.IN21
b[4] => Add0.IN20
b[5] => Add0.IN19
b[6] => Add0.IN18
b[7] => Add0.IN17
b[8] => Add0.IN16
b[9] => Add0.IN15
b[10] => Add0.IN14
b[11] => Add0.IN13
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_channel[4] => src_channel[4].DATAIN
sink0_channel[5] => src_channel[5].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= sink0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src_channel[5] <= sink0_channel[5].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_mm_interconnect_0:mm_interconnect_0|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|MyDDR3Controller_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_s0:s0|MyDDR3Controller_example_if0_s0_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0
afi_reset_n => afi_reset_n.IN3
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN2
local_init_done <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_init_done
local_cal_success <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_cal_success
local_cal_fail <= alt_mem_if_nextgen_ddr3_controller_core:ng0.local_cal_fail
afi_addr[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[8] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[9] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[10] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[11] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[12] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[13] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[14] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[15] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[16] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[17] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[18] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[19] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[20] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[21] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[22] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[23] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[24] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[25] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[26] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[27] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[28] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_addr[29] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_addr
afi_ba[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ba[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ba
afi_ras_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ras_n
afi_ras_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_ras_n
afi_we_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_we_n
afi_we_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_we_n
afi_cas_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cas_n
afi_cas_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cas_n
afi_odt[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_odt
afi_odt[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_odt
afi_cke[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cke
afi_cke[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cke
afi_cs_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cs_n
afi_cs_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cs_n
afi_dqs_burst[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata_valid
afi_wdata[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[8] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[9] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[10] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[11] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[12] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[13] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[14] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[15] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[16] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[17] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[18] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[19] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[20] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[21] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[22] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[23] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[24] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[25] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[26] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[27] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[28] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[29] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[30] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[31] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[32] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[33] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[34] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[35] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[36] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[37] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[38] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[39] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[40] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[41] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[42] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[43] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[44] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[45] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[46] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[47] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[48] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[49] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[50] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[51] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[52] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[53] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[54] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[55] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[56] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[57] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[58] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[59] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[60] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[61] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[62] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_wdata[63] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_wdata
afi_dm[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[2] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[3] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[4] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[5] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[6] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_dm[7] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_dm
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rst_n[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rst_n
afi_rst_n[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rst_n
afi_mem_clk_disable[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_mem_clk_disable
afi_init_req <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_init_req
afi_cal_req <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_cal_req
afi_rdata_en[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en
afi_rdata_en[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_if_nextgen_ddr3_controller_core:ng0.afi_rdata_en_full
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_rlat[5] => afi_rlat[5].IN1
avl_ready <= alt_mem_ddrx_mm_st_converter:a0.avl_ready
avl_burstbegin => avl_burstbegin.IN1
avl_addr[0] => avl_addr[0].IN1
avl_addr[1] => avl_addr[1].IN1
avl_addr[2] => avl_addr[2].IN1
avl_addr[3] => avl_addr[3].IN1
avl_addr[4] => avl_addr[4].IN1
avl_addr[5] => avl_addr[5].IN1
avl_addr[6] => avl_addr[6].IN1
avl_addr[7] => avl_addr[7].IN1
avl_addr[8] => avl_addr[8].IN1
avl_addr[9] => avl_addr[9].IN1
avl_addr[10] => avl_addr[10].IN1
avl_addr[11] => avl_addr[11].IN1
avl_addr[12] => avl_addr[12].IN1
avl_addr[13] => avl_addr[13].IN1
avl_addr[14] => avl_addr[14].IN1
avl_addr[15] => avl_addr[15].IN1
avl_addr[16] => avl_addr[16].IN1
avl_addr[17] => avl_addr[17].IN1
avl_addr[18] => avl_addr[18].IN1
avl_addr[19] => avl_addr[19].IN1
avl_addr[20] => avl_addr[20].IN1
avl_addr[21] => avl_addr[21].IN1
avl_addr[22] => avl_addr[22].IN1
avl_addr[23] => avl_addr[23].IN1
avl_addr[24] => avl_addr[24].IN1
avl_addr[25] => avl_addr[25].IN1
avl_rdata_valid <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata_valid
avl_rdata[0] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[1] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[2] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[3] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[4] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[5] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[6] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[7] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[8] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[9] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[10] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[11] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[12] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[13] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[14] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[15] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[16] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[17] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[18] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[19] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[20] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[21] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[22] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[23] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[24] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[25] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[26] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[27] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[28] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[29] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[30] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[31] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[32] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[33] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[34] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[35] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[36] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[37] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[38] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[39] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[40] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[41] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[42] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[43] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[44] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[45] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[46] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[47] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[48] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[49] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[50] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[51] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[52] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[53] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[54] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[55] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[56] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[57] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[58] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[59] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[60] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[61] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[62] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_rdata[63] <= alt_mem_ddrx_mm_st_converter:a0.avl_rdata
avl_wdata[0] => avl_wdata[0].IN1
avl_wdata[1] => avl_wdata[1].IN1
avl_wdata[2] => avl_wdata[2].IN1
avl_wdata[3] => avl_wdata[3].IN1
avl_wdata[4] => avl_wdata[4].IN1
avl_wdata[5] => avl_wdata[5].IN1
avl_wdata[6] => avl_wdata[6].IN1
avl_wdata[7] => avl_wdata[7].IN1
avl_wdata[8] => avl_wdata[8].IN1
avl_wdata[9] => avl_wdata[9].IN1
avl_wdata[10] => avl_wdata[10].IN1
avl_wdata[11] => avl_wdata[11].IN1
avl_wdata[12] => avl_wdata[12].IN1
avl_wdata[13] => avl_wdata[13].IN1
avl_wdata[14] => avl_wdata[14].IN1
avl_wdata[15] => avl_wdata[15].IN1
avl_wdata[16] => avl_wdata[16].IN1
avl_wdata[17] => avl_wdata[17].IN1
avl_wdata[18] => avl_wdata[18].IN1
avl_wdata[19] => avl_wdata[19].IN1
avl_wdata[20] => avl_wdata[20].IN1
avl_wdata[21] => avl_wdata[21].IN1
avl_wdata[22] => avl_wdata[22].IN1
avl_wdata[23] => avl_wdata[23].IN1
avl_wdata[24] => avl_wdata[24].IN1
avl_wdata[25] => avl_wdata[25].IN1
avl_wdata[26] => avl_wdata[26].IN1
avl_wdata[27] => avl_wdata[27].IN1
avl_wdata[28] => avl_wdata[28].IN1
avl_wdata[29] => avl_wdata[29].IN1
avl_wdata[30] => avl_wdata[30].IN1
avl_wdata[31] => avl_wdata[31].IN1
avl_wdata[32] => avl_wdata[32].IN1
avl_wdata[33] => avl_wdata[33].IN1
avl_wdata[34] => avl_wdata[34].IN1
avl_wdata[35] => avl_wdata[35].IN1
avl_wdata[36] => avl_wdata[36].IN1
avl_wdata[37] => avl_wdata[37].IN1
avl_wdata[38] => avl_wdata[38].IN1
avl_wdata[39] => avl_wdata[39].IN1
avl_wdata[40] => avl_wdata[40].IN1
avl_wdata[41] => avl_wdata[41].IN1
avl_wdata[42] => avl_wdata[42].IN1
avl_wdata[43] => avl_wdata[43].IN1
avl_wdata[44] => avl_wdata[44].IN1
avl_wdata[45] => avl_wdata[45].IN1
avl_wdata[46] => avl_wdata[46].IN1
avl_wdata[47] => avl_wdata[47].IN1
avl_wdata[48] => avl_wdata[48].IN1
avl_wdata[49] => avl_wdata[49].IN1
avl_wdata[50] => avl_wdata[50].IN1
avl_wdata[51] => avl_wdata[51].IN1
avl_wdata[52] => avl_wdata[52].IN1
avl_wdata[53] => avl_wdata[53].IN1
avl_wdata[54] => avl_wdata[54].IN1
avl_wdata[55] => avl_wdata[55].IN1
avl_wdata[56] => avl_wdata[56].IN1
avl_wdata[57] => avl_wdata[57].IN1
avl_wdata[58] => avl_wdata[58].IN1
avl_wdata[59] => avl_wdata[59].IN1
avl_wdata[60] => avl_wdata[60].IN1
avl_wdata[61] => avl_wdata[61].IN1
avl_wdata[62] => avl_wdata[62].IN1
avl_wdata[63] => avl_wdata[63].IN1
avl_be[0] => avl_be[0].IN1
avl_be[1] => avl_be[1].IN1
avl_be[2] => avl_be[2].IN1
avl_be[3] => avl_be[3].IN1
avl_be[4] => avl_be[4].IN1
avl_be[5] => avl_be[5].IN1
avl_be[6] => avl_be[6].IN1
avl_be[7] => avl_be[7].IN1
avl_read_req => avl_read_req.IN1
avl_write_req => avl_write_req.IN1
avl_size[0] => avl_size[0].IN1
avl_size[1] => avl_size[1].IN1
avl_size[2] => avl_size[2].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0
afi_clk => afi_clk.IN1
afi_reset_n => afi_reset_n.IN1
afi_half_clk => afi_half_clk.IN1
itf_cmd_ready <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rdata_en_full
afi_rrank[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_rrank[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_wrank[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_wrank
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_rlat[0] => afi_rlat[0].IN1
afi_rlat[1] => afi_rlat[1].IN1
afi_rlat[2] => afi_rlat[2].IN1
afi_rlat[3] => afi_rlat[3].IN1
afi_rlat[4] => afi_rlat[4].IN1
afi_rlat[5] => afi_rlat[5].IN1
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_cal_req
afi_init_req <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_mem_clk_disable
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.afi_ctl_long_idle
local_refresh_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_powerdn_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => local_multicast.IN1
local_priority => local_priority.IN1
local_init_done <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.local_init_done
local_cal_success <= afi_cal_success.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= afi_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.ecc_interrupt
csr_read_req => csr_read_req.IN1
csr_write_req => csr_write_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_rdata[0] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[1] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[2] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[3] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[4] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[5] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[6] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[7] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[8] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[9] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[10] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[11] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[12] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[13] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[14] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[15] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[16] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[17] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[18] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[19] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[20] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[21] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[22] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[23] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[24] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[25] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[26] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[27] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[28] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[29] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[30] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_rdata[31] <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_rdata_valid <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_rdata_valid
csr_waitrequest <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.csr_waitrequest
tbp_empty <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst.sideband_in_refresh


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst
clk => clk.IN1
half_clk => ~NO_FANOUT~
reset_n => reset_n.IN1
itf_cmd_ready <= alt_mem_ddrx_controller:controller_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_controller:controller_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_controller:controller_inst.itf_rd_data_id
afi_rst_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_rst_n
afi_cs_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_cs_n
afi_cke[0] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_controller:controller_inst.afi_cke
afi_odt[0] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_controller:controller_inst.afi_odt
afi_addr[0] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_controller:controller_inst.afi_addr
afi_ba[0] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_controller:controller_inst.afi_ba
afi_ras_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_controller:controller_inst.afi_we_n
afi_dqs_burst[0] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_controller:controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_controller:controller_inst.afi_wdata
afi_dm[0] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_controller:controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_rdata_en[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[2] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en[3] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en
afi_rdata_en_full[0] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[1] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[2] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata_en_full[3] <= alt_mem_ddrx_controller:controller_inst.afi_rdata_en_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
afi_rrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[1] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[2] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_rrank[3] <= alt_mem_ddrx_controller:controller_inst.afi_rrank
afi_wrank[0] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[1] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[2] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_wrank[3] <= alt_mem_ddrx_controller:controller_inst.afi_wrank
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_rlat[5] => ~NO_FANOUT~
afi_cal_success => afi_cal_success.IN1
afi_cal_fail => afi_cal_fail.IN1
afi_cal_req <= alt_mem_ddrx_controller:controller_inst.ctl_cal_req
afi_init_req <= alt_mem_ddrx_controller:controller_inst.ctl_init_req
afi_mem_clk_disable[0] <= alt_mem_ddrx_controller:controller_inst.ctl_mem_clk_disable
afi_cal_byte_lane_sel_n[0] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_cal_byte_lane_sel_n[1] <= alt_mem_ddrx_controller:controller_inst.ctl_cal_byte_lane_sel_n
afi_ctl_refresh_done[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_controller:controller_inst.afi_ctl_long_idle
local_init_done <= alt_mem_ddrx_controller:controller_inst.local_init_done
local_refresh_ack <= alt_mem_ddrx_controller:controller_inst.local_refresh_ack
local_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_controller:controller_inst.local_self_rfsh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_controller:controller_inst.local_deep_powerdn_ack
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_powerdn_req => ~NO_FANOUT~
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => local_zqcal_chip[0].IN1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
ecc_interrupt <= alt_mem_ddrx_controller:controller_inst.ecc_interrupt
csr_read_req => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_burst_count[0] => ~NO_FANOUT~
csr_beginbursttransfer => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_rdata[0] <= <GND>
csr_rdata[1] <= <GND>
csr_rdata[2] <= <GND>
csr_rdata[3] <= <GND>
csr_rdata[4] <= <GND>
csr_rdata[5] <= <GND>
csr_rdata[6] <= <GND>
csr_rdata[7] <= <GND>
csr_rdata[8] <= <GND>
csr_rdata[9] <= <GND>
csr_rdata[10] <= <GND>
csr_rdata[11] <= <GND>
csr_rdata[12] <= <GND>
csr_rdata[13] <= <GND>
csr_rdata[14] <= <GND>
csr_rdata[15] <= <GND>
csr_rdata[16] <= <GND>
csr_rdata[17] <= <GND>
csr_rdata[18] <= <GND>
csr_rdata[19] <= <GND>
csr_rdata[20] <= <GND>
csr_rdata[21] <= <GND>
csr_rdata[22] <= <GND>
csr_rdata[23] <= <GND>
csr_rdata[24] <= <GND>
csr_rdata[25] <= <GND>
csr_rdata[26] <= <GND>
csr_rdata[27] <= <GND>
csr_rdata[28] <= <GND>
csr_rdata[29] <= <GND>
csr_rdata[30] <= <GND>
csr_rdata[31] <= <GND>
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_rdata_valid <= <GND>
csr_waitrequest <= <GND>
tbp_empty <= alt_mem_ddrx_controller:controller_inst.tbp_empty
cmd_gen_busy <= alt_mem_ddrx_controller:controller_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_controller:controller_inst.sideband_in_refresh


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst
ctl_clk => ctl_clk.IN12
ctl_reset_n => ctl_reset_n.IN12
itf_cmd_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_cmd_ready
itf_cmd_valid => itf_cmd_valid.IN1
itf_cmd => itf_cmd.IN1
itf_cmd_address[0] => itf_cmd_address[0].IN1
itf_cmd_address[1] => itf_cmd_address[1].IN1
itf_cmd_address[2] => itf_cmd_address[2].IN1
itf_cmd_address[3] => itf_cmd_address[3].IN1
itf_cmd_address[4] => itf_cmd_address[4].IN1
itf_cmd_address[5] => itf_cmd_address[5].IN1
itf_cmd_address[6] => itf_cmd_address[6].IN1
itf_cmd_address[7] => itf_cmd_address[7].IN1
itf_cmd_address[8] => itf_cmd_address[8].IN1
itf_cmd_address[9] => itf_cmd_address[9].IN1
itf_cmd_address[10] => itf_cmd_address[10].IN1
itf_cmd_address[11] => itf_cmd_address[11].IN1
itf_cmd_address[12] => itf_cmd_address[12].IN1
itf_cmd_address[13] => itf_cmd_address[13].IN1
itf_cmd_address[14] => itf_cmd_address[14].IN1
itf_cmd_address[15] => itf_cmd_address[15].IN1
itf_cmd_address[16] => itf_cmd_address[16].IN1
itf_cmd_address[17] => itf_cmd_address[17].IN1
itf_cmd_address[18] => itf_cmd_address[18].IN1
itf_cmd_address[19] => itf_cmd_address[19].IN1
itf_cmd_address[20] => itf_cmd_address[20].IN1
itf_cmd_address[21] => itf_cmd_address[21].IN1
itf_cmd_address[22] => itf_cmd_address[22].IN1
itf_cmd_address[23] => itf_cmd_address[23].IN1
itf_cmd_address[24] => itf_cmd_address[24].IN1
itf_cmd_address[25] => itf_cmd_address[25].IN1
itf_cmd_burstlen[0] => itf_cmd_burstlen[0].IN1
itf_cmd_burstlen[1] => itf_cmd_burstlen[1].IN1
itf_cmd_burstlen[2] => itf_cmd_burstlen[2].IN1
itf_cmd_id[0] => itf_cmd_id[0].IN1
itf_cmd_id[1] => itf_cmd_id[1].IN1
itf_cmd_id[2] => itf_cmd_id[2].IN1
itf_cmd_id[3] => itf_cmd_id[3].IN1
itf_cmd_id[4] => itf_cmd_id[4].IN1
itf_cmd_id[5] => itf_cmd_id[5].IN1
itf_cmd_id[6] => itf_cmd_id[6].IN1
itf_cmd_id[7] => itf_cmd_id[7].IN1
itf_cmd_priority => itf_cmd_priority.IN1
itf_cmd_autopercharge => itf_cmd_autopercharge.IN1
itf_cmd_multicast => itf_cmd_multicast.IN1
itf_wr_data_ready <= alt_mem_ddrx_input_if:input_if_inst.itf_wr_data_ready
itf_wr_data_valid => itf_wr_data_valid.IN1
itf_wr_data[0] => itf_wr_data[0].IN1
itf_wr_data[1] => itf_wr_data[1].IN1
itf_wr_data[2] => itf_wr_data[2].IN1
itf_wr_data[3] => itf_wr_data[3].IN1
itf_wr_data[4] => itf_wr_data[4].IN1
itf_wr_data[5] => itf_wr_data[5].IN1
itf_wr_data[6] => itf_wr_data[6].IN1
itf_wr_data[7] => itf_wr_data[7].IN1
itf_wr_data[8] => itf_wr_data[8].IN1
itf_wr_data[9] => itf_wr_data[9].IN1
itf_wr_data[10] => itf_wr_data[10].IN1
itf_wr_data[11] => itf_wr_data[11].IN1
itf_wr_data[12] => itf_wr_data[12].IN1
itf_wr_data[13] => itf_wr_data[13].IN1
itf_wr_data[14] => itf_wr_data[14].IN1
itf_wr_data[15] => itf_wr_data[15].IN1
itf_wr_data[16] => itf_wr_data[16].IN1
itf_wr_data[17] => itf_wr_data[17].IN1
itf_wr_data[18] => itf_wr_data[18].IN1
itf_wr_data[19] => itf_wr_data[19].IN1
itf_wr_data[20] => itf_wr_data[20].IN1
itf_wr_data[21] => itf_wr_data[21].IN1
itf_wr_data[22] => itf_wr_data[22].IN1
itf_wr_data[23] => itf_wr_data[23].IN1
itf_wr_data[24] => itf_wr_data[24].IN1
itf_wr_data[25] => itf_wr_data[25].IN1
itf_wr_data[26] => itf_wr_data[26].IN1
itf_wr_data[27] => itf_wr_data[27].IN1
itf_wr_data[28] => itf_wr_data[28].IN1
itf_wr_data[29] => itf_wr_data[29].IN1
itf_wr_data[30] => itf_wr_data[30].IN1
itf_wr_data[31] => itf_wr_data[31].IN1
itf_wr_data[32] => itf_wr_data[32].IN1
itf_wr_data[33] => itf_wr_data[33].IN1
itf_wr_data[34] => itf_wr_data[34].IN1
itf_wr_data[35] => itf_wr_data[35].IN1
itf_wr_data[36] => itf_wr_data[36].IN1
itf_wr_data[37] => itf_wr_data[37].IN1
itf_wr_data[38] => itf_wr_data[38].IN1
itf_wr_data[39] => itf_wr_data[39].IN1
itf_wr_data[40] => itf_wr_data[40].IN1
itf_wr_data[41] => itf_wr_data[41].IN1
itf_wr_data[42] => itf_wr_data[42].IN1
itf_wr_data[43] => itf_wr_data[43].IN1
itf_wr_data[44] => itf_wr_data[44].IN1
itf_wr_data[45] => itf_wr_data[45].IN1
itf_wr_data[46] => itf_wr_data[46].IN1
itf_wr_data[47] => itf_wr_data[47].IN1
itf_wr_data[48] => itf_wr_data[48].IN1
itf_wr_data[49] => itf_wr_data[49].IN1
itf_wr_data[50] => itf_wr_data[50].IN1
itf_wr_data[51] => itf_wr_data[51].IN1
itf_wr_data[52] => itf_wr_data[52].IN1
itf_wr_data[53] => itf_wr_data[53].IN1
itf_wr_data[54] => itf_wr_data[54].IN1
itf_wr_data[55] => itf_wr_data[55].IN1
itf_wr_data[56] => itf_wr_data[56].IN1
itf_wr_data[57] => itf_wr_data[57].IN1
itf_wr_data[58] => itf_wr_data[58].IN1
itf_wr_data[59] => itf_wr_data[59].IN1
itf_wr_data[60] => itf_wr_data[60].IN1
itf_wr_data[61] => itf_wr_data[61].IN1
itf_wr_data[62] => itf_wr_data[62].IN1
itf_wr_data[63] => itf_wr_data[63].IN1
itf_wr_data_byte_en[0] => itf_wr_data_byte_en[0].IN1
itf_wr_data_byte_en[1] => itf_wr_data_byte_en[1].IN1
itf_wr_data_byte_en[2] => itf_wr_data_byte_en[2].IN1
itf_wr_data_byte_en[3] => itf_wr_data_byte_en[3].IN1
itf_wr_data_byte_en[4] => itf_wr_data_byte_en[4].IN1
itf_wr_data_byte_en[5] => itf_wr_data_byte_en[5].IN1
itf_wr_data_byte_en[6] => itf_wr_data_byte_en[6].IN1
itf_wr_data_byte_en[7] => itf_wr_data_byte_en[7].IN1
itf_wr_data_begin => itf_wr_data_begin.IN1
itf_wr_data_last => itf_wr_data_last.IN1
itf_wr_data_id[0] => itf_wr_data_id[0].IN1
itf_wr_data_id[1] => itf_wr_data_id[1].IN1
itf_wr_data_id[2] => itf_wr_data_id[2].IN1
itf_wr_data_id[3] => itf_wr_data_id[3].IN1
itf_wr_data_id[4] => itf_wr_data_id[4].IN1
itf_wr_data_id[5] => itf_wr_data_id[5].IN1
itf_wr_data_id[6] => itf_wr_data_id[6].IN1
itf_wr_data_id[7] => itf_wr_data_id[7].IN1
itf_rd_data_ready => itf_rd_data_ready.IN1
itf_rd_data_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_valid
itf_rd_data[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[8] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[9] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[10] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[11] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[12] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[13] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[14] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[15] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[16] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[17] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[18] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[19] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[20] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[21] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[22] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[23] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[24] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[25] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[26] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[27] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[28] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[29] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[30] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[31] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[32] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[33] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[34] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[35] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[36] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[37] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[38] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[39] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[40] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[41] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[42] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[43] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[44] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[45] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[46] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[47] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[48] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[49] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[50] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[51] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[52] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[53] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[54] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[55] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[56] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[57] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[58] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[59] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[60] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[61] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[62] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data[63] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data
itf_rd_data_error <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_error
itf_rd_data_begin <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_begin
itf_rd_data_last <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_last
itf_rd_data_id[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id
itf_rd_data_id_early[0] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[1] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[2] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[3] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[4] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[5] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[6] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early[7] <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early
itf_rd_data_id_early_valid <= alt_mem_ddrx_input_if:input_if_inst.itf_rd_data_id_early_valid
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_zqcal_req => local_zqcal_req.IN1
local_zqcal_chip[0] => ~NO_FANOUT~
local_deep_powerdn_chip[0] => local_deep_powerdn_chip[0].IN1
local_deep_powerdn_req => local_deep_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_refresh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_refresh_ack
local_deep_powerdn_ack <= alt_mem_ddrx_input_if:input_if_inst.local_deep_powerdn_ack
local_power_down_ack <= alt_mem_ddrx_input_if:input_if_inst.local_power_down_ack
local_self_rfsh_ack <= alt_mem_ddrx_input_if:input_if_inst.local_self_rfsh_ack
local_init_done <= alt_mem_ddrx_input_if:input_if_inst.local_init_done
afi_rst_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_rst_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_rst_n
afi_ba[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_ba[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ba
afi_addr[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[2] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[3] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[4] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[5] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[6] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[7] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[8] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[9] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[10] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[11] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[12] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[13] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[14] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[15] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[16] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[17] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[18] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[19] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[20] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[21] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[22] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[23] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[24] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[25] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[26] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[27] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[28] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_addr[29] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_addr
afi_cke[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cke[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cke
afi_cs_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_cs_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cs_n
afi_ras_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_ras_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_ras_n
afi_cas_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_cas_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_cas_n
afi_we_n[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_we_n[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_we_n
afi_odt[0] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_odt[1] <= alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst.afi_odt
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_wlat[5] => afi_wlat[5].IN1
afi_dqs_burst[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dqs_burst[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dqs_burst
afi_dm[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_dm[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_dm
afi_wdata[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[4] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[5] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[6] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[7] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[8] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[9] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[10] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[11] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[12] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[13] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[14] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[15] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[16] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[17] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[18] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[19] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[20] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[21] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[22] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[23] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[24] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[25] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[26] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[27] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[28] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[29] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[30] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[31] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[32] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[33] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[34] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[35] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[36] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[37] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[38] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[39] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[40] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[41] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[42] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[43] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[44] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[45] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[46] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[47] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[48] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[49] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[50] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[51] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[52] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[53] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[54] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[55] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[56] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[57] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[58] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[59] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[60] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[61] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[62] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata[63] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata
afi_wdata_valid[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_wdata_valid[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_wdata_valid
afi_rdata_en[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read
afi_rdata_en_full[0] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[1] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[2] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rdata_en_full[3] <= alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst.afi_doing_read_full
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_rrank[2] <= <GND>
afi_rrank[3] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_wrank[2] <= <GND>
afi_wrank[3] <= <GND>
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata[32] => afi_rdata[32].IN1
afi_rdata[33] => afi_rdata[33].IN1
afi_rdata[34] => afi_rdata[34].IN1
afi_rdata[35] => afi_rdata[35].IN1
afi_rdata[36] => afi_rdata[36].IN1
afi_rdata[37] => afi_rdata[37].IN1
afi_rdata[38] => afi_rdata[38].IN1
afi_rdata[39] => afi_rdata[39].IN1
afi_rdata[40] => afi_rdata[40].IN1
afi_rdata[41] => afi_rdata[41].IN1
afi_rdata[42] => afi_rdata[42].IN1
afi_rdata[43] => afi_rdata[43].IN1
afi_rdata[44] => afi_rdata[44].IN1
afi_rdata[45] => afi_rdata[45].IN1
afi_rdata[46] => afi_rdata[46].IN1
afi_rdata[47] => afi_rdata[47].IN1
afi_rdata[48] => afi_rdata[48].IN1
afi_rdata[49] => afi_rdata[49].IN1
afi_rdata[50] => afi_rdata[50].IN1
afi_rdata[51] => afi_rdata[51].IN1
afi_rdata[52] => afi_rdata[52].IN1
afi_rdata[53] => afi_rdata[53].IN1
afi_rdata[54] => afi_rdata[54].IN1
afi_rdata[55] => afi_rdata[55].IN1
afi_rdata[56] => afi_rdata[56].IN1
afi_rdata[57] => afi_rdata[57].IN1
afi_rdata[58] => afi_rdata[58].IN1
afi_rdata[59] => afi_rdata[59].IN1
afi_rdata[60] => afi_rdata[60].IN1
afi_rdata[61] => afi_rdata[61].IN1
afi_rdata[62] => afi_rdata[62].IN1
afi_rdata[63] => afi_rdata[63].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
afi_rdata_valid[1] => afi_rdata_valid[1].IN1
ctl_cal_success => ctl_cal_success.IN2
ctl_cal_fail => sts_cal_fail.DATAIN
ctl_cal_req <= comb.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= alt_mem_ddrx_sideband:sideband_inst.ctl_init_req
ctl_mem_clk_disable[0] <= alt_mem_ddrx_sideband:sideband_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= <GND>
ctl_cal_byte_lane_sel_n[1] <= <GND>
cfg_type[0] => cfg_type[0].IN6
cfg_type[1] => cfg_type[1].IN6
cfg_type[2] => cfg_type[2].IN6
cfg_interface_width[0] => cfg_interface_width[0].IN2
cfg_interface_width[1] => cfg_interface_width[1].IN2
cfg_interface_width[2] => cfg_interface_width[2].IN2
cfg_interface_width[3] => cfg_interface_width[3].IN2
cfg_interface_width[4] => cfg_interface_width[4].IN2
cfg_interface_width[5] => cfg_interface_width[5].IN2
cfg_interface_width[6] => cfg_interface_width[6].IN2
cfg_interface_width[7] => cfg_interface_width[7].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN7
cfg_burst_length[1] => cfg_burst_length[1].IN7
cfg_burst_length[2] => cfg_burst_length[2].IN7
cfg_burst_length[3] => cfg_burst_length[3].IN7
cfg_burst_length[4] => cfg_burst_length[4].IN7
cfg_device_width[0] => ~NO_FANOUT~
cfg_device_width[1] => ~NO_FANOUT~
cfg_device_width[2] => ~NO_FANOUT~
cfg_device_width[3] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd[0].IN1
cfg_output_regd[1] => cfg_output_regd[1].IN1
cfg_addr_order[0] => cfg_addr_order[0].IN2
cfg_addr_order[1] => cfg_addr_order[1].IN2
cfg_col_addr_width[0] => cfg_col_addr_width[0].IN2
cfg_col_addr_width[1] => cfg_col_addr_width[1].IN2
cfg_col_addr_width[2] => cfg_col_addr_width[2].IN2
cfg_col_addr_width[3] => cfg_col_addr_width[3].IN2
cfg_col_addr_width[4] => cfg_col_addr_width[4].IN2
cfg_row_addr_width[0] => cfg_row_addr_width[0].IN2
cfg_row_addr_width[1] => cfg_row_addr_width[1].IN2
cfg_row_addr_width[2] => cfg_row_addr_width[2].IN2
cfg_row_addr_width[3] => cfg_row_addr_width[3].IN2
cfg_row_addr_width[4] => cfg_row_addr_width[4].IN2
cfg_bank_addr_width[0] => cfg_bank_addr_width[0].IN2
cfg_bank_addr_width[1] => cfg_bank_addr_width[1].IN2
cfg_bank_addr_width[2] => cfg_bank_addr_width[2].IN2
cfg_cs_addr_width[0] => cfg_cs_addr_width[0].IN3
cfg_cs_addr_width[1] => cfg_cs_addr_width[1].IN3
cfg_cs_addr_width[2] => cfg_cs_addr_width[2].IN3
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_tcl[0] => cfg_tcl[0].IN3
cfg_tcl[1] => cfg_tcl[1].IN3
cfg_tcl[2] => cfg_tcl[2].IN3
cfg_tcl[3] => cfg_tcl[3].IN3
cfg_trrd[0] => cfg_trrd[0].IN1
cfg_trrd[1] => cfg_trrd[1].IN1
cfg_trrd[2] => cfg_trrd[2].IN1
cfg_trrd[3] => cfg_trrd[3].IN1
cfg_tfaw[0] => cfg_tfaw[0].IN1
cfg_tfaw[1] => cfg_tfaw[1].IN1
cfg_tfaw[2] => cfg_tfaw[2].IN1
cfg_tfaw[3] => cfg_tfaw[3].IN1
cfg_tfaw[4] => cfg_tfaw[4].IN1
cfg_tfaw[5] => cfg_tfaw[5].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_trfc[8] => cfg_trfc[8].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trcd[0] => cfg_trcd[0].IN1
cfg_trcd[1] => cfg_trcd[1].IN1
cfg_trcd[2] => cfg_trcd[2].IN1
cfg_trcd[3] => cfg_trcd[3].IN1
cfg_trp[0] => cfg_trp[0].IN1
cfg_trp[1] => cfg_trp[1].IN1
cfg_trp[2] => cfg_trp[2].IN1
cfg_trp[3] => cfg_trp[3].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twtr[0] => cfg_twtr[0].IN1
cfg_twtr[1] => cfg_twtr[1].IN1
cfg_twtr[2] => cfg_twtr[2].IN1
cfg_twtr[3] => cfg_twtr[3].IN1
cfg_trtp[0] => cfg_trtp[0].IN1
cfg_trtp[1] => cfg_trtp[1].IN1
cfg_trtp[2] => cfg_trtp[2].IN1
cfg_trtp[3] => cfg_trtp[3].IN1
cfg_tras[0] => cfg_tras[0].IN1
cfg_tras[1] => cfg_tras[1].IN1
cfg_tras[2] => cfg_tras[2].IN1
cfg_tras[3] => cfg_tras[3].IN1
cfg_tras[4] => cfg_tras[4].IN1
cfg_tras[5] => cfg_tras[5].IN1
cfg_trc[0] => cfg_trc[0].IN1
cfg_trc[1] => cfg_trc[1].IN1
cfg_trc[2] => cfg_trc[2].IN1
cfg_trc[3] => cfg_trc[3].IN1
cfg_trc[4] => cfg_trc[4].IN1
cfg_trc[5] => cfg_trc[5].IN1
cfg_tccd[0] => cfg_tccd[0].IN2
cfg_tccd[1] => cfg_tccd[1].IN2
cfg_tccd[2] => cfg_tccd[2].IN2
cfg_tccd[3] => cfg_tccd[3].IN2
cfg_auto_pd_cycles[0] => cfg_auto_pd_cycles[0].IN1
cfg_auto_pd_cycles[1] => cfg_auto_pd_cycles[1].IN1
cfg_auto_pd_cycles[2] => cfg_auto_pd_cycles[2].IN1
cfg_auto_pd_cycles[3] => cfg_auto_pd_cycles[3].IN1
cfg_auto_pd_cycles[4] => cfg_auto_pd_cycles[4].IN1
cfg_auto_pd_cycles[5] => cfg_auto_pd_cycles[5].IN1
cfg_auto_pd_cycles[6] => cfg_auto_pd_cycles[6].IN1
cfg_auto_pd_cycles[7] => cfg_auto_pd_cycles[7].IN1
cfg_auto_pd_cycles[8] => cfg_auto_pd_cycles[8].IN1
cfg_auto_pd_cycles[9] => cfg_auto_pd_cycles[9].IN1
cfg_auto_pd_cycles[10] => cfg_auto_pd_cycles[10].IN1
cfg_auto_pd_cycles[11] => cfg_auto_pd_cycles[11].IN1
cfg_auto_pd_cycles[12] => cfg_auto_pd_cycles[12].IN1
cfg_auto_pd_cycles[13] => cfg_auto_pd_cycles[13].IN1
cfg_auto_pd_cycles[14] => cfg_auto_pd_cycles[14].IN1
cfg_auto_pd_cycles[15] => cfg_auto_pd_cycles[15].IN1
cfg_self_rfsh_exit_cycles[0] => cfg_self_rfsh_exit_cycles[0].IN1
cfg_self_rfsh_exit_cycles[1] => cfg_self_rfsh_exit_cycles[1].IN1
cfg_self_rfsh_exit_cycles[2] => cfg_self_rfsh_exit_cycles[2].IN1
cfg_self_rfsh_exit_cycles[3] => cfg_self_rfsh_exit_cycles[3].IN1
cfg_self_rfsh_exit_cycles[4] => cfg_self_rfsh_exit_cycles[4].IN1
cfg_self_rfsh_exit_cycles[5] => cfg_self_rfsh_exit_cycles[5].IN1
cfg_self_rfsh_exit_cycles[6] => cfg_self_rfsh_exit_cycles[6].IN1
cfg_self_rfsh_exit_cycles[7] => cfg_self_rfsh_exit_cycles[7].IN1
cfg_self_rfsh_exit_cycles[8] => cfg_self_rfsh_exit_cycles[8].IN1
cfg_self_rfsh_exit_cycles[9] => cfg_self_rfsh_exit_cycles[9].IN1
cfg_pdn_exit_cycles[0] => cfg_pdn_exit_cycles[0].IN1
cfg_pdn_exit_cycles[1] => cfg_pdn_exit_cycles[1].IN1
cfg_pdn_exit_cycles[2] => cfg_pdn_exit_cycles[2].IN1
cfg_pdn_exit_cycles[3] => cfg_pdn_exit_cycles[3].IN1
cfg_power_saving_exit_cycles[0] => cfg_power_saving_exit_cycles[0].IN1
cfg_power_saving_exit_cycles[1] => cfg_power_saving_exit_cycles[1].IN1
cfg_power_saving_exit_cycles[2] => cfg_power_saving_exit_cycles[2].IN1
cfg_power_saving_exit_cycles[3] => cfg_power_saving_exit_cycles[3].IN1
cfg_mem_clk_entry_cycles[0] => cfg_mem_clk_entry_cycles[0].IN1
cfg_mem_clk_entry_cycles[1] => cfg_mem_clk_entry_cycles[1].IN1
cfg_mem_clk_entry_cycles[2] => cfg_mem_clk_entry_cycles[2].IN1
cfg_mem_clk_entry_cycles[3] => cfg_mem_clk_entry_cycles[3].IN1
cfg_mem_clk_entry_cycles[4] => cfg_mem_clk_entry_cycles[4].IN1
cfg_mem_clk_entry_cycles[5] => cfg_mem_clk_entry_cycles[5].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_extra_ctl_clk_act_to_rdwr[0] => cfg_extra_ctl_clk_act_to_rdwr[0].IN1
cfg_extra_ctl_clk_act_to_pch[0] => cfg_extra_ctl_clk_act_to_pch[0].IN1
cfg_extra_ctl_clk_act_to_act[0] => cfg_extra_ctl_clk_act_to_act[0].IN1
cfg_extra_ctl_clk_rd_to_rd[0] => cfg_extra_ctl_clk_rd_to_rd[0].IN1
cfg_extra_ctl_clk_rd_to_rd[1] => cfg_extra_ctl_clk_rd_to_rd[1].IN1
cfg_extra_ctl_clk_rd_to_rd[2] => cfg_extra_ctl_clk_rd_to_rd[2].IN1
cfg_extra_ctl_clk_rd_to_rd[3] => cfg_extra_ctl_clk_rd_to_rd[3].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => cfg_extra_ctl_clk_rd_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_wr[0] => cfg_extra_ctl_clk_rd_to_wr[0].IN1
cfg_extra_ctl_clk_rd_to_wr[1] => cfg_extra_ctl_clk_rd_to_wr[1].IN1
cfg_extra_ctl_clk_rd_to_wr[2] => cfg_extra_ctl_clk_rd_to_wr[2].IN1
cfg_extra_ctl_clk_rd_to_wr[3] => cfg_extra_ctl_clk_rd_to_wr[3].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[0] => cfg_extra_ctl_clk_rd_to_wr_bc[0].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[1] => cfg_extra_ctl_clk_rd_to_wr_bc[1].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[2] => cfg_extra_ctl_clk_rd_to_wr_bc[2].IN1
cfg_extra_ctl_clk_rd_to_wr_bc[3] => cfg_extra_ctl_clk_rd_to_wr_bc[3].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => cfg_extra_ctl_clk_rd_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_rd_to_pch[0] => cfg_extra_ctl_clk_rd_to_pch[0].IN1
cfg_extra_ctl_clk_rd_to_pch[1] => cfg_extra_ctl_clk_rd_to_pch[1].IN1
cfg_extra_ctl_clk_rd_to_pch[2] => cfg_extra_ctl_clk_rd_to_pch[2].IN1
cfg_extra_ctl_clk_rd_to_pch[3] => cfg_extra_ctl_clk_rd_to_pch[3].IN1
cfg_extra_ctl_clk_rd_ap_to_valid[0] => cfg_extra_ctl_clk_rd_ap_to_valid[0].IN1
cfg_extra_ctl_clk_wr_to_wr[0] => cfg_extra_ctl_clk_wr_to_wr[0].IN1
cfg_extra_ctl_clk_wr_to_wr[1] => cfg_extra_ctl_clk_wr_to_wr[1].IN1
cfg_extra_ctl_clk_wr_to_wr[2] => cfg_extra_ctl_clk_wr_to_wr[2].IN1
cfg_extra_ctl_clk_wr_to_wr[3] => cfg_extra_ctl_clk_wr_to_wr[3].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => cfg_extra_ctl_clk_wr_to_wr_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_rd[0] => cfg_extra_ctl_clk_wr_to_rd[0].IN1
cfg_extra_ctl_clk_wr_to_rd[1] => cfg_extra_ctl_clk_wr_to_rd[1].IN1
cfg_extra_ctl_clk_wr_to_rd[2] => cfg_extra_ctl_clk_wr_to_rd[2].IN1
cfg_extra_ctl_clk_wr_to_rd[3] => cfg_extra_ctl_clk_wr_to_rd[3].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[0] => cfg_extra_ctl_clk_wr_to_rd_bc[0].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[1] => cfg_extra_ctl_clk_wr_to_rd_bc[1].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[2] => cfg_extra_ctl_clk_wr_to_rd_bc[2].IN1
cfg_extra_ctl_clk_wr_to_rd_bc[3] => cfg_extra_ctl_clk_wr_to_rd_bc[3].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[0].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[1].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[2].IN1
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => cfg_extra_ctl_clk_wr_to_rd_diff_chip[3].IN1
cfg_extra_ctl_clk_wr_to_pch[0] => cfg_extra_ctl_clk_wr_to_pch[0].IN1
cfg_extra_ctl_clk_wr_ap_to_valid[0] => cfg_extra_ctl_clk_wr_ap_to_valid[0].IN1
cfg_extra_ctl_clk_pch_to_valid[0] => cfg_extra_ctl_clk_pch_to_valid[0].IN1
cfg_extra_ctl_clk_pch_all_to_valid[0] => cfg_extra_ctl_clk_pch_all_to_valid[0].IN1
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => cfg_extra_ctl_clk_act_to_act_diff_bank[0].IN1
cfg_extra_ctl_clk_four_act_to_act[0] => cfg_extra_ctl_clk_four_act_to_act[0].IN1
cfg_extra_ctl_clk_arf_to_valid[0] => cfg_extra_ctl_clk_arf_to_valid[0].IN1
cfg_extra_ctl_clk_pdn_to_valid[0] => cfg_extra_ctl_clk_pdn_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_valid[0] => cfg_extra_ctl_clk_srf_to_valid[0].IN1
cfg_extra_ctl_clk_srf_to_zq_cal[0] => cfg_extra_ctl_clk_srf_to_zq_cal[0].IN1
cfg_extra_ctl_clk_arf_period[0] => cfg_extra_ctl_clk_arf_period[0].IN1
cfg_extra_ctl_clk_pdn_period[0] => cfg_extra_ctl_clk_pdn_period[0].IN1
cfg_reorder_data[0] => cfg_reorder_data[0].IN1
cfg_starve_limit[0] => cfg_starve_limit[0].IN1
cfg_starve_limit[1] => cfg_starve_limit[1].IN1
cfg_starve_limit[2] => cfg_starve_limit[2].IN1
cfg_starve_limit[3] => cfg_starve_limit[3].IN1
cfg_starve_limit[4] => cfg_starve_limit[4].IN1
cfg_starve_limit[5] => cfg_starve_limit[5].IN1
cfg_user_rfsh[0] => cfg_user_rfsh[0].IN1
cfg_regdimm_enable[0] => cfg_regdimm_enable[0].IN1
cfg_enable_burst_interrupt[0] => cfg_enable_burst_interrupt[0].IN1
cfg_enable_burst_terminate[0] => cfg_enable_burst_terminate[0].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN6
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN2
cfg_enable_ecc_code_overwrites[0] => cfg_enable_ecc_code_overwrites[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN4
cfg_gen_sbe[0] => cfg_gen_sbe[0].IN1
cfg_gen_dbe[0] => cfg_gen_dbe[0].IN1
cfg_enable_intr[0] => cfg_enable_intr[0].IN1
cfg_mask_sbe_intr[0] => cfg_mask_sbe_intr[0].IN1
cfg_mask_dbe_intr[0] => cfg_mask_dbe_intr[0].IN1
cfg_mask_corr_dropped_intr[0] => cfg_mask_corr_dropped_intr[0].IN1
cfg_clr_intr[0] => cfg_clr_intr[0].IN1
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN1
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN1
ecc_interrupt <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.ecc_interrupt
sts_sbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_error
sts_dbe_error[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_error
sts_corr_dropped[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped
sts_sbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_sbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_sbe_count
sts_dbe_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_dbe_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_dbe_count
sts_corr_dropped_count[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_corr_dropped_count[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_count
sts_err_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[24] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_err_addr[25] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_err_addr
sts_corr_dropped_addr[0] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[1] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[2] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[3] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[4] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[5] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[6] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[7] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[8] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[9] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[10] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[11] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[12] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[13] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[14] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[15] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[16] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[17] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[18] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[19] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[20] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[21] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[22] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[23] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[24] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
sts_corr_dropped_addr[25] <= alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst.sts_corr_dropped_addr
cfg_cal_req => comb.IN1
sts_cal_fail <= ctl_cal_fail.DB_MAX_OUTPUT_PORT_TYPE
sts_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
cfg_enable_dqs_tracking => cfg_enable_dqs_tracking.IN1
afi_ctl_refresh_done[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_refresh_done
afi_seq_busy[0] => afi_seq_busy[0].IN1
afi_ctl_long_idle[0] <= alt_mem_ddrx_sideband:sideband_inst.afi_ctl_long_idle
tbp_empty <= tbp_empty.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= alt_mem_ddrx_cmd_gen:cmd_gen_inst.cmd_gen_busy
sideband_in_refresh <= alt_mem_ddrx_sideband:sideband_inst.sideband_in_refresh


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
itf_cmd_ready <= itf_cmd_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_valid => cmd_read.IN0
itf_cmd_valid => cmd_write.IN0
itf_cmd_valid => cmd_valid.IN0
itf_cmd => cmd_write.IN1
itf_cmd => cmd_read.IN1
itf_cmd_address[0] => cmd_address[0].DATAIN
itf_cmd_address[1] => cmd_address[1].DATAIN
itf_cmd_address[2] => cmd_address[2].DATAIN
itf_cmd_address[3] => cmd_address[3].DATAIN
itf_cmd_address[4] => cmd_address[4].DATAIN
itf_cmd_address[5] => cmd_address[5].DATAIN
itf_cmd_address[6] => cmd_address[6].DATAIN
itf_cmd_address[7] => cmd_address[7].DATAIN
itf_cmd_address[8] => cmd_address[8].DATAIN
itf_cmd_address[9] => cmd_address[9].DATAIN
itf_cmd_address[10] => cmd_address[10].DATAIN
itf_cmd_address[11] => cmd_address[11].DATAIN
itf_cmd_address[12] => cmd_address[12].DATAIN
itf_cmd_address[13] => cmd_address[13].DATAIN
itf_cmd_address[14] => cmd_address[14].DATAIN
itf_cmd_address[15] => cmd_address[15].DATAIN
itf_cmd_address[16] => cmd_address[16].DATAIN
itf_cmd_address[17] => cmd_address[17].DATAIN
itf_cmd_address[18] => cmd_address[18].DATAIN
itf_cmd_address[19] => cmd_address[19].DATAIN
itf_cmd_address[20] => cmd_address[20].DATAIN
itf_cmd_address[21] => cmd_address[21].DATAIN
itf_cmd_address[22] => cmd_address[22].DATAIN
itf_cmd_address[23] => cmd_address[23].DATAIN
itf_cmd_address[24] => cmd_address[24].DATAIN
itf_cmd_address[25] => cmd_address[25].DATAIN
itf_cmd_burstlen[0] => cmd_size[0].DATAIN
itf_cmd_burstlen[1] => cmd_size[1].DATAIN
itf_cmd_burstlen[2] => cmd_size[2].DATAIN
itf_cmd_id[0] => cmd_id[0].DATAIN
itf_cmd_id[1] => cmd_id[1].DATAIN
itf_cmd_id[2] => cmd_id[2].DATAIN
itf_cmd_id[3] => cmd_id[3].DATAIN
itf_cmd_id[4] => cmd_id[4].DATAIN
itf_cmd_id[5] => cmd_id[5].DATAIN
itf_cmd_id[6] => cmd_id[6].DATAIN
itf_cmd_id[7] => cmd_id[7].DATAIN
itf_cmd_priority => cmd_priority.DATAIN
itf_cmd_autopercharge => cmd_autoprecharge.DATAIN
itf_cmd_multicast => cmd_multicast.DATAIN
itf_wr_data_ready <= itf_wr_data_ready.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_valid => write_data_valid.DATAIN
itf_wr_data[0] => write_data[0].DATAIN
itf_wr_data[1] => write_data[1].DATAIN
itf_wr_data[2] => write_data[2].DATAIN
itf_wr_data[3] => write_data[3].DATAIN
itf_wr_data[4] => write_data[4].DATAIN
itf_wr_data[5] => write_data[5].DATAIN
itf_wr_data[6] => write_data[6].DATAIN
itf_wr_data[7] => write_data[7].DATAIN
itf_wr_data[8] => write_data[8].DATAIN
itf_wr_data[9] => write_data[9].DATAIN
itf_wr_data[10] => write_data[10].DATAIN
itf_wr_data[11] => write_data[11].DATAIN
itf_wr_data[12] => write_data[12].DATAIN
itf_wr_data[13] => write_data[13].DATAIN
itf_wr_data[14] => write_data[14].DATAIN
itf_wr_data[15] => write_data[15].DATAIN
itf_wr_data[16] => write_data[16].DATAIN
itf_wr_data[17] => write_data[17].DATAIN
itf_wr_data[18] => write_data[18].DATAIN
itf_wr_data[19] => write_data[19].DATAIN
itf_wr_data[20] => write_data[20].DATAIN
itf_wr_data[21] => write_data[21].DATAIN
itf_wr_data[22] => write_data[22].DATAIN
itf_wr_data[23] => write_data[23].DATAIN
itf_wr_data[24] => write_data[24].DATAIN
itf_wr_data[25] => write_data[25].DATAIN
itf_wr_data[26] => write_data[26].DATAIN
itf_wr_data[27] => write_data[27].DATAIN
itf_wr_data[28] => write_data[28].DATAIN
itf_wr_data[29] => write_data[29].DATAIN
itf_wr_data[30] => write_data[30].DATAIN
itf_wr_data[31] => write_data[31].DATAIN
itf_wr_data[32] => write_data[32].DATAIN
itf_wr_data[33] => write_data[33].DATAIN
itf_wr_data[34] => write_data[34].DATAIN
itf_wr_data[35] => write_data[35].DATAIN
itf_wr_data[36] => write_data[36].DATAIN
itf_wr_data[37] => write_data[37].DATAIN
itf_wr_data[38] => write_data[38].DATAIN
itf_wr_data[39] => write_data[39].DATAIN
itf_wr_data[40] => write_data[40].DATAIN
itf_wr_data[41] => write_data[41].DATAIN
itf_wr_data[42] => write_data[42].DATAIN
itf_wr_data[43] => write_data[43].DATAIN
itf_wr_data[44] => write_data[44].DATAIN
itf_wr_data[45] => write_data[45].DATAIN
itf_wr_data[46] => write_data[46].DATAIN
itf_wr_data[47] => write_data[47].DATAIN
itf_wr_data[48] => write_data[48].DATAIN
itf_wr_data[49] => write_data[49].DATAIN
itf_wr_data[50] => write_data[50].DATAIN
itf_wr_data[51] => write_data[51].DATAIN
itf_wr_data[52] => write_data[52].DATAIN
itf_wr_data[53] => write_data[53].DATAIN
itf_wr_data[54] => write_data[54].DATAIN
itf_wr_data[55] => write_data[55].DATAIN
itf_wr_data[56] => write_data[56].DATAIN
itf_wr_data[57] => write_data[57].DATAIN
itf_wr_data[58] => write_data[58].DATAIN
itf_wr_data[59] => write_data[59].DATAIN
itf_wr_data[60] => write_data[60].DATAIN
itf_wr_data[61] => write_data[61].DATAIN
itf_wr_data[62] => write_data[62].DATAIN
itf_wr_data[63] => write_data[63].DATAIN
itf_wr_data_byte_en[0] => byte_en[0].DATAIN
itf_wr_data_byte_en[1] => byte_en[1].DATAIN
itf_wr_data_byte_en[2] => byte_en[2].DATAIN
itf_wr_data_byte_en[3] => byte_en[3].DATAIN
itf_wr_data_byte_en[4] => byte_en[4].DATAIN
itf_wr_data_byte_en[5] => byte_en[5].DATAIN
itf_wr_data_byte_en[6] => byte_en[6].DATAIN
itf_wr_data_byte_en[7] => byte_en[7].DATAIN
itf_wr_data_begin => ~NO_FANOUT~
itf_wr_data_last => ~NO_FANOUT~
itf_wr_data_id[0] => write_data_id[0].DATAIN
itf_wr_data_id[1] => write_data_id[1].DATAIN
itf_wr_data_id[2] => write_data_id[2].DATAIN
itf_wr_data_id[3] => write_data_id[3].DATAIN
itf_wr_data_id[4] => write_data_id[4].DATAIN
itf_wr_data_id[5] => write_data_id[5].DATAIN
itf_wr_data_id[6] => write_data_id[6].DATAIN
itf_wr_data_id[7] => write_data_id[7].DATAIN
itf_rd_data_ready => ~NO_FANOUT~
itf_rd_data_valid <= read_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[16] <= read_data[16].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[17] <= read_data[17].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[18] <= read_data[18].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[19] <= read_data[19].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[20] <= read_data[20].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[21] <= read_data[21].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[22] <= read_data[22].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[23] <= read_data[23].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[24] <= read_data[24].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[25] <= read_data[25].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[26] <= read_data[26].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[27] <= read_data[27].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[28] <= read_data[28].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[29] <= read_data[29].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[30] <= read_data[30].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[31] <= read_data[31].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[32] <= read_data[32].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[33] <= read_data[33].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[34] <= read_data[34].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[35] <= read_data[35].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[36] <= read_data[36].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[37] <= read_data[37].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[38] <= read_data[38].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[39] <= read_data[39].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[40] <= read_data[40].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[41] <= read_data[41].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[42] <= read_data[42].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[43] <= read_data[43].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[44] <= read_data[44].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[45] <= read_data[45].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[46] <= read_data[46].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[47] <= read_data[47].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[48] <= read_data[48].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[49] <= read_data[49].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[50] <= read_data[50].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[51] <= read_data[51].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[52] <= read_data[52].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[53] <= read_data[53].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[54] <= read_data[54].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[55] <= read_data[55].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[56] <= read_data[56].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[57] <= read_data[57].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[58] <= read_data[58].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[59] <= read_data[59].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[60] <= read_data[60].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[61] <= read_data[61].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[62] <= read_data[62].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data[63] <= read_data[63].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_error <= read_data_error.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_begin <= read_data_begin.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_last <= read_data_last.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[0] <= read_data_localid[0].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[1] <= read_data_localid[1].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[2] <= read_data_localid[2].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[3] <= read_data_localid[3].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[4] <= read_data_localid[4].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[5] <= read_data_localid[5].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[6] <= read_data_localid[6].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id[7] <= read_data_localid[7].DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[0] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[1] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[2] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[3] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[4] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[5] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[6] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early[7] <= itf_rd_data_id_early.DB_MAX_OUTPUT_PORT_TYPE
itf_rd_data_id_early_valid <= itf_rd_data_id_early_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full => itf_cmd_ready.IN0
cmd_valid <= cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_address[0] <= itf_cmd_address[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[1] <= itf_cmd_address[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[2] <= itf_cmd_address[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[3] <= itf_cmd_address[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[4] <= itf_cmd_address[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[5] <= itf_cmd_address[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[6] <= itf_cmd_address[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[7] <= itf_cmd_address[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[8] <= itf_cmd_address[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[9] <= itf_cmd_address[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[10] <= itf_cmd_address[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[11] <= itf_cmd_address[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[12] <= itf_cmd_address[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[13] <= itf_cmd_address[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[14] <= itf_cmd_address[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[15] <= itf_cmd_address[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[16] <= itf_cmd_address[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[17] <= itf_cmd_address[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[18] <= itf_cmd_address[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[19] <= itf_cmd_address[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[20] <= itf_cmd_address[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[21] <= itf_cmd_address[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[22] <= itf_cmd_address[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[23] <= itf_cmd_address[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[24] <= itf_cmd_address[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_address[25] <= itf_cmd_address[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_write <= cmd_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_read <= cmd_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_multicast <= itf_cmd_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_size[0] <= itf_cmd_burstlen[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_size[1] <= itf_cmd_burstlen[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_size[2] <= itf_cmd_burstlen[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_priority <= itf_cmd_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_autoprecharge <= itf_cmd_autopercharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_id[0] <= itf_cmd_id[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[1] <= itf_cmd_id[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[2] <= itf_cmd_id[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[3] <= itf_cmd_id[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[4] <= itf_cmd_id[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[5] <= itf_cmd_id[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[6] <= itf_cmd_id[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_id[7] <= itf_cmd_id[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data_mem_full => itf_wr_data_ready.IN0
write_data_id[0] <= itf_wr_data_id[0].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[1] <= itf_wr_data_id[1].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[2] <= itf_wr_data_id[2].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[3] <= itf_wr_data_id[3].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[4] <= itf_wr_data_id[4].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[5] <= itf_wr_data_id[5].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[6] <= itf_wr_data_id[6].DB_MAX_OUTPUT_PORT_TYPE
write_data_id[7] <= itf_wr_data_id[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= itf_wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= itf_wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= itf_wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= itf_wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= itf_wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= itf_wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= itf_wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= itf_wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= itf_wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= itf_wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= itf_wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= itf_wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= itf_wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= itf_wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= itf_wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= itf_wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= itf_wr_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= itf_wr_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= itf_wr_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= itf_wr_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= itf_wr_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= itf_wr_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= itf_wr_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= itf_wr_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= itf_wr_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= itf_wr_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= itf_wr_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= itf_wr_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= itf_wr_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= itf_wr_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= itf_wr_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= itf_wr_data[31].DB_MAX_OUTPUT_PORT_TYPE
write_data[32] <= itf_wr_data[32].DB_MAX_OUTPUT_PORT_TYPE
write_data[33] <= itf_wr_data[33].DB_MAX_OUTPUT_PORT_TYPE
write_data[34] <= itf_wr_data[34].DB_MAX_OUTPUT_PORT_TYPE
write_data[35] <= itf_wr_data[35].DB_MAX_OUTPUT_PORT_TYPE
write_data[36] <= itf_wr_data[36].DB_MAX_OUTPUT_PORT_TYPE
write_data[37] <= itf_wr_data[37].DB_MAX_OUTPUT_PORT_TYPE
write_data[38] <= itf_wr_data[38].DB_MAX_OUTPUT_PORT_TYPE
write_data[39] <= itf_wr_data[39].DB_MAX_OUTPUT_PORT_TYPE
write_data[40] <= itf_wr_data[40].DB_MAX_OUTPUT_PORT_TYPE
write_data[41] <= itf_wr_data[41].DB_MAX_OUTPUT_PORT_TYPE
write_data[42] <= itf_wr_data[42].DB_MAX_OUTPUT_PORT_TYPE
write_data[43] <= itf_wr_data[43].DB_MAX_OUTPUT_PORT_TYPE
write_data[44] <= itf_wr_data[44].DB_MAX_OUTPUT_PORT_TYPE
write_data[45] <= itf_wr_data[45].DB_MAX_OUTPUT_PORT_TYPE
write_data[46] <= itf_wr_data[46].DB_MAX_OUTPUT_PORT_TYPE
write_data[47] <= itf_wr_data[47].DB_MAX_OUTPUT_PORT_TYPE
write_data[48] <= itf_wr_data[48].DB_MAX_OUTPUT_PORT_TYPE
write_data[49] <= itf_wr_data[49].DB_MAX_OUTPUT_PORT_TYPE
write_data[50] <= itf_wr_data[50].DB_MAX_OUTPUT_PORT_TYPE
write_data[51] <= itf_wr_data[51].DB_MAX_OUTPUT_PORT_TYPE
write_data[52] <= itf_wr_data[52].DB_MAX_OUTPUT_PORT_TYPE
write_data[53] <= itf_wr_data[53].DB_MAX_OUTPUT_PORT_TYPE
write_data[54] <= itf_wr_data[54].DB_MAX_OUTPUT_PORT_TYPE
write_data[55] <= itf_wr_data[55].DB_MAX_OUTPUT_PORT_TYPE
write_data[56] <= itf_wr_data[56].DB_MAX_OUTPUT_PORT_TYPE
write_data[57] <= itf_wr_data[57].DB_MAX_OUTPUT_PORT_TYPE
write_data[58] <= itf_wr_data[58].DB_MAX_OUTPUT_PORT_TYPE
write_data[59] <= itf_wr_data[59].DB_MAX_OUTPUT_PORT_TYPE
write_data[60] <= itf_wr_data[60].DB_MAX_OUTPUT_PORT_TYPE
write_data[61] <= itf_wr_data[61].DB_MAX_OUTPUT_PORT_TYPE
write_data[62] <= itf_wr_data[62].DB_MAX_OUTPUT_PORT_TYPE
write_data[63] <= itf_wr_data[63].DB_MAX_OUTPUT_PORT_TYPE
byte_en[0] <= itf_wr_data_byte_en[0].DB_MAX_OUTPUT_PORT_TYPE
byte_en[1] <= itf_wr_data_byte_en[1].DB_MAX_OUTPUT_PORT_TYPE
byte_en[2] <= itf_wr_data_byte_en[2].DB_MAX_OUTPUT_PORT_TYPE
byte_en[3] <= itf_wr_data_byte_en[3].DB_MAX_OUTPUT_PORT_TYPE
byte_en[4] <= itf_wr_data_byte_en[4].DB_MAX_OUTPUT_PORT_TYPE
byte_en[5] <= itf_wr_data_byte_en[5].DB_MAX_OUTPUT_PORT_TYPE
byte_en[6] <= itf_wr_data_byte_en[6].DB_MAX_OUTPUT_PORT_TYPE
byte_en[7] <= itf_wr_data_byte_en[7].DB_MAX_OUTPUT_PORT_TYPE
write_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => itf_rd_data[0].DATAIN
read_data[1] => itf_rd_data[1].DATAIN
read_data[2] => itf_rd_data[2].DATAIN
read_data[3] => itf_rd_data[3].DATAIN
read_data[4] => itf_rd_data[4].DATAIN
read_data[5] => itf_rd_data[5].DATAIN
read_data[6] => itf_rd_data[6].DATAIN
read_data[7] => itf_rd_data[7].DATAIN
read_data[8] => itf_rd_data[8].DATAIN
read_data[9] => itf_rd_data[9].DATAIN
read_data[10] => itf_rd_data[10].DATAIN
read_data[11] => itf_rd_data[11].DATAIN
read_data[12] => itf_rd_data[12].DATAIN
read_data[13] => itf_rd_data[13].DATAIN
read_data[14] => itf_rd_data[14].DATAIN
read_data[15] => itf_rd_data[15].DATAIN
read_data[16] => itf_rd_data[16].DATAIN
read_data[17] => itf_rd_data[17].DATAIN
read_data[18] => itf_rd_data[18].DATAIN
read_data[19] => itf_rd_data[19].DATAIN
read_data[20] => itf_rd_data[20].DATAIN
read_data[21] => itf_rd_data[21].DATAIN
read_data[22] => itf_rd_data[22].DATAIN
read_data[23] => itf_rd_data[23].DATAIN
read_data[24] => itf_rd_data[24].DATAIN
read_data[25] => itf_rd_data[25].DATAIN
read_data[26] => itf_rd_data[26].DATAIN
read_data[27] => itf_rd_data[27].DATAIN
read_data[28] => itf_rd_data[28].DATAIN
read_data[29] => itf_rd_data[29].DATAIN
read_data[30] => itf_rd_data[30].DATAIN
read_data[31] => itf_rd_data[31].DATAIN
read_data[32] => itf_rd_data[32].DATAIN
read_data[33] => itf_rd_data[33].DATAIN
read_data[34] => itf_rd_data[34].DATAIN
read_data[35] => itf_rd_data[35].DATAIN
read_data[36] => itf_rd_data[36].DATAIN
read_data[37] => itf_rd_data[37].DATAIN
read_data[38] => itf_rd_data[38].DATAIN
read_data[39] => itf_rd_data[39].DATAIN
read_data[40] => itf_rd_data[40].DATAIN
read_data[41] => itf_rd_data[41].DATAIN
read_data[42] => itf_rd_data[42].DATAIN
read_data[43] => itf_rd_data[43].DATAIN
read_data[44] => itf_rd_data[44].DATAIN
read_data[45] => itf_rd_data[45].DATAIN
read_data[46] => itf_rd_data[46].DATAIN
read_data[47] => itf_rd_data[47].DATAIN
read_data[48] => itf_rd_data[48].DATAIN
read_data[49] => itf_rd_data[49].DATAIN
read_data[50] => itf_rd_data[50].DATAIN
read_data[51] => itf_rd_data[51].DATAIN
read_data[52] => itf_rd_data[52].DATAIN
read_data[53] => itf_rd_data[53].DATAIN
read_data[54] => itf_rd_data[54].DATAIN
read_data[55] => itf_rd_data[55].DATAIN
read_data[56] => itf_rd_data[56].DATAIN
read_data[57] => itf_rd_data[57].DATAIN
read_data[58] => itf_rd_data[58].DATAIN
read_data[59] => itf_rd_data[59].DATAIN
read_data[60] => itf_rd_data[60].DATAIN
read_data[61] => itf_rd_data[61].DATAIN
read_data[62] => itf_rd_data[62].DATAIN
read_data[63] => itf_rd_data[63].DATAIN
read_data_valid => itf_rd_data_valid.DATAIN
read_data_error => itf_rd_data_error.DATAIN
read_data_localid[0] => itf_rd_data_id[0].DATAIN
read_data_localid[1] => itf_rd_data_id[1].DATAIN
read_data_localid[2] => itf_rd_data_id[2].DATAIN
read_data_localid[3] => itf_rd_data_id[3].DATAIN
read_data_localid[4] => itf_rd_data_id[4].DATAIN
read_data_localid[5] => itf_rd_data_id[5].DATAIN
read_data_localid[6] => itf_rd_data_id[6].DATAIN
read_data_localid[7] => itf_rd_data_id[7].DATAIN
read_data_begin => itf_rd_data_begin.DATAIN
read_data_last => itf_rd_data_last.DATAIN
local_refresh_req => rfsh_req.DATAIN
local_refresh_chip[0] => rfsh_chip[0].DATAIN
local_zqcal_req => zqcal_req.DATAIN
local_deep_powerdn_req => deep_powerdn_req.DATAIN
local_deep_powerdn_chip[0] => deep_powerdn_chip[0].DATAIN
local_self_rfsh_req => self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
local_refresh_ack <= rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_deep_powerdn_ack <= deep_powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_power_down_ack <= power_down_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_ack <= self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => itf_rd_data_id_early_valid.IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => itf_rd_data_id_early_valid.IN0
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => itf_rd_data_id_early_valid.IN1
bg_localid[0] => itf_rd_data_id_early.DATAB
bg_localid[1] => itf_rd_data_id_early.DATAB
bg_localid[2] => itf_rd_data_id_early.DATAB
bg_localid[3] => itf_rd_data_id_early.DATAB
bg_localid[4] => itf_rd_data_id_early.DATAB
bg_localid[5] => itf_rd_data_id_early.DATAB
bg_localid[6] => itf_rd_data_id_early.DATAB
bg_localid[7] => itf_rd_data_id_early.DATAB
rfsh_req <= local_refresh_req.DB_MAX_OUTPUT_PORT_TYPE
rfsh_chip[0] <= local_refresh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
zqcal_req <= local_zqcal_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req <= local_deep_powerdn_req.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_chip[0] <= local_deep_powerdn_chip[0].DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req <= local_self_rfsh_req.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_chip[0] <= local_self_rfsh_chip[0].DB_MAX_OUTPUT_PORT_TYPE
rfsh_ack => local_refresh_ack.DATAIN
deep_powerdn_ack => local_deep_powerdn_ack.DATAIN
power_down_ack => local_power_down_ack.DATAIN
self_rfsh_ack => local_self_rfsh_ack.DATAIN
init_done => itf_cmd_ready.IN1
init_done => itf_wr_data_ready.IN1
init_done => cmd_read.IN1
init_done => cmd_write.IN1
init_done => cmd_valid.IN1
init_done => local_init_done.DATAIN


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => waiting_to_load.CLK
ctl_clk => ecc_priority.CLK
ctl_clk => ecc_localid[0].CLK
ctl_clk => ecc_localid[1].CLK
ctl_clk => ecc_localid[2].CLK
ctl_clk => ecc_localid[3].CLK
ctl_clk => ecc_localid[4].CLK
ctl_clk => ecc_localid[5].CLK
ctl_clk => ecc_localid[6].CLK
ctl_clk => ecc_localid[7].CLK
ctl_clk => ecc_dataid[0].CLK
ctl_clk => ecc_dataid[1].CLK
ctl_clk => ecc_dataid[2].CLK
ctl_clk => ecc_dataid[3].CLK
ctl_clk => ecc_multicast.CLK
ctl_clk => ecc_autopch.CLK
ctl_clk => ecc_size[0].CLK
ctl_clk => ecc_size[1].CLK
ctl_clk => ecc_size[2].CLK
ctl_clk => ecc_col_addr[0].CLK
ctl_clk => ecc_col_addr[1].CLK
ctl_clk => ecc_col_addr[2].CLK
ctl_clk => ecc_col_addr[3].CLK
ctl_clk => ecc_col_addr[4].CLK
ctl_clk => ecc_col_addr[5].CLK
ctl_clk => ecc_col_addr[6].CLK
ctl_clk => ecc_col_addr[7].CLK
ctl_clk => ecc_col_addr[8].CLK
ctl_clk => ecc_col_addr[9].CLK
ctl_clk => ecc_row_addr[0].CLK
ctl_clk => ecc_row_addr[1].CLK
ctl_clk => ecc_row_addr[2].CLK
ctl_clk => ecc_row_addr[3].CLK
ctl_clk => ecc_row_addr[4].CLK
ctl_clk => ecc_row_addr[5].CLK
ctl_clk => ecc_row_addr[6].CLK
ctl_clk => ecc_row_addr[7].CLK
ctl_clk => ecc_row_addr[8].CLK
ctl_clk => ecc_row_addr[9].CLK
ctl_clk => ecc_row_addr[10].CLK
ctl_clk => ecc_row_addr[11].CLK
ctl_clk => ecc_row_addr[12].CLK
ctl_clk => ecc_row_addr[13].CLK
ctl_clk => ecc_row_addr[14].CLK
ctl_clk => ecc_bank_addr[0].CLK
ctl_clk => ecc_bank_addr[1].CLK
ctl_clk => ecc_bank_addr[2].CLK
ctl_clk => ecc_cs_addr[0].CLK
ctl_clk => int_ecc_partial_be.CLK
ctl_clk => int_ecc_data_complete.CLK
ctl_clk => int_ecc_dataid[0].CLK
ctl_clk => int_ecc_dataid[1].CLK
ctl_clk => int_ecc_dataid[2].CLK
ctl_clk => int_ecc_dataid[3].CLK
ctl_clk => int_ecc_localid[0].CLK
ctl_clk => int_ecc_localid[1].CLK
ctl_clk => int_ecc_localid[2].CLK
ctl_clk => int_ecc_localid[3].CLK
ctl_clk => int_ecc_localid[4].CLK
ctl_clk => int_ecc_localid[5].CLK
ctl_clk => int_ecc_localid[6].CLK
ctl_clk => int_ecc_localid[7].CLK
ctl_clk => int_ecc_priority.CLK
ctl_clk => int_ecc_multicast.CLK
ctl_clk => int_ecc_autopch.CLK
ctl_clk => int_ecc_size[0].CLK
ctl_clk => int_ecc_size[1].CLK
ctl_clk => int_ecc_size[2].CLK
ctl_clk => int_ecc_write.CLK
ctl_clk => int_ecc_read.CLK
ctl_clk => int_ecc_col_addr[0].CLK
ctl_clk => int_ecc_col_addr[1].CLK
ctl_clk => int_ecc_col_addr[2].CLK
ctl_clk => int_ecc_col_addr[3].CLK
ctl_clk => int_ecc_col_addr[4].CLK
ctl_clk => int_ecc_col_addr[5].CLK
ctl_clk => int_ecc_col_addr[6].CLK
ctl_clk => int_ecc_col_addr[7].CLK
ctl_clk => int_ecc_col_addr[8].CLK
ctl_clk => int_ecc_col_addr[9].CLK
ctl_clk => int_ecc_row_addr[0].CLK
ctl_clk => int_ecc_row_addr[1].CLK
ctl_clk => int_ecc_row_addr[2].CLK
ctl_clk => int_ecc_row_addr[3].CLK
ctl_clk => int_ecc_row_addr[4].CLK
ctl_clk => int_ecc_row_addr[5].CLK
ctl_clk => int_ecc_row_addr[6].CLK
ctl_clk => int_ecc_row_addr[7].CLK
ctl_clk => int_ecc_row_addr[8].CLK
ctl_clk => int_ecc_row_addr[9].CLK
ctl_clk => int_ecc_row_addr[10].CLK
ctl_clk => int_ecc_row_addr[11].CLK
ctl_clk => int_ecc_row_addr[12].CLK
ctl_clk => int_ecc_row_addr[13].CLK
ctl_clk => int_ecc_row_addr[14].CLK
ctl_clk => int_ecc_bank_addr[0].CLK
ctl_clk => int_ecc_bank_addr[1].CLK
ctl_clk => int_ecc_bank_addr[2].CLK
ctl_clk => int_ecc_cs_addr[0].CLK
ctl_clk => split_queue_load_open.CLK
ctl_clk => partial_opr.CLK
ctl_clk => errcmd_ready~reg0.CLK
ctl_clk => correct.CLK
ctl_clk => ecc_rmw_write.CLK
ctl_clk => ecc_rmw_read.CLK
ctl_clk => ecc_write.CLK
ctl_clk => ecc_read.CLK
ctl_clk => buf_col_addr[0].CLK
ctl_clk => buf_col_addr[1].CLK
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_col_addr[9].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_row_addr[13].CLK
ctl_clk => buf_row_addr[14].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_bank_addr[2].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_localid[0].CLK
ctl_clk => buf_localid[1].CLK
ctl_clk => buf_localid[2].CLK
ctl_clk => buf_localid[3].CLK
ctl_clk => buf_localid[4].CLK
ctl_clk => buf_localid[5].CLK
ctl_clk => buf_localid[6].CLK
ctl_clk => buf_localid[7].CLK
ctl_clk => buf_priority.CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => int_buf_row_addr_reach_max[0].CLK
ctl_clk => int_buf_row_addr_reach_max[1].CLK
ctl_clk => int_buf_row_addr_reach_max[2].CLK
ctl_clk => int_buf_row_addr_reach_max[3].CLK
ctl_clk => buf_col_addr_reach_max.CLK
ctl_clk => buf_bank_addr_reach_max.CLK
ctl_clk => buf_chip_addr_reach_max.CLK
ctl_clk => decrmntd_size[0].CLK
ctl_clk => decrmntd_size[1].CLK
ctl_clk => decrmntd_size[2].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => buf_size[2].CLK
ctl_clk => buf_size[3].CLK
ctl_clk => split_localid[0].CLK
ctl_clk => split_localid[1].CLK
ctl_clk => split_localid[2].CLK
ctl_clk => split_localid[3].CLK
ctl_clk => split_localid[4].CLK
ctl_clk => split_localid[5].CLK
ctl_clk => split_localid[6].CLK
ctl_clk => split_localid[7].CLK
ctl_clk => split_priority.CLK
ctl_clk => split_multicast.CLK
ctl_clk => split_autopch.CLK
ctl_clk => split_size[0].CLK
ctl_clk => split_size[1].CLK
ctl_clk => split_size[2].CLK
ctl_clk => split_write.CLK
ctl_clk => split_read.CLK
ctl_clk => split_col_addr[0].CLK
ctl_clk => split_col_addr[1].CLK
ctl_clk => split_col_addr[2].CLK
ctl_clk => split_col_addr[3].CLK
ctl_clk => split_col_addr[4].CLK
ctl_clk => split_col_addr[5].CLK
ctl_clk => split_col_addr[6].CLK
ctl_clk => split_col_addr[7].CLK
ctl_clk => split_col_addr[8].CLK
ctl_clk => split_col_addr[9].CLK
ctl_clk => split_row_addr[0].CLK
ctl_clk => split_row_addr[1].CLK
ctl_clk => split_row_addr[2].CLK
ctl_clk => split_row_addr[3].CLK
ctl_clk => split_row_addr[4].CLK
ctl_clk => split_row_addr[5].CLK
ctl_clk => split_row_addr[6].CLK
ctl_clk => split_row_addr[7].CLK
ctl_clk => split_row_addr[8].CLK
ctl_clk => split_row_addr[9].CLK
ctl_clk => split_row_addr[10].CLK
ctl_clk => split_row_addr[11].CLK
ctl_clk => split_row_addr[12].CLK
ctl_clk => split_row_addr[13].CLK
ctl_clk => split_row_addr[14].CLK
ctl_clk => split_bank_addr[0].CLK
ctl_clk => split_bank_addr[1].CLK
ctl_clk => split_bank_addr[2].CLK
ctl_clk => split_cs_addr[0].CLK
ctl_clk => generating.CLK
ctl_clk => deassert_ready.CLK
ctl_clk => ecc_state_sm~6.DATAIN
ctl_reset_n => split_localid[0].ACLR
ctl_reset_n => split_localid[1].ACLR
ctl_reset_n => split_localid[2].ACLR
ctl_reset_n => split_localid[3].ACLR
ctl_reset_n => split_localid[4].ACLR
ctl_reset_n => split_localid[5].ACLR
ctl_reset_n => split_localid[6].ACLR
ctl_reset_n => split_localid[7].ACLR
ctl_reset_n => split_priority.ACLR
ctl_reset_n => split_multicast.ACLR
ctl_reset_n => split_autopch.ACLR
ctl_reset_n => split_size[0].ACLR
ctl_reset_n => split_size[1].ACLR
ctl_reset_n => split_size[2].ACLR
ctl_reset_n => split_write.ACLR
ctl_reset_n => split_read.ACLR
ctl_reset_n => split_col_addr[0].ACLR
ctl_reset_n => split_col_addr[1].ACLR
ctl_reset_n => split_col_addr[2].ACLR
ctl_reset_n => split_col_addr[3].ACLR
ctl_reset_n => split_col_addr[4].ACLR
ctl_reset_n => split_col_addr[5].ACLR
ctl_reset_n => split_col_addr[6].ACLR
ctl_reset_n => split_col_addr[7].ACLR
ctl_reset_n => split_col_addr[8].ACLR
ctl_reset_n => split_col_addr[9].ACLR
ctl_reset_n => split_row_addr[0].ACLR
ctl_reset_n => split_row_addr[1].ACLR
ctl_reset_n => split_row_addr[2].ACLR
ctl_reset_n => split_row_addr[3].ACLR
ctl_reset_n => split_row_addr[4].ACLR
ctl_reset_n => split_row_addr[5].ACLR
ctl_reset_n => split_row_addr[6].ACLR
ctl_reset_n => split_row_addr[7].ACLR
ctl_reset_n => split_row_addr[8].ACLR
ctl_reset_n => split_row_addr[9].ACLR
ctl_reset_n => split_row_addr[10].ACLR
ctl_reset_n => split_row_addr[11].ACLR
ctl_reset_n => split_row_addr[12].ACLR
ctl_reset_n => split_row_addr[13].ACLR
ctl_reset_n => split_row_addr[14].ACLR
ctl_reset_n => split_bank_addr[0].ACLR
ctl_reset_n => split_bank_addr[1].ACLR
ctl_reset_n => split_bank_addr[2].ACLR
ctl_reset_n => split_cs_addr[0].ACLR
ctl_reset_n => partial_opr.ACLR
ctl_reset_n => errcmd_ready~reg0.ACLR
ctl_reset_n => correct.ACLR
ctl_reset_n => ecc_rmw_write.ACLR
ctl_reset_n => ecc_rmw_read.ACLR
ctl_reset_n => ecc_write.ACLR
ctl_reset_n => ecc_read.ACLR
ctl_reset_n => waiting_to_load.ACLR
ctl_reset_n => deassert_ready.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => decrmntd_size[0].ACLR
ctl_reset_n => decrmntd_size[1].ACLR
ctl_reset_n => decrmntd_size[2].ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => buf_size[2].ACLR
ctl_reset_n => buf_size[3].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[0].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[1].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[2].ACLR
ctl_reset_n => int_buf_row_addr_reach_max[3].ACLR
ctl_reset_n => buf_col_addr_reach_max.ACLR
ctl_reset_n => buf_bank_addr_reach_max.ACLR
ctl_reset_n => buf_chip_addr_reach_max.ACLR
ctl_reset_n => buf_localid[0].ACLR
ctl_reset_n => buf_localid[1].ACLR
ctl_reset_n => buf_localid[2].ACLR
ctl_reset_n => buf_localid[3].ACLR
ctl_reset_n => buf_localid[4].ACLR
ctl_reset_n => buf_localid[5].ACLR
ctl_reset_n => buf_localid[6].ACLR
ctl_reset_n => buf_localid[7].ACLR
ctl_reset_n => buf_priority.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_col_addr[0].ACLR
ctl_reset_n => buf_col_addr[1].ACLR
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_col_addr[9].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_row_addr[13].ACLR
ctl_reset_n => buf_row_addr[14].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_bank_addr[2].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
ctl_reset_n => split_queue_load_open.ACLR
ctl_reset_n => int_ecc_dataid[0].ACLR
ctl_reset_n => int_ecc_dataid[1].ACLR
ctl_reset_n => int_ecc_dataid[2].ACLR
ctl_reset_n => int_ecc_dataid[3].ACLR
ctl_reset_n => int_ecc_localid[0].ACLR
ctl_reset_n => int_ecc_localid[1].ACLR
ctl_reset_n => int_ecc_localid[2].ACLR
ctl_reset_n => int_ecc_localid[3].ACLR
ctl_reset_n => int_ecc_localid[4].ACLR
ctl_reset_n => int_ecc_localid[5].ACLR
ctl_reset_n => int_ecc_localid[6].ACLR
ctl_reset_n => int_ecc_localid[7].ACLR
ctl_reset_n => int_ecc_priority.ACLR
ctl_reset_n => int_ecc_multicast.ACLR
ctl_reset_n => int_ecc_autopch.ACLR
ctl_reset_n => int_ecc_size[0].ACLR
ctl_reset_n => int_ecc_size[1].ACLR
ctl_reset_n => int_ecc_size[2].ACLR
ctl_reset_n => int_ecc_write.ACLR
ctl_reset_n => int_ecc_read.ACLR
ctl_reset_n => int_ecc_col_addr[0].ACLR
ctl_reset_n => int_ecc_col_addr[1].ACLR
ctl_reset_n => int_ecc_col_addr[2].ACLR
ctl_reset_n => int_ecc_col_addr[3].ACLR
ctl_reset_n => int_ecc_col_addr[4].ACLR
ctl_reset_n => int_ecc_col_addr[5].ACLR
ctl_reset_n => int_ecc_col_addr[6].ACLR
ctl_reset_n => int_ecc_col_addr[7].ACLR
ctl_reset_n => int_ecc_col_addr[8].ACLR
ctl_reset_n => int_ecc_col_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[0].ACLR
ctl_reset_n => int_ecc_row_addr[1].ACLR
ctl_reset_n => int_ecc_row_addr[2].ACLR
ctl_reset_n => int_ecc_row_addr[3].ACLR
ctl_reset_n => int_ecc_row_addr[4].ACLR
ctl_reset_n => int_ecc_row_addr[5].ACLR
ctl_reset_n => int_ecc_row_addr[6].ACLR
ctl_reset_n => int_ecc_row_addr[7].ACLR
ctl_reset_n => int_ecc_row_addr[8].ACLR
ctl_reset_n => int_ecc_row_addr[9].ACLR
ctl_reset_n => int_ecc_row_addr[10].ACLR
ctl_reset_n => int_ecc_row_addr[11].ACLR
ctl_reset_n => int_ecc_row_addr[12].ACLR
ctl_reset_n => int_ecc_row_addr[13].ACLR
ctl_reset_n => int_ecc_row_addr[14].ACLR
ctl_reset_n => int_ecc_bank_addr[0].ACLR
ctl_reset_n => int_ecc_bank_addr[1].ACLR
ctl_reset_n => int_ecc_bank_addr[2].ACLR
ctl_reset_n => int_ecc_cs_addr[0].ACLR
ctl_reset_n => int_ecc_partial_be.ACLR
ctl_reset_n => int_ecc_data_complete.ACLR
ctl_reset_n => ecc_priority.ACLR
ctl_reset_n => ecc_localid[0].ACLR
ctl_reset_n => ecc_localid[1].ACLR
ctl_reset_n => ecc_localid[2].ACLR
ctl_reset_n => ecc_localid[3].ACLR
ctl_reset_n => ecc_localid[4].ACLR
ctl_reset_n => ecc_localid[5].ACLR
ctl_reset_n => ecc_localid[6].ACLR
ctl_reset_n => ecc_localid[7].ACLR
ctl_reset_n => ecc_dataid[0].ACLR
ctl_reset_n => ecc_dataid[1].ACLR
ctl_reset_n => ecc_dataid[2].ACLR
ctl_reset_n => ecc_dataid[3].ACLR
ctl_reset_n => ecc_multicast.ACLR
ctl_reset_n => ecc_autopch.ACLR
ctl_reset_n => ecc_size[0].ACLR
ctl_reset_n => ecc_size[1].ACLR
ctl_reset_n => ecc_size[2].ACLR
ctl_reset_n => ecc_col_addr[0].ACLR
ctl_reset_n => ecc_col_addr[1].ACLR
ctl_reset_n => ecc_col_addr[2].ACLR
ctl_reset_n => ecc_col_addr[3].ACLR
ctl_reset_n => ecc_col_addr[4].ACLR
ctl_reset_n => ecc_col_addr[5].ACLR
ctl_reset_n => ecc_col_addr[6].ACLR
ctl_reset_n => ecc_col_addr[7].ACLR
ctl_reset_n => ecc_col_addr[8].ACLR
ctl_reset_n => ecc_col_addr[9].ACLR
ctl_reset_n => ecc_row_addr[0].ACLR
ctl_reset_n => ecc_row_addr[1].ACLR
ctl_reset_n => ecc_row_addr[2].ACLR
ctl_reset_n => ecc_row_addr[3].ACLR
ctl_reset_n => ecc_row_addr[4].ACLR
ctl_reset_n => ecc_row_addr[5].ACLR
ctl_reset_n => ecc_row_addr[6].ACLR
ctl_reset_n => ecc_row_addr[7].ACLR
ctl_reset_n => ecc_row_addr[8].ACLR
ctl_reset_n => ecc_row_addr[9].ACLR
ctl_reset_n => ecc_row_addr[10].ACLR
ctl_reset_n => ecc_row_addr[11].ACLR
ctl_reset_n => ecc_row_addr[12].ACLR
ctl_reset_n => ecc_row_addr[13].ACLR
ctl_reset_n => ecc_row_addr[14].ACLR
ctl_reset_n => ecc_bank_addr[0].ACLR
ctl_reset_n => ecc_bank_addr[1].ACLR
ctl_reset_n => ecc_bank_addr[2].ACLR
ctl_reset_n => ecc_cs_addr[0].ACLR
ctl_reset_n => ecc_state_sm~8.DATAIN
tbp_full => proc_busy.DATAA
tbp_full => int_queue_full.IN1
tbp_full => waiting_to_load.DATAIN
tbp_load[0] => tbp_load_index.DATAA
tbp_load[1] => tbp_load_index.DATAA
tbp_load[2] => tbp_load_index.DATAA
tbp_load[3] => tbp_load_index.DATAA
tbp_read[0] => always34.IN1
tbp_read[1] => always34.IN1
tbp_read[2] => always34.IN1
tbp_read[3] => always34.IN1
tbp_write[0] => always34.IN1
tbp_write[1] => always34.IN1
tbp_write[2] => always34.IN1
tbp_write[3] => always34.IN1
tbp_chipsel[0] => always34.IN1
tbp_chipsel[1] => always34.IN1
tbp_chipsel[2] => always34.IN1
tbp_chipsel[3] => always34.IN1
tbp_bank[0] => Equal27.IN2
tbp_bank[1] => Equal27.IN1
tbp_bank[2] => Equal27.IN0
tbp_bank[3] => Equal33.IN2
tbp_bank[4] => Equal33.IN1
tbp_bank[5] => Equal33.IN0
tbp_bank[6] => Equal39.IN2
tbp_bank[7] => Equal39.IN1
tbp_bank[8] => Equal39.IN0
tbp_bank[9] => Equal45.IN2
tbp_bank[10] => Equal45.IN1
tbp_bank[11] => Equal45.IN0
tbp_row[0] => Equal28.IN2
tbp_row[1] => Equal28.IN1
tbp_row[2] => Equal28.IN0
tbp_row[3] => Equal29.IN2
tbp_row[4] => Equal29.IN1
tbp_row[5] => Equal29.IN0
tbp_row[6] => Equal30.IN2
tbp_row[7] => Equal30.IN1
tbp_row[8] => Equal30.IN0
tbp_row[9] => Equal31.IN5
tbp_row[10] => Equal31.IN4
tbp_row[11] => Equal31.IN3
tbp_row[12] => Equal31.IN2
tbp_row[13] => Equal31.IN1
tbp_row[14] => Equal31.IN0
tbp_row[15] => Equal34.IN2
tbp_row[16] => Equal34.IN1
tbp_row[17] => Equal34.IN0
tbp_row[18] => Equal35.IN2
tbp_row[19] => Equal35.IN1
tbp_row[20] => Equal35.IN0
tbp_row[21] => Equal36.IN2
tbp_row[22] => Equal36.IN1
tbp_row[23] => Equal36.IN0
tbp_row[24] => Equal37.IN5
tbp_row[25] => Equal37.IN4
tbp_row[26] => Equal37.IN3
tbp_row[27] => Equal37.IN2
tbp_row[28] => Equal37.IN1
tbp_row[29] => Equal37.IN0
tbp_row[30] => Equal40.IN2
tbp_row[31] => Equal40.IN1
tbp_row[32] => Equal40.IN0
tbp_row[33] => Equal41.IN2
tbp_row[34] => Equal41.IN1
tbp_row[35] => Equal41.IN0
tbp_row[36] => Equal42.IN2
tbp_row[37] => Equal42.IN1
tbp_row[38] => Equal42.IN0
tbp_row[39] => Equal43.IN5
tbp_row[40] => Equal43.IN4
tbp_row[41] => Equal43.IN3
tbp_row[42] => Equal43.IN2
tbp_row[43] => Equal43.IN1
tbp_row[44] => Equal43.IN0
tbp_row[45] => Equal46.IN2
tbp_row[46] => Equal46.IN1
tbp_row[47] => Equal46.IN0
tbp_row[48] => Equal47.IN2
tbp_row[49] => Equal47.IN1
tbp_row[50] => Equal47.IN0
tbp_row[51] => Equal48.IN2
tbp_row[52] => Equal48.IN1
tbp_row[53] => Equal48.IN0
tbp_row[54] => Equal49.IN5
tbp_row[55] => Equal49.IN4
tbp_row[56] => Equal49.IN3
tbp_row[57] => Equal49.IN2
tbp_row[58] => Equal49.IN1
tbp_row[59] => Equal49.IN0
tbp_col[0] => Equal32.IN9
tbp_col[1] => Equal32.IN8
tbp_col[2] => Equal32.IN7
tbp_col[3] => Equal32.IN6
tbp_col[4] => Equal32.IN5
tbp_col[5] => Equal32.IN4
tbp_col[6] => Equal32.IN3
tbp_col[7] => Equal32.IN2
tbp_col[8] => Equal32.IN1
tbp_col[9] => Equal32.IN0
tbp_col[10] => Equal38.IN9
tbp_col[11] => Equal38.IN8
tbp_col[12] => Equal38.IN7
tbp_col[13] => Equal38.IN6
tbp_col[14] => Equal38.IN5
tbp_col[15] => Equal38.IN4
tbp_col[16] => Equal38.IN3
tbp_col[17] => Equal38.IN2
tbp_col[18] => Equal38.IN1
tbp_col[19] => Equal38.IN0
tbp_col[20] => Equal44.IN9
tbp_col[21] => Equal44.IN8
tbp_col[22] => Equal44.IN7
tbp_col[23] => Equal44.IN6
tbp_col[24] => Equal44.IN5
tbp_col[25] => Equal44.IN4
tbp_col[26] => Equal44.IN3
tbp_col[27] => Equal44.IN2
tbp_col[28] => Equal44.IN1
tbp_col[29] => Equal44.IN0
tbp_col[30] => Equal50.IN9
tbp_col[31] => Equal50.IN8
tbp_col[32] => Equal50.IN7
tbp_col[33] => Equal50.IN6
tbp_col[34] => Equal50.IN5
tbp_col[35] => Equal50.IN4
tbp_col[36] => Equal50.IN3
tbp_col[37] => Equal50.IN2
tbp_col[38] => Equal50.IN1
tbp_col[39] => Equal50.IN0
tbp_shadow_chipsel[0] => always35.IN1
tbp_shadow_chipsel[1] => always35.IN1
tbp_shadow_chipsel[2] => always35.IN1
tbp_shadow_chipsel[3] => always35.IN1
tbp_shadow_bank[0] => Equal51.IN2
tbp_shadow_bank[1] => Equal51.IN1
tbp_shadow_bank[2] => Equal51.IN0
tbp_shadow_bank[3] => Equal53.IN2
tbp_shadow_bank[4] => Equal53.IN1
tbp_shadow_bank[5] => Equal53.IN0
tbp_shadow_bank[6] => Equal55.IN2
tbp_shadow_bank[7] => Equal55.IN1
tbp_shadow_bank[8] => Equal55.IN0
tbp_shadow_bank[9] => Equal57.IN2
tbp_shadow_bank[10] => Equal57.IN1
tbp_shadow_bank[11] => Equal57.IN0
tbp_shadow_row[0] => Equal52.IN14
tbp_shadow_row[1] => Equal52.IN13
tbp_shadow_row[2] => Equal52.IN12
tbp_shadow_row[3] => Equal52.IN11
tbp_shadow_row[4] => Equal52.IN10
tbp_shadow_row[5] => Equal52.IN9
tbp_shadow_row[6] => Equal52.IN8
tbp_shadow_row[7] => Equal52.IN7
tbp_shadow_row[8] => Equal52.IN6
tbp_shadow_row[9] => Equal52.IN5
tbp_shadow_row[10] => Equal52.IN4
tbp_shadow_row[11] => Equal52.IN3
tbp_shadow_row[12] => Equal52.IN2
tbp_shadow_row[13] => Equal52.IN1
tbp_shadow_row[14] => Equal52.IN0
tbp_shadow_row[15] => Equal54.IN14
tbp_shadow_row[16] => Equal54.IN13
tbp_shadow_row[17] => Equal54.IN12
tbp_shadow_row[18] => Equal54.IN11
tbp_shadow_row[19] => Equal54.IN10
tbp_shadow_row[20] => Equal54.IN9
tbp_shadow_row[21] => Equal54.IN8
tbp_shadow_row[22] => Equal54.IN7
tbp_shadow_row[23] => Equal54.IN6
tbp_shadow_row[24] => Equal54.IN5
tbp_shadow_row[25] => Equal54.IN4
tbp_shadow_row[26] => Equal54.IN3
tbp_shadow_row[27] => Equal54.IN2
tbp_shadow_row[28] => Equal54.IN1
tbp_shadow_row[29] => Equal54.IN0
tbp_shadow_row[30] => Equal56.IN14
tbp_shadow_row[31] => Equal56.IN13
tbp_shadow_row[32] => Equal56.IN12
tbp_shadow_row[33] => Equal56.IN11
tbp_shadow_row[34] => Equal56.IN10
tbp_shadow_row[35] => Equal56.IN9
tbp_shadow_row[36] => Equal56.IN8
tbp_shadow_row[37] => Equal56.IN7
tbp_shadow_row[38] => Equal56.IN6
tbp_shadow_row[39] => Equal56.IN5
tbp_shadow_row[40] => Equal56.IN4
tbp_shadow_row[41] => Equal56.IN3
tbp_shadow_row[42] => Equal56.IN2
tbp_shadow_row[43] => Equal56.IN1
tbp_shadow_row[44] => Equal56.IN0
tbp_shadow_row[45] => Equal58.IN14
tbp_shadow_row[46] => Equal58.IN13
tbp_shadow_row[47] => Equal58.IN12
tbp_shadow_row[48] => Equal58.IN11
tbp_shadow_row[49] => Equal58.IN10
tbp_shadow_row[50] => Equal58.IN9
tbp_shadow_row[51] => Equal58.IN8
tbp_shadow_row[52] => Equal58.IN7
tbp_shadow_row[53] => Equal58.IN6
tbp_shadow_row[54] => Equal58.IN5
tbp_shadow_row[55] => Equal58.IN4
tbp_shadow_row[56] => Equal58.IN3
tbp_shadow_row[57] => Equal58.IN2
tbp_shadow_row[58] => Equal58.IN1
tbp_shadow_row[59] => Equal58.IN0
cmd_gen_load <= cmd_gen_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_waiting_to_load <= waiting_to_load.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_chipsel[0] <= muxed_cs_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[0] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[1] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_bank[2] <= muxed_bank_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[0] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[1] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[2] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[3] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[4] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[5] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[6] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[7] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[8] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[9] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[10] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[11] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[12] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[13] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_row[14] <= muxed_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[0] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[1] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[2] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[3] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[4] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[5] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[6] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[7] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[8] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_col[9] <= muxed_col_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_write <= muxed_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_read <= muxed_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_multicast <= muxed_multicast.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[0] <= muxed_size[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[1] <= muxed_size[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_size[2] <= muxed_size[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[0] <= muxed_localid[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[1] <= muxed_localid[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[2] <= muxed_localid[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[3] <= muxed_localid[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[4] <= muxed_localid[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[5] <= muxed_localid[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[6] <= muxed_localid[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_localid[7] <= muxed_localid[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[0] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[1] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[2] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_dataid[3] <= muxed_dataid.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_priority <= muxed_priority.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_correct <= muxed_correct.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_rmw_partial <= muxed_partial.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_autopch <= muxed_autopch.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_complete <= muxed_complete.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_chipsel_addr[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[0] <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[1] <= Equal33.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[2] <= Equal39.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_bank_addr[3] <= Equal45.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[0] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[1] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[2] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_row_addr[3] <= same_row_addr.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[0] <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[1] <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_col_addr[3] <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_read_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[0] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[1] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[2] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_write_cmd[3] <= always34.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[0] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[1] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[2] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_chipsel_addr[3] <= always35.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[0] <= Equal51.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[1] <= Equal53.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[2] <= Equal55.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_bank_addr[3] <= Equal57.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[0] <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[1] <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[2] <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_same_shadow_row_addr[3] <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_busy <= cmd_gen_busy.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_full <= cmd_gen_full_postq.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid => copy.IN1
cmd_valid => int_split_read.IN0
cmd_valid => int_split_write.IN0
cmd_valid => cmd_gen_busy.IN1
cmd_address[0] => Mux0.IN31
cmd_address[0] => Mux1.IN36
cmd_address[0] => Mux2.IN35
cmd_address[0] => Mux3.IN36
cmd_address[0] => Mux4.IN34
cmd_address[0] => Mux5.IN36
cmd_address[0] => Mux6.IN35
cmd_address[0] => Mux7.IN36
cmd_address[0] => Mux8.IN33
cmd_address[0] => Mux9.IN36
cmd_address[0] => Mux10.IN35
cmd_address[0] => Mux11.IN31
cmd_address[0] => Mux12.IN34
cmd_address[0] => Mux13.IN36
cmd_address[0] => Mux14.IN31
cmd_address[0] => Mux15.IN31
cmd_address[0] => Mux16.IN31
cmd_address[0] => Mux17.IN31
cmd_address[0] => Mux18.IN31
cmd_address[0] => unaligned_burst[0].DATAA
cmd_address[0] => int_split_col_addr[2].DATAB
cmd_address[0] => Equal13.IN5
cmd_address[0] => Equal14.IN6
cmd_address[0] => buf_col_addr.DATAB
cmd_address[1] => Mux0.IN30
cmd_address[1] => Mux1.IN35
cmd_address[1] => Mux2.IN34
cmd_address[1] => Mux3.IN35
cmd_address[1] => Mux4.IN33
cmd_address[1] => Mux5.IN35
cmd_address[1] => Mux6.IN34
cmd_address[1] => Mux7.IN35
cmd_address[1] => Mux8.IN32
cmd_address[1] => Mux9.IN35
cmd_address[1] => Mux10.IN34
cmd_address[1] => Mux11.IN30
cmd_address[1] => Mux12.IN33
cmd_address[1] => Mux13.IN35
cmd_address[1] => Mux14.IN30
cmd_address[1] => Mux15.IN30
cmd_address[1] => Mux16.IN30
cmd_address[1] => Mux17.IN30
cmd_address[1] => Mux18.IN30
cmd_address[1] => unaligned_burst.DATAA
cmd_address[1] => int_split_col_addr[3].DATAB
cmd_address[1] => Equal12.IN4
cmd_address[1] => Equal13.IN4
cmd_address[1] => Equal14.IN5
cmd_address[1] => buf_col_addr.DATAB
cmd_address[2] => Mux0.IN29
cmd_address[2] => Mux1.IN34
cmd_address[2] => Mux2.IN33
cmd_address[2] => Mux3.IN34
cmd_address[2] => Mux4.IN32
cmd_address[2] => Mux5.IN34
cmd_address[2] => Mux6.IN33
cmd_address[2] => Mux7.IN34
cmd_address[2] => Mux8.IN31
cmd_address[2] => Mux9.IN34
cmd_address[2] => Mux10.IN33
cmd_address[2] => Mux11.IN29
cmd_address[2] => Mux12.IN32
cmd_address[2] => Mux13.IN34
cmd_address[2] => Mux14.IN29
cmd_address[2] => Mux15.IN29
cmd_address[2] => Mux16.IN29
cmd_address[2] => Mux17.IN29
cmd_address[2] => Mux18.IN29
cmd_address[2] => unaligned_burst.DATAA
cmd_address[2] => int_split_col_addr[4].DATAB
cmd_address[2] => Equal11.IN3
cmd_address[2] => Equal12.IN3
cmd_address[2] => Equal13.IN3
cmd_address[2] => Equal14.IN4
cmd_address[2] => buf_col_addr.DATAB
cmd_address[3] => Mux0.IN28
cmd_address[3] => Mux1.IN33
cmd_address[3] => Mux2.IN32
cmd_address[3] => Mux3.IN33
cmd_address[3] => Mux4.IN31
cmd_address[3] => Mux5.IN33
cmd_address[3] => Mux6.IN32
cmd_address[3] => Mux7.IN33
cmd_address[3] => Mux8.IN30
cmd_address[3] => Mux9.IN33
cmd_address[3] => Mux10.IN32
cmd_address[3] => Mux11.IN28
cmd_address[3] => Mux12.IN31
cmd_address[3] => Mux13.IN33
cmd_address[3] => Mux14.IN28
cmd_address[3] => Mux15.IN28
cmd_address[3] => Mux16.IN28
cmd_address[3] => Mux17.IN28
cmd_address[3] => Mux18.IN28
cmd_address[3] => int_split_col_addr[5].DATAB
cmd_address[3] => Equal11.IN2
cmd_address[3] => Equal12.IN2
cmd_address[3] => Equal13.IN2
cmd_address[3] => Equal14.IN3
cmd_address[3] => buf_col_addr.DATAB
cmd_address[4] => Mux0.IN27
cmd_address[4] => Mux1.IN32
cmd_address[4] => Mux2.IN31
cmd_address[4] => Mux3.IN32
cmd_address[4] => Mux4.IN30
cmd_address[4] => Mux5.IN32
cmd_address[4] => Mux6.IN31
cmd_address[4] => Mux7.IN32
cmd_address[4] => Mux8.IN29
cmd_address[4] => Mux9.IN32
cmd_address[4] => Mux10.IN31
cmd_address[4] => Mux11.IN27
cmd_address[4] => Mux12.IN30
cmd_address[4] => Mux13.IN32
cmd_address[4] => Mux14.IN27
cmd_address[4] => Mux15.IN27
cmd_address[4] => Mux16.IN27
cmd_address[4] => Mux17.IN27
cmd_address[4] => Mux18.IN27
cmd_address[4] => int_split_col_addr[6].DATAB
cmd_address[4] => Equal11.IN1
cmd_address[4] => Equal12.IN1
cmd_address[4] => Equal13.IN1
cmd_address[4] => Equal14.IN2
cmd_address[4] => buf_col_addr.DATAB
cmd_address[5] => Mux0.IN26
cmd_address[5] => Mux1.IN31
cmd_address[5] => Mux2.IN30
cmd_address[5] => Mux3.IN31
cmd_address[5] => Mux4.IN29
cmd_address[5] => Mux5.IN31
cmd_address[5] => Mux6.IN30
cmd_address[5] => Mux7.IN31
cmd_address[5] => Mux8.IN28
cmd_address[5] => Mux9.IN31
cmd_address[5] => Mux10.IN30
cmd_address[5] => Mux11.IN26
cmd_address[5] => Mux12.IN29
cmd_address[5] => Mux13.IN31
cmd_address[5] => Mux14.IN26
cmd_address[5] => Mux15.IN26
cmd_address[5] => Mux16.IN26
cmd_address[5] => Mux17.IN26
cmd_address[5] => Mux18.IN26
cmd_address[5] => int_split_col_addr[7].DATAB
cmd_address[5] => Equal11.IN0
cmd_address[5] => Equal12.IN0
cmd_address[5] => Equal13.IN0
cmd_address[5] => Equal14.IN1
cmd_address[5] => buf_col_addr.DATAB
cmd_address[6] => int_col_addr[8].DATAB
cmd_address[6] => Mux0.IN25
cmd_address[6] => Mux1.IN30
cmd_address[6] => Mux2.IN29
cmd_address[6] => Mux3.IN30
cmd_address[6] => Mux4.IN28
cmd_address[6] => Mux5.IN30
cmd_address[6] => Mux6.IN29
cmd_address[6] => Mux7.IN30
cmd_address[6] => Mux8.IN27
cmd_address[6] => Mux9.IN30
cmd_address[6] => Mux10.IN29
cmd_address[6] => Mux11.IN25
cmd_address[6] => Mux12.IN28
cmd_address[6] => Mux13.IN30
cmd_address[6] => Mux14.IN25
cmd_address[6] => Mux15.IN25
cmd_address[6] => Mux16.IN25
cmd_address[6] => Mux17.IN25
cmd_address[6] => Mux18.IN25
cmd_address[7] => int_col_addr[9].DATAB
cmd_address[7] => Mux0.IN24
cmd_address[7] => Mux1.IN29
cmd_address[7] => Mux2.IN28
cmd_address[7] => Mux3.IN29
cmd_address[7] => Mux4.IN27
cmd_address[7] => Mux5.IN29
cmd_address[7] => Mux6.IN28
cmd_address[7] => Mux7.IN29
cmd_address[7] => Mux8.IN26
cmd_address[7] => Mux9.IN29
cmd_address[7] => Mux10.IN28
cmd_address[7] => Mux11.IN24
cmd_address[7] => Mux12.IN27
cmd_address[7] => Mux13.IN29
cmd_address[7] => Mux14.IN24
cmd_address[7] => Mux15.IN24
cmd_address[7] => Mux16.IN24
cmd_address[7] => Mux17.IN24
cmd_address[7] => Mux18.IN24
cmd_address[8] => Mux0.IN23
cmd_address[8] => Mux1.IN28
cmd_address[8] => Mux2.IN27
cmd_address[8] => Mux3.IN28
cmd_address[8] => Mux4.IN26
cmd_address[8] => Mux5.IN28
cmd_address[8] => Mux6.IN27
cmd_address[8] => Mux7.IN28
cmd_address[8] => Mux8.IN25
cmd_address[8] => Mux9.IN28
cmd_address[8] => Mux10.IN27
cmd_address[8] => Mux11.IN23
cmd_address[8] => Mux12.IN26
cmd_address[8] => Mux13.IN28
cmd_address[8] => Mux14.IN23
cmd_address[8] => Mux15.IN23
cmd_address[8] => Mux16.IN23
cmd_address[8] => Mux17.IN23
cmd_address[8] => Mux18.IN23
cmd_address[9] => Mux0.IN22
cmd_address[9] => Mux1.IN27
cmd_address[9] => Mux2.IN26
cmd_address[9] => Mux3.IN27
cmd_address[9] => Mux4.IN25
cmd_address[9] => Mux5.IN27
cmd_address[9] => Mux6.IN26
cmd_address[9] => Mux7.IN27
cmd_address[9] => Mux8.IN24
cmd_address[9] => Mux9.IN27
cmd_address[9] => Mux10.IN26
cmd_address[9] => Mux11.IN22
cmd_address[9] => Mux12.IN25
cmd_address[9] => Mux13.IN27
cmd_address[9] => Mux14.IN22
cmd_address[9] => Mux15.IN22
cmd_address[9] => Mux16.IN22
cmd_address[9] => Mux17.IN22
cmd_address[9] => Mux18.IN22
cmd_address[10] => Mux0.IN21
cmd_address[10] => Mux1.IN26
cmd_address[10] => Mux2.IN25
cmd_address[10] => Mux3.IN26
cmd_address[10] => Mux4.IN24
cmd_address[10] => Mux5.IN26
cmd_address[10] => Mux6.IN25
cmd_address[10] => Mux7.IN26
cmd_address[10] => Mux8.IN23
cmd_address[10] => Mux9.IN26
cmd_address[10] => Mux10.IN25
cmd_address[10] => Mux11.IN21
cmd_address[10] => Mux12.IN24
cmd_address[10] => Mux13.IN26
cmd_address[10] => Mux14.IN21
cmd_address[10] => Mux15.IN21
cmd_address[10] => Mux16.IN21
cmd_address[10] => Mux17.IN21
cmd_address[10] => Mux18.IN21
cmd_address[11] => Mux0.IN20
cmd_address[11] => Mux1.IN25
cmd_address[11] => Mux2.IN24
cmd_address[11] => Mux3.IN25
cmd_address[11] => Mux4.IN23
cmd_address[11] => Mux5.IN25
cmd_address[11] => Mux6.IN24
cmd_address[11] => Mux7.IN25
cmd_address[11] => Mux8.IN22
cmd_address[11] => Mux9.IN25
cmd_address[11] => Mux10.IN24
cmd_address[11] => Mux11.IN20
cmd_address[11] => Mux12.IN23
cmd_address[11] => Mux13.IN25
cmd_address[11] => Mux14.IN20
cmd_address[11] => Mux15.IN20
cmd_address[11] => Mux16.IN20
cmd_address[11] => Mux17.IN20
cmd_address[11] => Mux18.IN20
cmd_address[12] => Mux0.IN19
cmd_address[12] => Mux1.IN24
cmd_address[12] => Mux2.IN23
cmd_address[12] => Mux3.IN24
cmd_address[12] => Mux4.IN22
cmd_address[12] => Mux5.IN24
cmd_address[12] => Mux6.IN23
cmd_address[12] => Mux7.IN24
cmd_address[12] => Mux8.IN21
cmd_address[12] => Mux9.IN24
cmd_address[12] => Mux10.IN23
cmd_address[12] => Mux11.IN19
cmd_address[12] => Mux12.IN22
cmd_address[12] => Mux13.IN24
cmd_address[12] => Mux14.IN19
cmd_address[12] => Mux15.IN19
cmd_address[12] => Mux16.IN19
cmd_address[12] => Mux17.IN19
cmd_address[12] => Mux18.IN19
cmd_address[13] => Mux0.IN18
cmd_address[13] => Mux1.IN23
cmd_address[13] => Mux2.IN22
cmd_address[13] => Mux3.IN23
cmd_address[13] => Mux4.IN21
cmd_address[13] => Mux5.IN23
cmd_address[13] => Mux6.IN22
cmd_address[13] => Mux7.IN23
cmd_address[13] => Mux8.IN20
cmd_address[13] => Mux9.IN23
cmd_address[13] => Mux10.IN22
cmd_address[13] => Mux11.IN18
cmd_address[13] => Mux12.IN21
cmd_address[13] => Mux13.IN23
cmd_address[13] => Mux14.IN18
cmd_address[13] => Mux15.IN18
cmd_address[13] => Mux16.IN18
cmd_address[13] => Mux17.IN18
cmd_address[13] => Mux18.IN18
cmd_address[14] => Mux0.IN17
cmd_address[14] => Mux1.IN22
cmd_address[14] => Mux2.IN21
cmd_address[14] => Mux3.IN22
cmd_address[14] => Mux4.IN20
cmd_address[14] => Mux5.IN22
cmd_address[14] => Mux6.IN21
cmd_address[14] => Mux7.IN22
cmd_address[14] => Mux8.IN19
cmd_address[14] => Mux9.IN22
cmd_address[14] => Mux10.IN21
cmd_address[14] => Mux11.IN17
cmd_address[14] => Mux12.IN20
cmd_address[14] => Mux13.IN22
cmd_address[14] => Mux14.IN17
cmd_address[14] => Mux15.IN17
cmd_address[14] => Mux16.IN17
cmd_address[14] => Mux17.IN17
cmd_address[14] => Mux18.IN17
cmd_address[15] => Mux0.IN16
cmd_address[15] => Mux1.IN21
cmd_address[15] => Mux2.IN20
cmd_address[15] => Mux3.IN21
cmd_address[15] => Mux4.IN19
cmd_address[15] => Mux5.IN21
cmd_address[15] => Mux6.IN20
cmd_address[15] => Mux7.IN21
cmd_address[15] => Mux8.IN18
cmd_address[15] => Mux9.IN21
cmd_address[15] => Mux10.IN20
cmd_address[15] => Mux11.IN16
cmd_address[15] => Mux12.IN19
cmd_address[15] => Mux13.IN21
cmd_address[15] => Mux14.IN16
cmd_address[15] => Mux15.IN16
cmd_address[15] => Mux16.IN16
cmd_address[15] => Mux17.IN16
cmd_address[15] => Mux18.IN16
cmd_address[16] => Mux0.IN15
cmd_address[16] => Mux1.IN20
cmd_address[16] => Mux2.IN19
cmd_address[16] => Mux3.IN20
cmd_address[16] => Mux4.IN18
cmd_address[16] => Mux5.IN20
cmd_address[16] => Mux6.IN19
cmd_address[16] => Mux7.IN20
cmd_address[16] => Mux8.IN17
cmd_address[16] => Mux9.IN20
cmd_address[16] => Mux10.IN19
cmd_address[16] => Mux11.IN15
cmd_address[16] => Mux12.IN18
cmd_address[16] => Mux13.IN20
cmd_address[16] => Mux14.IN15
cmd_address[16] => Mux15.IN15
cmd_address[16] => Mux16.IN15
cmd_address[16] => Mux17.IN15
cmd_address[16] => Mux18.IN15
cmd_address[17] => Mux0.IN14
cmd_address[17] => Mux1.IN19
cmd_address[17] => Mux2.IN18
cmd_address[17] => Mux3.IN19
cmd_address[17] => Mux4.IN17
cmd_address[17] => Mux5.IN19
cmd_address[17] => Mux6.IN18
cmd_address[17] => Mux7.IN19
cmd_address[17] => Mux8.IN16
cmd_address[17] => Mux9.IN19
cmd_address[17] => Mux10.IN18
cmd_address[17] => Mux11.IN14
cmd_address[17] => Mux12.IN17
cmd_address[17] => Mux13.IN19
cmd_address[17] => Mux14.IN14
cmd_address[17] => Mux15.IN14
cmd_address[17] => Mux16.IN14
cmd_address[17] => Mux17.IN14
cmd_address[17] => Mux18.IN14
cmd_address[18] => Mux0.IN13
cmd_address[18] => Mux1.IN18
cmd_address[18] => Mux2.IN17
cmd_address[18] => Mux3.IN18
cmd_address[18] => Mux4.IN16
cmd_address[18] => Mux5.IN18
cmd_address[18] => Mux6.IN17
cmd_address[18] => Mux7.IN18
cmd_address[18] => Mux8.IN15
cmd_address[18] => Mux9.IN18
cmd_address[18] => Mux10.IN17
cmd_address[18] => Mux11.IN13
cmd_address[18] => Mux12.IN16
cmd_address[18] => Mux13.IN18
cmd_address[18] => Mux14.IN13
cmd_address[18] => Mux15.IN13
cmd_address[18] => Mux16.IN13
cmd_address[18] => Mux17.IN13
cmd_address[18] => Mux18.IN13
cmd_address[19] => Mux0.IN12
cmd_address[19] => Mux1.IN17
cmd_address[19] => Mux2.IN16
cmd_address[19] => Mux3.IN17
cmd_address[19] => Mux4.IN15
cmd_address[19] => Mux5.IN17
cmd_address[19] => Mux6.IN16
cmd_address[19] => Mux7.IN17
cmd_address[19] => Mux8.IN14
cmd_address[19] => Mux9.IN17
cmd_address[19] => Mux10.IN16
cmd_address[19] => Mux11.IN12
cmd_address[19] => Mux12.IN15
cmd_address[19] => Mux13.IN17
cmd_address[19] => Mux14.IN12
cmd_address[19] => Mux15.IN12
cmd_address[19] => Mux16.IN12
cmd_address[19] => Mux17.IN12
cmd_address[19] => Mux18.IN12
cmd_address[20] => Mux0.IN11
cmd_address[20] => Mux1.IN16
cmd_address[20] => Mux2.IN15
cmd_address[20] => Mux3.IN16
cmd_address[20] => Mux4.IN14
cmd_address[20] => Mux5.IN16
cmd_address[20] => Mux6.IN15
cmd_address[20] => Mux7.IN16
cmd_address[20] => Mux8.IN13
cmd_address[20] => Mux9.IN16
cmd_address[20] => Mux10.IN15
cmd_address[20] => Mux11.IN11
cmd_address[20] => Mux12.IN14
cmd_address[20] => Mux13.IN16
cmd_address[20] => Mux14.IN11
cmd_address[20] => Mux15.IN11
cmd_address[20] => Mux16.IN11
cmd_address[20] => Mux17.IN11
cmd_address[20] => Mux18.IN11
cmd_address[21] => Mux0.IN10
cmd_address[21] => Mux1.IN15
cmd_address[21] => Mux2.IN14
cmd_address[21] => Mux3.IN15
cmd_address[21] => Mux4.IN13
cmd_address[21] => Mux5.IN15
cmd_address[21] => Mux6.IN14
cmd_address[21] => Mux7.IN15
cmd_address[21] => Mux8.IN12
cmd_address[21] => Mux9.IN15
cmd_address[21] => Mux10.IN14
cmd_address[21] => Mux11.IN10
cmd_address[21] => Mux12.IN13
cmd_address[21] => Mux13.IN15
cmd_address[21] => Mux14.IN10
cmd_address[21] => Mux15.IN10
cmd_address[21] => Mux16.IN10
cmd_address[21] => Mux17.IN10
cmd_address[21] => Mux18.IN10
cmd_address[22] => Mux0.IN9
cmd_address[22] => Mux1.IN14
cmd_address[22] => Mux2.IN13
cmd_address[22] => Mux3.IN14
cmd_address[22] => Mux4.IN12
cmd_address[22] => Mux5.IN14
cmd_address[22] => Mux6.IN13
cmd_address[22] => Mux7.IN14
cmd_address[22] => Mux8.IN11
cmd_address[22] => Mux9.IN14
cmd_address[22] => Mux10.IN13
cmd_address[22] => Mux11.IN9
cmd_address[22] => Mux12.IN12
cmd_address[22] => Mux13.IN14
cmd_address[22] => Mux14.IN9
cmd_address[22] => Mux15.IN9
cmd_address[22] => Mux16.IN9
cmd_address[22] => Mux17.IN9
cmd_address[22] => Mux18.IN9
cmd_address[23] => Mux0.IN8
cmd_address[23] => Mux1.IN13
cmd_address[23] => Mux2.IN12
cmd_address[23] => Mux3.IN13
cmd_address[23] => Mux4.IN11
cmd_address[23] => Mux5.IN13
cmd_address[23] => Mux6.IN12
cmd_address[23] => Mux7.IN13
cmd_address[23] => Mux8.IN10
cmd_address[23] => Mux9.IN13
cmd_address[23] => Mux10.IN12
cmd_address[23] => Mux11.IN8
cmd_address[23] => Mux12.IN11
cmd_address[23] => Mux13.IN13
cmd_address[23] => Mux14.IN8
cmd_address[23] => Mux15.IN8
cmd_address[23] => Mux16.IN8
cmd_address[23] => Mux17.IN8
cmd_address[23] => Mux18.IN8
cmd_address[24] => Mux0.IN7
cmd_address[24] => Mux1.IN12
cmd_address[24] => Mux2.IN11
cmd_address[24] => Mux3.IN12
cmd_address[24] => Mux4.IN10
cmd_address[24] => Mux5.IN12
cmd_address[24] => Mux6.IN11
cmd_address[24] => Mux7.IN12
cmd_address[24] => Mux8.IN9
cmd_address[24] => Mux9.IN12
cmd_address[24] => Mux10.IN11
cmd_address[24] => Mux11.IN7
cmd_address[24] => Mux12.IN10
cmd_address[24] => Mux13.IN12
cmd_address[24] => Mux14.IN7
cmd_address[24] => Mux15.IN7
cmd_address[24] => Mux16.IN7
cmd_address[24] => Mux17.IN7
cmd_address[24] => Mux18.IN7
cmd_address[25] => Mux0.IN6
cmd_address[25] => Mux1.IN11
cmd_address[25] => Mux2.IN10
cmd_address[25] => Mux3.IN11
cmd_address[25] => Mux4.IN9
cmd_address[25] => Mux5.IN11
cmd_address[25] => Mux6.IN10
cmd_address[25] => Mux7.IN11
cmd_address[25] => Mux8.IN8
cmd_address[25] => Mux9.IN11
cmd_address[25] => Mux10.IN10
cmd_address[25] => Mux11.IN6
cmd_address[25] => Mux12.IN9
cmd_address[25] => Mux13.IN11
cmd_address[25] => Mux14.IN6
cmd_address[25] => Mux15.IN6
cmd_address[25] => Mux16.IN6
cmd_address[25] => Mux17.IN6
cmd_address[25] => Mux18.IN6
cmd_write => int_split_write.IN1
cmd_write => buf_write_req.DATAIN
cmd_read => int_split_read.IN1
cmd_read => buf_read_req.DATAIN
cmd_id[0] => ecc_proc_localid[0].DATAB
cmd_id[0] => buf_localid[0].DATAIN
cmd_id[1] => ecc_proc_localid[1].DATAB
cmd_id[1] => buf_localid[1].DATAIN
cmd_id[2] => ecc_proc_localid[2].DATAB
cmd_id[2] => buf_localid[2].DATAIN
cmd_id[3] => ecc_proc_localid[3].DATAB
cmd_id[3] => buf_localid[3].DATAIN
cmd_id[4] => ecc_proc_localid[4].DATAB
cmd_id[4] => buf_localid[4].DATAIN
cmd_id[5] => ecc_proc_localid[5].DATAB
cmd_id[5] => buf_localid[5].DATAIN
cmd_id[6] => ecc_proc_localid[6].DATAB
cmd_id[6] => buf_localid[6].DATAIN
cmd_id[7] => ecc_proc_localid[7].DATAB
cmd_id[7] => buf_localid[7].DATAIN
cmd_multicast => int_split_multicast.DATAB
cmd_multicast => buf_multicast.DATAIN
cmd_size[0] => Add27.IN6
cmd_size[0] => LessThan7.IN8
cmd_size[0] => int_split_size.DATAB
cmd_size[1] => Add27.IN5
cmd_size[1] => LessThan7.IN7
cmd_size[1] => int_split_size.DATAB
cmd_size[2] => Add27.IN4
cmd_size[2] => LessThan7.IN6
cmd_size[2] => int_split_size.DATAB
cmd_priority => int_split_priority.DATAB
cmd_priority => buf_priority.DATAIN
cmd_autoprecharge => int_split_autopch.DATAB
cmd_autoprecharge => buf_autopch_req.DATAIN
proc_busy <= proc_busy.DB_MAX_OUTPUT_PORT_TYPE
proc_load <= proc_load.DB_MAX_OUTPUT_PORT_TYPE
proc_load_dataid <= proc_load_dataid.DB_MAX_OUTPUT_PORT_TYPE
proc_write <= proc_write.DB_MAX_OUTPUT_PORT_TYPE
proc_read <= proc_read.DB_MAX_OUTPUT_PORT_TYPE
proc_size[0] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[1] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_size[2] <= proc_size.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[0] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[1] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[2] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[3] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[4] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[5] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[6] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
proc_localid[7] <= proc_localid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_valid => int_split_write_final.IN1
wdatap_free_id_valid => cmd_gen_load.IN1
wdatap_free_id_valid => int_queue_full.IN1
wdatap_free_id_dataid[0] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[0] => muxed_dataid.DATAA
wdatap_free_id_dataid[1] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[1] => muxed_dataid.DATAA
wdatap_free_id_dataid[2] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[2] => muxed_dataid.DATAA
wdatap_free_id_dataid[3] => int_ecc_dataid.DATAB
wdatap_free_id_dataid[3] => muxed_dataid.DATAA
rdatap_free_id_valid => int_split_read_final.IN1
rdatap_free_id_valid => cmd_gen_load.IN1
rdatap_free_id_valid => int_queue_full.IN1
rdatap_free_id_dataid[0] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[0] => muxed_dataid.DATAB
rdatap_free_id_dataid[1] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[1] => muxed_dataid.DATAB
rdatap_free_id_dataid[2] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[2] => muxed_dataid.DATAB
rdatap_free_id_dataid[3] => int_ecc_dataid.DATAA
rdatap_free_id_dataid[3] => muxed_dataid.DATAB
tbp_load_index[0] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[1] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[2] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
tbp_load_index[3] <= tbp_load_index.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => split_queue_load_open.OUTPUTSELECT
data_complete[0] => int_ecc_data_complete.OUTPUTSELECT
data_complete[0] => int_ecc_partial_be.OUTPUTSELECT
data_complete[0] => split_queue_fast_unload.IN1
data_complete[0] => int_ecc_data_complete_final.DATAB
data_complete[0] => split_queue_load_open_final.IN1
data_complete[1] => ~NO_FANOUT~
data_complete[2] => ~NO_FANOUT~
data_complete[3] => ~NO_FANOUT~
data_rmw_complete => ~NO_FANOUT~
errcmd_ready <= errcmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
errcmd_valid => ecc_queue_load.IN1
errcmd_valid => take_from_ecc_correct.IN0
errcmd_chipsel[0] => ecc_cs_addr.DATAB
errcmd_bank[0] => ecc_bank_addr.DATAB
errcmd_bank[1] => ecc_bank_addr.DATAB
errcmd_bank[2] => ecc_bank_addr.DATAB
errcmd_row[0] => ecc_row_addr.DATAB
errcmd_row[1] => ecc_row_addr.DATAB
errcmd_row[2] => ecc_row_addr.DATAB
errcmd_row[3] => ecc_row_addr.DATAB
errcmd_row[4] => ecc_row_addr.DATAB
errcmd_row[5] => ecc_row_addr.DATAB
errcmd_row[6] => ecc_row_addr.DATAB
errcmd_row[7] => ecc_row_addr.DATAB
errcmd_row[8] => ecc_row_addr.DATAB
errcmd_row[9] => ecc_row_addr.DATAB
errcmd_row[10] => ecc_row_addr.DATAB
errcmd_row[11] => ecc_row_addr.DATAB
errcmd_row[12] => ecc_row_addr.DATAB
errcmd_row[13] => ecc_row_addr.DATAB
errcmd_row[14] => ecc_row_addr.DATAB
errcmd_column[0] => ecc_col_addr.DATAB
errcmd_column[1] => ecc_col_addr.DATAB
errcmd_column[2] => ecc_col_addr.DATAB
errcmd_column[3] => ecc_col_addr.DATAB
errcmd_column[4] => ecc_col_addr.DATAB
errcmd_column[5] => ecc_col_addr.DATAB
errcmd_column[6] => ecc_col_addr.DATAB
errcmd_column[7] => ecc_col_addr.DATAB
errcmd_column[8] => ecc_col_addr.DATAB
errcmd_column[9] => ecc_col_addr.DATAB
errcmd_size[0] => ecc_size.DATAB
errcmd_size[1] => ecc_size.DATAB
errcmd_size[2] => ecc_size.DATAB
errcmd_localid[0] => ecc_priority.DATAB
errcmd_localid[1] => ~NO_FANOUT~
errcmd_localid[2] => ~NO_FANOUT~
errcmd_localid[3] => ~NO_FANOUT~
errcmd_localid[4] => ~NO_FANOUT~
errcmd_localid[5] => ~NO_FANOUT~
errcmd_localid[6] => ~NO_FANOUT~
errcmd_localid[7] => ~NO_FANOUT~
data_partial_be => int_ecc_partial_be.DATAB
data_partial_be => int_ecc_partial_be_final.DATAB
cfg_enable_cmd_split => require_gen.IN1
cfg_enable_cmd_split => always12.IN1
cfg_enable_cmd_split => always14.IN1
cfg_enable_cmd_split => always15.IN1
cfg_burst_length[0] => Add43.IN10
cfg_burst_length[0] => Equal3.IN31
cfg_burst_length[0] => Equal4.IN31
cfg_burst_length[0] => Equal5.IN31
cfg_burst_length[0] => Equal24.IN31
cfg_burst_length[1] => Add43.IN9
cfg_burst_length[1] => Equal3.IN0
cfg_burst_length[1] => Equal4.IN30
cfg_burst_length[1] => Equal5.IN30
cfg_burst_length[1] => Equal24.IN30
cfg_burst_length[2] => Add43.IN8
cfg_burst_length[2] => LessThan7.IN5
cfg_burst_length[2] => LessThan8.IN4
cfg_burst_length[2] => LessThan10.IN4
cfg_burst_length[2] => Add32.IN8
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan12.IN4
cfg_burst_length[2] => decrmntd_size.DATAB
cfg_burst_length[2] => LessThan9.IN6
cfg_burst_length[2] => LessThan11.IN6
cfg_burst_length[2] => LessThan13.IN10
cfg_burst_length[2] => Equal0.IN0
cfg_burst_length[2] => Equal1.IN31
cfg_burst_length[2] => Equal2.IN31
cfg_burst_length[2] => Equal3.IN30
cfg_burst_length[2] => Equal4.IN0
cfg_burst_length[2] => Equal5.IN29
cfg_burst_length[2] => Add34.IN4
cfg_burst_length[2] => Add35.IN6
cfg_burst_length[2] => Add33.IN4
cfg_burst_length[2] => Equal24.IN29
cfg_burst_length[3] => Add43.IN7
cfg_burst_length[3] => LessThan7.IN4
cfg_burst_length[3] => LessThan8.IN3
cfg_burst_length[3] => LessThan10.IN3
cfg_burst_length[3] => Add32.IN7
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan12.IN3
cfg_burst_length[3] => decrmntd_size.DATAB
cfg_burst_length[3] => LessThan9.IN5
cfg_burst_length[3] => LessThan11.IN5
cfg_burst_length[3] => LessThan13.IN9
cfg_burst_length[3] => Equal0.IN31
cfg_burst_length[3] => Equal1.IN0
cfg_burst_length[3] => Equal2.IN30
cfg_burst_length[3] => Equal3.IN29
cfg_burst_length[3] => Equal4.IN29
cfg_burst_length[3] => Equal5.IN0
cfg_burst_length[3] => Add34.IN3
cfg_burst_length[3] => Add35.IN5
cfg_burst_length[3] => Add33.IN3
cfg_burst_length[3] => Equal24.IN28
cfg_burst_length[4] => Add43.IN6
cfg_burst_length[4] => LessThan7.IN3
cfg_burst_length[4] => LessThan8.IN2
cfg_burst_length[4] => LessThan10.IN2
cfg_burst_length[4] => Add32.IN6
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan12.IN2
cfg_burst_length[4] => decrmntd_size.DATAB
cfg_burst_length[4] => LessThan9.IN4
cfg_burst_length[4] => LessThan11.IN4
cfg_burst_length[4] => LessThan13.IN8
cfg_burst_length[4] => Equal0.IN30
cfg_burst_length[4] => Equal1.IN30
cfg_burst_length[4] => Equal2.IN0
cfg_burst_length[4] => Equal3.IN28
cfg_burst_length[4] => Equal4.IN28
cfg_burst_length[4] => Equal5.IN28
cfg_burst_length[4] => Add34.IN2
cfg_burst_length[4] => Add35.IN4
cfg_burst_length[4] => Add33.IN2
cfg_burst_length[4] => Equal24.IN0
cfg_addr_order[0] => Equal25.IN1
cfg_addr_order[0] => Equal26.IN0
cfg_addr_order[1] => Equal25.IN0
cfg_addr_order[1] => Equal26.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_ecc => take_from_ecc_correct.IN1
cfg_enable_no_dm => cfg_enable_rmw.IN1
cfg_col_addr_width[0] => Add1.IN10
cfg_col_addr_width[0] => cfg_addr_bitsel_row.DATAB
cfg_col_addr_width[0] => Add3.IN5
cfg_col_addr_width[0] => cfg_addr_bitsel_bank[0].DATAA
cfg_col_addr_width[0] => Add6.IN7
cfg_col_addr_width[0] => Add9.IN12
cfg_col_addr_width[0] => LessThan0.IN64
cfg_col_addr_width[0] => LessThan1.IN64
cfg_col_addr_width[0] => ShiftLeft3.IN37
cfg_col_addr_width[1] => Add1.IN9
cfg_col_addr_width[1] => Add3.IN4
cfg_col_addr_width[1] => Add5.IN8
cfg_col_addr_width[1] => Add6.IN6
cfg_col_addr_width[1] => Add9.IN11
cfg_col_addr_width[1] => ShiftLeft3.IN36
cfg_col_addr_width[2] => Add1.IN8
cfg_col_addr_width[2] => Add3.IN3
cfg_col_addr_width[2] => Add5.IN7
cfg_col_addr_width[2] => Add6.IN5
cfg_col_addr_width[2] => Add9.IN10
cfg_col_addr_width[2] => ShiftLeft3.IN35
cfg_col_addr_width[3] => Add1.IN7
cfg_col_addr_width[3] => Add3.IN2
cfg_col_addr_width[3] => Add5.IN6
cfg_col_addr_width[3] => Add6.IN4
cfg_col_addr_width[3] => Add9.IN9
cfg_col_addr_width[3] => ShiftLeft3.IN34
cfg_col_addr_width[4] => Add1.IN6
cfg_col_addr_width[4] => Add3.IN1
cfg_col_addr_width[4] => Add5.IN5
cfg_col_addr_width[4] => Add6.IN3
cfg_col_addr_width[4] => Add9.IN8
cfg_col_addr_width[4] => ShiftLeft3.IN33
cfg_row_addr_width[0] => Add3.IN10
cfg_row_addr_width[0] => Add8.IN7
cfg_row_addr_width[0] => LessThan2.IN10
cfg_row_addr_width[0] => LessThan3.IN10
cfg_row_addr_width[0] => LessThan4.IN10
cfg_row_addr_width[0] => ShiftLeft2.IN37
cfg_row_addr_width[1] => Add3.IN9
cfg_row_addr_width[1] => Add8.IN6
cfg_row_addr_width[1] => LessThan2.IN9
cfg_row_addr_width[1] => LessThan3.IN9
cfg_row_addr_width[1] => LessThan4.IN9
cfg_row_addr_width[1] => ShiftLeft2.IN36
cfg_row_addr_width[2] => Add3.IN8
cfg_row_addr_width[2] => Add8.IN5
cfg_row_addr_width[2] => LessThan2.IN8
cfg_row_addr_width[2] => LessThan3.IN8
cfg_row_addr_width[2] => LessThan4.IN8
cfg_row_addr_width[2] => ShiftLeft2.IN35
cfg_row_addr_width[3] => Add3.IN7
cfg_row_addr_width[3] => Add8.IN4
cfg_row_addr_width[3] => LessThan2.IN7
cfg_row_addr_width[3] => LessThan3.IN7
cfg_row_addr_width[3] => LessThan4.IN7
cfg_row_addr_width[3] => ShiftLeft2.IN34
cfg_row_addr_width[4] => Add3.IN6
cfg_row_addr_width[4] => Add8.IN3
cfg_row_addr_width[4] => LessThan2.IN6
cfg_row_addr_width[4] => LessThan3.IN6
cfg_row_addr_width[4] => LessThan4.IN6
cfg_row_addr_width[4] => ShiftLeft2.IN33
cfg_bank_addr_width[0] => Add0.IN3
cfg_bank_addr_width[0] => Add6.IN10
cfg_bank_addr_width[0] => Add8.IN10
cfg_bank_addr_width[0] => LessThan5.IN6
cfg_bank_addr_width[0] => ShiftLeft1.IN35
cfg_bank_addr_width[1] => Add0.IN2
cfg_bank_addr_width[1] => Add6.IN9
cfg_bank_addr_width[1] => Add8.IN9
cfg_bank_addr_width[1] => LessThan5.IN5
cfg_bank_addr_width[1] => ShiftLeft1.IN34
cfg_bank_addr_width[2] => Add0.IN1
cfg_bank_addr_width[2] => Add6.IN8
cfg_bank_addr_width[2] => Add8.IN8
cfg_bank_addr_width[2] => LessThan5.IN4
cfg_bank_addr_width[2] => ShiftLeft1.IN33
cfg_cs_addr_width[0] => Add0.IN6
cfg_cs_addr_width[0] => LessThan6.IN6
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => Add0.IN5
cfg_cs_addr_width[1] => LessThan6.IN5
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => Add0.IN4
cfg_cs_addr_width[2] => LessThan6.IN4
cfg_cs_addr_width[2] => ShiftLeft0.IN33


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
ctl_clk => burst_chop[0].CLK
ctl_clk => burst_chop[1].CLK
ctl_clk => burst_chop[2].CLK
ctl_clk => burst_chop[3].CLK
ctl_clk => age[0][0].CLK
ctl_clk => age[0][1].CLK
ctl_clk => age[0][2].CLK
ctl_clk => age[0][3].CLK
ctl_clk => age[1][0].CLK
ctl_clk => age[1][1].CLK
ctl_clk => age[1][2].CLK
ctl_clk => age[1][3].CLK
ctl_clk => age[2][0].CLK
ctl_clk => age[2][1].CLK
ctl_clk => age[2][2].CLK
ctl_clk => age[2][3].CLK
ctl_clk => age[3][0].CLK
ctl_clk => age[3][1].CLK
ctl_clk => age[3][2].CLK
ctl_clk => age[3][3].CLK
ctl_clk => int_shadow_timer_ready[0][0].CLK
ctl_clk => int_shadow_timer_ready[0][1].CLK
ctl_clk => int_shadow_timer_ready[0][2].CLK
ctl_clk => int_shadow_timer_ready[0][3].CLK
ctl_clk => int_timer_ready[0][0].CLK
ctl_clk => int_timer_ready[0][1].CLK
ctl_clk => int_timer_ready[0][2].CLK
ctl_clk => int_timer_ready[0][3].CLK
ctl_clk => int_bank_closed[0][0].CLK
ctl_clk => int_bank_closed[0][1].CLK
ctl_clk => int_bank_closed[0][2].CLK
ctl_clk => int_bank_closed[0][3].CLK
ctl_clk => pch_ready[0].CLK
ctl_clk => pch_ready[1].CLK
ctl_clk => pch_ready[2].CLK
ctl_clk => pch_ready[3].CLK
ctl_clk => row_timer_pre_ready[0].CLK
ctl_clk => row_timer_pre_ready[1].CLK
ctl_clk => row_timer_pre_ready[2].CLK
ctl_clk => row_timer_pre_ready[3].CLK
ctl_clk => row_timer[0][0].CLK
ctl_clk => row_timer[0][1].CLK
ctl_clk => row_timer[0][2].CLK
ctl_clk => row_timer[0][3].CLK
ctl_clk => row_timer[0][4].CLK
ctl_clk => row_timer[1][0].CLK
ctl_clk => row_timer[1][1].CLK
ctl_clk => row_timer[1][2].CLK
ctl_clk => row_timer[1][3].CLK
ctl_clk => row_timer[1][4].CLK
ctl_clk => row_timer[2][0].CLK
ctl_clk => row_timer[2][1].CLK
ctl_clk => row_timer[2][2].CLK
ctl_clk => row_timer[2][3].CLK
ctl_clk => row_timer[2][4].CLK
ctl_clk => row_timer[3][0].CLK
ctl_clk => row_timer[3][1].CLK
ctl_clk => row_timer[3][2].CLK
ctl_clk => row_timer[3][3].CLK
ctl_clk => row_timer[3][4].CLK
ctl_clk => trc_timer_pre_ready[0].CLK
ctl_clk => trc_timer_pre_ready[1].CLK
ctl_clk => trc_timer_pre_ready[2].CLK
ctl_clk => trc_timer_pre_ready[3].CLK
ctl_clk => trc_timer[0][0].CLK
ctl_clk => trc_timer[0][1].CLK
ctl_clk => trc_timer[0][2].CLK
ctl_clk => trc_timer[0][3].CLK
ctl_clk => trc_timer[0][4].CLK
ctl_clk => trc_timer[1][0].CLK
ctl_clk => trc_timer[1][1].CLK
ctl_clk => trc_timer[1][2].CLK
ctl_clk => trc_timer[1][3].CLK
ctl_clk => trc_timer[1][4].CLK
ctl_clk => trc_timer[2][0].CLK
ctl_clk => trc_timer[2][1].CLK
ctl_clk => trc_timer[2][2].CLK
ctl_clk => trc_timer[2][3].CLK
ctl_clk => trc_timer[2][4].CLK
ctl_clk => trc_timer[3][0].CLK
ctl_clk => trc_timer[3][1].CLK
ctl_clk => trc_timer[3][2].CLK
ctl_clk => trc_timer[3][3].CLK
ctl_clk => trc_timer[3][4].CLK
ctl_clk => combined_timer[0][0].CLK
ctl_clk => combined_timer[0][1].CLK
ctl_clk => combined_timer[0][2].CLK
ctl_clk => combined_timer[0][3].CLK
ctl_clk => combined_timer[0][4].CLK
ctl_clk => combined_timer[1][0].CLK
ctl_clk => combined_timer[1][1].CLK
ctl_clk => combined_timer[1][2].CLK
ctl_clk => combined_timer[1][3].CLK
ctl_clk => combined_timer[1][4].CLK
ctl_clk => combined_timer[2][0].CLK
ctl_clk => combined_timer[2][1].CLK
ctl_clk => combined_timer[2][2].CLK
ctl_clk => combined_timer[2][3].CLK
ctl_clk => combined_timer[2][4].CLK
ctl_clk => combined_timer[3][0].CLK
ctl_clk => combined_timer[3][1].CLK
ctl_clk => combined_timer[3][2].CLK
ctl_clk => combined_timer[3][3].CLK
ctl_clk => combined_timer[3][4].CLK
ctl_clk => log2_open_row_pass_flush_r[0][0].CLK
ctl_clk => log2_open_row_pass_flush_r[0][1].CLK
ctl_clk => log2_open_row_pass_flush_r[1][0].CLK
ctl_clk => log2_open_row_pass_flush_r[1][1].CLK
ctl_clk => log2_open_row_pass_flush_r[2][0].CLK
ctl_clk => log2_open_row_pass_flush_r[2][1].CLK
ctl_clk => log2_open_row_pass_flush_r[3][0].CLK
ctl_clk => log2_open_row_pass_flush_r[3][1].CLK
ctl_clk => col_timer_pre_ready[0].CLK
ctl_clk => col_timer_pre_ready[1].CLK
ctl_clk => col_timer_pre_ready[2].CLK
ctl_clk => col_timer_pre_ready[3].CLK
ctl_clk => col_timer[0][0].CLK
ctl_clk => col_timer[0][1].CLK
ctl_clk => col_timer[0][2].CLK
ctl_clk => col_timer[1][0].CLK
ctl_clk => col_timer[1][1].CLK
ctl_clk => col_timer[1][2].CLK
ctl_clk => col_timer[2][0].CLK
ctl_clk => col_timer[2][1].CLK
ctl_clk => col_timer[2][2].CLK
ctl_clk => col_timer[3][0].CLK
ctl_clk => col_timer[3][1].CLK
ctl_clk => col_timer[3][2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_wr_to_pch_greater_than_row_timer[3].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[0].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[1].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[2].CLK
ctl_clk => compare_t_param_rd_to_pch_greater_than_row_timer[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[0].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[1].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[2].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[3].CLK
ctl_clk => offset_t_param_wr_ap_to_valid[4].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[0].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[1].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[2].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[3].CLK
ctl_clk => offset_t_param_rd_ap_to_valid[4].CLK
ctl_clk => offset_t_param_pch_to_valid[0].CLK
ctl_clk => offset_t_param_pch_to_valid[1].CLK
ctl_clk => offset_t_param_pch_to_valid[2].CLK
ctl_clk => offset_t_param_wr_to_pch[0].CLK
ctl_clk => offset_t_param_wr_to_pch[1].CLK
ctl_clk => offset_t_param_wr_to_pch[2].CLK
ctl_clk => offset_t_param_wr_to_pch[3].CLK
ctl_clk => offset_t_param_wr_to_pch[4].CLK
ctl_clk => offset_t_param_rd_to_pch[0].CLK
ctl_clk => offset_t_param_rd_to_pch[1].CLK
ctl_clk => offset_t_param_rd_to_pch[2].CLK
ctl_clk => offset_t_param_rd_to_pch[3].CLK
ctl_clk => offset_t_param_rd_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_pch[0].CLK
ctl_clk => offset_t_param_act_to_pch[1].CLK
ctl_clk => offset_t_param_act_to_pch[2].CLK
ctl_clk => offset_t_param_act_to_pch[3].CLK
ctl_clk => offset_t_param_act_to_pch[4].CLK
ctl_clk => offset_t_param_act_to_act[0].CLK
ctl_clk => offset_t_param_act_to_act[1].CLK
ctl_clk => offset_t_param_act_to_act[2].CLK
ctl_clk => offset_t_param_act_to_act[3].CLK
ctl_clk => offset_t_param_act_to_act[4].CLK
ctl_clk => offset_t_param_act_to_rdwr[0].CLK
ctl_clk => offset_t_param_act_to_rdwr[1].CLK
ctl_clk => offset_t_param_act_to_rdwr[2].CLK
ctl_clk => compare_offset_t_param_act_to_rdwr_less_than_1.CLK
ctl_clk => compare_t_param_wr_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_rd_ap_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_pch_to_valid_less_than_offset.CLK
ctl_clk => compare_t_param_wr_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_rd_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_pch_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_act_less_than_offset.CLK
ctl_clk => compare_t_param_act_to_rdwr_less_than_offset.CLK
ctl_clk => require_pch[0].CLK
ctl_clk => require_pch[1].CLK
ctl_clk => require_pch[2].CLK
ctl_clk => require_pch[3].CLK
ctl_clk => require_flush[0].CLK
ctl_clk => require_flush[1].CLK
ctl_clk => require_flush[2].CLK
ctl_clk => require_flush[3].CLK
ctl_clk => wrt[0][0].CLK
ctl_clk => wrt[0][1].CLK
ctl_clk => wrt[0][2].CLK
ctl_clk => wrt[0][3].CLK
ctl_clk => wrt[1][0].CLK
ctl_clk => wrt[1][1].CLK
ctl_clk => wrt[1][2].CLK
ctl_clk => wrt[1][3].CLK
ctl_clk => wrt[2][0].CLK
ctl_clk => wrt[2][1].CLK
ctl_clk => wrt[2][2].CLK
ctl_clk => wrt[2][3].CLK
ctl_clk => wrt[3][0].CLK
ctl_clk => wrt[3][1].CLK
ctl_clk => wrt[3][2].CLK
ctl_clk => wrt[3][3].CLK
ctl_clk => wst_p[0].CLK
ctl_clk => wst_p[1].CLK
ctl_clk => wst_p[2].CLK
ctl_clk => wst_p[3].CLK
ctl_clk => ssb[0].CLK
ctl_clk => ssb[1].CLK
ctl_clk => ssb[2].CLK
ctl_clk => ssb[3].CLK
ctl_clk => nor_sbvt[0].CLK
ctl_clk => nor_sbvt[1].CLK
ctl_clk => nor_sbvt[2].CLK
ctl_clk => nor_sbvt[3].CLK
ctl_clk => nor_sbv[0].CLK
ctl_clk => nor_sbv[1].CLK
ctl_clk => nor_sbv[2].CLK
ctl_clk => nor_sbv[3].CLK
ctl_clk => complete_wr[0].CLK
ctl_clk => complete_wr[1].CLK
ctl_clk => complete_wr[2].CLK
ctl_clk => complete_wr[3].CLK
ctl_clk => complete_rd[0].CLK
ctl_clk => complete_rd[1].CLK
ctl_clk => complete_rd[2].CLK
ctl_clk => complete_rd[3].CLK
ctl_clk => complete[0].CLK
ctl_clk => complete[1].CLK
ctl_clk => complete[2].CLK
ctl_clk => complete[3].CLK
ctl_clk => load_rmw_data[0].CLK
ctl_clk => load_rmw_data[1].CLK
ctl_clk => load_rmw_data[2].CLK
ctl_clk => load_rmw_data[3].CLK
ctl_clk => partial_vector[0][1].CLK
ctl_clk => partial_vector[0][2].CLK
ctl_clk => partial_vector[0][3].CLK
ctl_clk => partial_vector[1][0].CLK
ctl_clk => partial_vector[1][2].CLK
ctl_clk => partial_vector[1][3].CLK
ctl_clk => partial_vector[2][0].CLK
ctl_clk => partial_vector[2][1].CLK
ctl_clk => partial_vector[2][3].CLK
ctl_clk => partial_vector[3][0].CLK
ctl_clk => partial_vector[3][1].CLK
ctl_clk => partial_vector[3][2].CLK
ctl_clk => done[0].CLK
ctl_clk => done[1].CLK
ctl_clk => done[2].CLK
ctl_clk => done[3].CLK
ctl_clk => apvc[0].CLK
ctl_clk => apvc[1].CLK
ctl_clk => apvc[2].CLK
ctl_clk => apvc[3].CLK
ctl_clk => apvo[0].CLK
ctl_clk => apvo[1].CLK
ctl_clk => apvo[2].CLK
ctl_clk => apvo[3].CLK
ctl_clk => precharged[0].CLK
ctl_clk => precharged[1].CLK
ctl_clk => precharged[2].CLK
ctl_clk => precharged[3].CLK
ctl_clk => activated[0].CLK
ctl_clk => activated[1].CLK
ctl_clk => activated[2].CLK
ctl_clk => activated[3].CLK
ctl_clk => open_row_pass_flush_r[0].CLK
ctl_clk => open_row_pass_flush_r[1].CLK
ctl_clk => open_row_pass_flush_r[2].CLK
ctl_clk => open_row_pass_flush_r[3].CLK
ctl_clk => open_row_pass_r[0].CLK
ctl_clk => open_row_pass_r[1].CLK
ctl_clk => open_row_pass_r[2].CLK
ctl_clk => open_row_pass_r[3].CLK
ctl_clk => open_row_passed[0].CLK
ctl_clk => open_row_passed[1].CLK
ctl_clk => open_row_passed[2].CLK
ctl_clk => open_row_passed[3].CLK
ctl_clk => cpv[0][0].CLK
ctl_clk => cpv[0][1].CLK
ctl_clk => cpv[0][2].CLK
ctl_clk => cpv[0][3].CLK
ctl_clk => cpv[1][0].CLK
ctl_clk => cpv[1][1].CLK
ctl_clk => cpv[1][2].CLK
ctl_clk => cpv[1][3].CLK
ctl_clk => cpv[2][0].CLK
ctl_clk => cpv[2][1].CLK
ctl_clk => cpv[2][2].CLK
ctl_clk => cpv[2][3].CLK
ctl_clk => cpv[3][0].CLK
ctl_clk => cpv[3][1].CLK
ctl_clk => cpv[3][2].CLK
ctl_clk => cpv[3][3].CLK
ctl_clk => nor_cpv[0].CLK
ctl_clk => nor_cpv[1].CLK
ctl_clk => nor_cpv[2].CLK
ctl_clk => nor_cpv[3].CLK
ctl_clk => rpv[0][0].CLK
ctl_clk => rpv[0][1].CLK
ctl_clk => rpv[0][2].CLK
ctl_clk => rpv[0][3].CLK
ctl_clk => rpv[1][0].CLK
ctl_clk => rpv[1][1].CLK
ctl_clk => rpv[1][2].CLK
ctl_clk => rpv[1][3].CLK
ctl_clk => rpv[2][0].CLK
ctl_clk => rpv[2][1].CLK
ctl_clk => rpv[2][2].CLK
ctl_clk => rpv[2][3].CLK
ctl_clk => rpv[3][0].CLK
ctl_clk => rpv[3][1].CLK
ctl_clk => rpv[3][2].CLK
ctl_clk => rpv[3][3].CLK
ctl_clk => nor_rpv[0].CLK
ctl_clk => nor_rpv[1].CLK
ctl_clk => nor_rpv[2].CLK
ctl_clk => nor_rpv[3].CLK
ctl_clk => priority_a[0].CLK
ctl_clk => priority_a[1].CLK
ctl_clk => priority_a[2].CLK
ctl_clk => priority_a[3].CLK
ctl_clk => rmw[0].CLK
ctl_clk => rmw[1].CLK
ctl_clk => rmw[2].CLK
ctl_clk => rmw[3].CLK
ctl_clk => rmw_partial[0].CLK
ctl_clk => rmw_partial[1].CLK
ctl_clk => rmw_partial[2].CLK
ctl_clk => rmw_partial[3].CLK
ctl_clk => rmw_correct[0].CLK
ctl_clk => rmw_correct[1].CLK
ctl_clk => rmw_correct[2].CLK
ctl_clk => rmw_correct[3].CLK
ctl_clk => dataid[0][0].CLK
ctl_clk => dataid[0][1].CLK
ctl_clk => dataid[0][2].CLK
ctl_clk => dataid[0][3].CLK
ctl_clk => dataid[1][0].CLK
ctl_clk => dataid[1][1].CLK
ctl_clk => dataid[1][2].CLK
ctl_clk => dataid[1][3].CLK
ctl_clk => dataid[2][0].CLK
ctl_clk => dataid[2][1].CLK
ctl_clk => dataid[2][2].CLK
ctl_clk => dataid[2][3].CLK
ctl_clk => dataid[3][0].CLK
ctl_clk => dataid[3][1].CLK
ctl_clk => dataid[3][2].CLK
ctl_clk => dataid[3][3].CLK
ctl_clk => localid[0][0].CLK
ctl_clk => localid[0][1].CLK
ctl_clk => localid[0][2].CLK
ctl_clk => localid[0][3].CLK
ctl_clk => localid[0][4].CLK
ctl_clk => localid[0][5].CLK
ctl_clk => localid[0][6].CLK
ctl_clk => localid[0][7].CLK
ctl_clk => localid[1][0].CLK
ctl_clk => localid[1][1].CLK
ctl_clk => localid[1][2].CLK
ctl_clk => localid[1][3].CLK
ctl_clk => localid[1][4].CLK
ctl_clk => localid[1][5].CLK
ctl_clk => localid[1][6].CLK
ctl_clk => localid[1][7].CLK
ctl_clk => localid[2][0].CLK
ctl_clk => localid[2][1].CLK
ctl_clk => localid[2][2].CLK
ctl_clk => localid[2][3].CLK
ctl_clk => localid[2][4].CLK
ctl_clk => localid[2][5].CLK
ctl_clk => localid[2][6].CLK
ctl_clk => localid[2][7].CLK
ctl_clk => localid[3][0].CLK
ctl_clk => localid[3][1].CLK
ctl_clk => localid[3][2].CLK
ctl_clk => localid[3][3].CLK
ctl_clk => localid[3][4].CLK
ctl_clk => localid[3][5].CLK
ctl_clk => localid[3][6].CLK
ctl_clk => localid[3][7].CLK
ctl_clk => autopch[0].CLK
ctl_clk => autopch[1].CLK
ctl_clk => autopch[2].CLK
ctl_clk => autopch[3].CLK
ctl_clk => size[0][0].CLK
ctl_clk => size[0][1].CLK
ctl_clk => size[0][2].CLK
ctl_clk => size[1][0].CLK
ctl_clk => size[1][1].CLK
ctl_clk => size[1][2].CLK
ctl_clk => size[2][0].CLK
ctl_clk => size[2][1].CLK
ctl_clk => size[2][2].CLK
ctl_clk => size[3][0].CLK
ctl_clk => size[3][1].CLK
ctl_clk => size[3][2].CLK
ctl_clk => read[0].CLK
ctl_clk => read[1].CLK
ctl_clk => read[2].CLK
ctl_clk => read[3].CLK
ctl_clk => write[0].CLK
ctl_clk => write[1].CLK
ctl_clk => write[2].CLK
ctl_clk => write[3].CLK
ctl_clk => col[0][0].CLK
ctl_clk => col[0][1].CLK
ctl_clk => col[0][2].CLK
ctl_clk => col[0][3].CLK
ctl_clk => col[0][4].CLK
ctl_clk => col[0][5].CLK
ctl_clk => col[0][6].CLK
ctl_clk => col[0][7].CLK
ctl_clk => col[0][8].CLK
ctl_clk => col[0][9].CLK
ctl_clk => col[1][0].CLK
ctl_clk => col[1][1].CLK
ctl_clk => col[1][2].CLK
ctl_clk => col[1][3].CLK
ctl_clk => col[1][4].CLK
ctl_clk => col[1][5].CLK
ctl_clk => col[1][6].CLK
ctl_clk => col[1][7].CLK
ctl_clk => col[1][8].CLK
ctl_clk => col[1][9].CLK
ctl_clk => col[2][0].CLK
ctl_clk => col[2][1].CLK
ctl_clk => col[2][2].CLK
ctl_clk => col[2][3].CLK
ctl_clk => col[2][4].CLK
ctl_clk => col[2][5].CLK
ctl_clk => col[2][6].CLK
ctl_clk => col[2][7].CLK
ctl_clk => col[2][8].CLK
ctl_clk => col[2][9].CLK
ctl_clk => col[3][0].CLK
ctl_clk => col[3][1].CLK
ctl_clk => col[3][2].CLK
ctl_clk => col[3][3].CLK
ctl_clk => col[3][4].CLK
ctl_clk => col[3][5].CLK
ctl_clk => col[3][6].CLK
ctl_clk => col[3][7].CLK
ctl_clk => col[3][8].CLK
ctl_clk => col[3][9].CLK
ctl_clk => row[0][0].CLK
ctl_clk => row[0][1].CLK
ctl_clk => row[0][2].CLK
ctl_clk => row[0][3].CLK
ctl_clk => row[0][4].CLK
ctl_clk => row[0][5].CLK
ctl_clk => row[0][6].CLK
ctl_clk => row[0][7].CLK
ctl_clk => row[0][8].CLK
ctl_clk => row[0][9].CLK
ctl_clk => row[0][10].CLK
ctl_clk => row[0][11].CLK
ctl_clk => row[0][12].CLK
ctl_clk => row[0][13].CLK
ctl_clk => row[0][14].CLK
ctl_clk => row[1][0].CLK
ctl_clk => row[1][1].CLK
ctl_clk => row[1][2].CLK
ctl_clk => row[1][3].CLK
ctl_clk => row[1][4].CLK
ctl_clk => row[1][5].CLK
ctl_clk => row[1][6].CLK
ctl_clk => row[1][7].CLK
ctl_clk => row[1][8].CLK
ctl_clk => row[1][9].CLK
ctl_clk => row[1][10].CLK
ctl_clk => row[1][11].CLK
ctl_clk => row[1][12].CLK
ctl_clk => row[1][13].CLK
ctl_clk => row[1][14].CLK
ctl_clk => row[2][0].CLK
ctl_clk => row[2][1].CLK
ctl_clk => row[2][2].CLK
ctl_clk => row[2][3].CLK
ctl_clk => row[2][4].CLK
ctl_clk => row[2][5].CLK
ctl_clk => row[2][6].CLK
ctl_clk => row[2][7].CLK
ctl_clk => row[2][8].CLK
ctl_clk => row[2][9].CLK
ctl_clk => row[2][10].CLK
ctl_clk => row[2][11].CLK
ctl_clk => row[2][12].CLK
ctl_clk => row[2][13].CLK
ctl_clk => row[2][14].CLK
ctl_clk => row[3][0].CLK
ctl_clk => row[3][1].CLK
ctl_clk => row[3][2].CLK
ctl_clk => row[3][3].CLK
ctl_clk => row[3][4].CLK
ctl_clk => row[3][5].CLK
ctl_clk => row[3][6].CLK
ctl_clk => row[3][7].CLK
ctl_clk => row[3][8].CLK
ctl_clk => row[3][9].CLK
ctl_clk => row[3][10].CLK
ctl_clk => row[3][11].CLK
ctl_clk => row[3][12].CLK
ctl_clk => row[3][13].CLK
ctl_clk => row[3][14].CLK
ctl_clk => bank[0][0].CLK
ctl_clk => bank[0][1].CLK
ctl_clk => bank[0][2].CLK
ctl_clk => bank[1][0].CLK
ctl_clk => bank[1][1].CLK
ctl_clk => bank[1][2].CLK
ctl_clk => bank[2][0].CLK
ctl_clk => bank[2][1].CLK
ctl_clk => bank[2][2].CLK
ctl_clk => bank[3][0].CLK
ctl_clk => bank[3][1].CLK
ctl_clk => bank[3][2].CLK
ctl_clk => chipsel[0][0].CLK
ctl_clk => chipsel[1][0].CLK
ctl_clk => chipsel[2][0].CLK
ctl_clk => chipsel[3][0].CLK
ctl_clk => valid[0].CLK
ctl_clk => valid[1].CLK
ctl_clk => valid[2].CLK
ctl_clk => valid[3].CLK
ctl_clk => can_wr[0].CLK
ctl_clk => can_wr[1].CLK
ctl_clk => can_wr[2].CLK
ctl_clk => can_wr[3].CLK
ctl_clk => can_rd[0].CLK
ctl_clk => can_rd[1].CLK
ctl_clk => can_rd[2].CLK
ctl_clk => can_rd[3].CLK
ctl_clk => can_pch[0].CLK
ctl_clk => can_pch[1].CLK
ctl_clk => can_pch[2].CLK
ctl_clk => can_pch[3].CLK
ctl_clk => can_act[0].CLK
ctl_clk => can_act[1].CLK
ctl_clk => can_act[2].CLK
ctl_clk => can_act[3].CLK
ctl_clk => push_tbp[0].CLK
ctl_clk => push_tbp[1].CLK
ctl_clk => push_tbp[2].CLK
ctl_clk => push_tbp[3].CLK
ctl_clk => valid_combi[0].CLK
ctl_clk => valid_combi[1].CLK
ctl_clk => valid_combi[2].CLK
ctl_clk => valid_combi[3].CLK
ctl_reset_n => rmw[0].ACLR
ctl_reset_n => rmw[1].ACLR
ctl_reset_n => rmw[2].ACLR
ctl_reset_n => rmw[3].ACLR
ctl_reset_n => rmw_partial[0].ACLR
ctl_reset_n => rmw_partial[1].ACLR
ctl_reset_n => rmw_partial[2].ACLR
ctl_reset_n => rmw_partial[3].ACLR
ctl_reset_n => rmw_correct[0].ACLR
ctl_reset_n => rmw_correct[1].ACLR
ctl_reset_n => rmw_correct[2].ACLR
ctl_reset_n => rmw_correct[3].ACLR
ctl_reset_n => dataid[0][0].ACLR
ctl_reset_n => dataid[0][1].ACLR
ctl_reset_n => dataid[0][2].ACLR
ctl_reset_n => dataid[0][3].ACLR
ctl_reset_n => dataid[1][0].ACLR
ctl_reset_n => dataid[1][1].ACLR
ctl_reset_n => dataid[1][2].ACLR
ctl_reset_n => dataid[1][3].ACLR
ctl_reset_n => dataid[2][0].ACLR
ctl_reset_n => dataid[2][1].ACLR
ctl_reset_n => dataid[2][2].ACLR
ctl_reset_n => dataid[2][3].ACLR
ctl_reset_n => dataid[3][0].ACLR
ctl_reset_n => dataid[3][1].ACLR
ctl_reset_n => dataid[3][2].ACLR
ctl_reset_n => dataid[3][3].ACLR
ctl_reset_n => localid[0][0].ACLR
ctl_reset_n => localid[0][1].ACLR
ctl_reset_n => localid[0][2].ACLR
ctl_reset_n => localid[0][3].ACLR
ctl_reset_n => localid[0][4].ACLR
ctl_reset_n => localid[0][5].ACLR
ctl_reset_n => localid[0][6].ACLR
ctl_reset_n => localid[0][7].ACLR
ctl_reset_n => localid[1][0].ACLR
ctl_reset_n => localid[1][1].ACLR
ctl_reset_n => localid[1][2].ACLR
ctl_reset_n => localid[1][3].ACLR
ctl_reset_n => localid[1][4].ACLR
ctl_reset_n => localid[1][5].ACLR
ctl_reset_n => localid[1][6].ACLR
ctl_reset_n => localid[1][7].ACLR
ctl_reset_n => localid[2][0].ACLR
ctl_reset_n => localid[2][1].ACLR
ctl_reset_n => localid[2][2].ACLR
ctl_reset_n => localid[2][3].ACLR
ctl_reset_n => localid[2][4].ACLR
ctl_reset_n => localid[2][5].ACLR
ctl_reset_n => localid[2][6].ACLR
ctl_reset_n => localid[2][7].ACLR
ctl_reset_n => localid[3][0].ACLR
ctl_reset_n => localid[3][1].ACLR
ctl_reset_n => localid[3][2].ACLR
ctl_reset_n => localid[3][3].ACLR
ctl_reset_n => localid[3][4].ACLR
ctl_reset_n => localid[3][5].ACLR
ctl_reset_n => localid[3][6].ACLR
ctl_reset_n => localid[3][7].ACLR
ctl_reset_n => autopch[0].ACLR
ctl_reset_n => autopch[1].ACLR
ctl_reset_n => autopch[2].ACLR
ctl_reset_n => autopch[3].ACLR
ctl_reset_n => size[0][0].ACLR
ctl_reset_n => size[0][1].ACLR
ctl_reset_n => size[0][2].ACLR
ctl_reset_n => size[1][0].ACLR
ctl_reset_n => size[1][1].ACLR
ctl_reset_n => size[1][2].ACLR
ctl_reset_n => size[2][0].ACLR
ctl_reset_n => size[2][1].ACLR
ctl_reset_n => size[2][2].ACLR
ctl_reset_n => size[3][0].ACLR
ctl_reset_n => size[3][1].ACLR
ctl_reset_n => size[3][2].ACLR
ctl_reset_n => read[0].ACLR
ctl_reset_n => read[1].ACLR
ctl_reset_n => read[2].ACLR
ctl_reset_n => read[3].ACLR
ctl_reset_n => write[0].ACLR
ctl_reset_n => write[1].ACLR
ctl_reset_n => write[2].ACLR
ctl_reset_n => write[3].ACLR
ctl_reset_n => col[0][0].ACLR
ctl_reset_n => col[0][1].ACLR
ctl_reset_n => col[0][2].ACLR
ctl_reset_n => col[0][3].ACLR
ctl_reset_n => col[0][4].ACLR
ctl_reset_n => col[0][5].ACLR
ctl_reset_n => col[0][6].ACLR
ctl_reset_n => col[0][7].ACLR
ctl_reset_n => col[0][8].ACLR
ctl_reset_n => col[0][9].ACLR
ctl_reset_n => col[1][0].ACLR
ctl_reset_n => col[1][1].ACLR
ctl_reset_n => col[1][2].ACLR
ctl_reset_n => col[1][3].ACLR
ctl_reset_n => col[1][4].ACLR
ctl_reset_n => col[1][5].ACLR
ctl_reset_n => col[1][6].ACLR
ctl_reset_n => col[1][7].ACLR
ctl_reset_n => col[1][8].ACLR
ctl_reset_n => col[1][9].ACLR
ctl_reset_n => col[2][0].ACLR
ctl_reset_n => col[2][1].ACLR
ctl_reset_n => col[2][2].ACLR
ctl_reset_n => col[2][3].ACLR
ctl_reset_n => col[2][4].ACLR
ctl_reset_n => col[2][5].ACLR
ctl_reset_n => col[2][6].ACLR
ctl_reset_n => col[2][7].ACLR
ctl_reset_n => col[2][8].ACLR
ctl_reset_n => col[2][9].ACLR
ctl_reset_n => col[3][0].ACLR
ctl_reset_n => col[3][1].ACLR
ctl_reset_n => col[3][2].ACLR
ctl_reset_n => col[3][3].ACLR
ctl_reset_n => col[3][4].ACLR
ctl_reset_n => col[3][5].ACLR
ctl_reset_n => col[3][6].ACLR
ctl_reset_n => col[3][7].ACLR
ctl_reset_n => col[3][8].ACLR
ctl_reset_n => col[3][9].ACLR
ctl_reset_n => row[0][0].ACLR
ctl_reset_n => row[0][1].ACLR
ctl_reset_n => row[0][2].ACLR
ctl_reset_n => row[0][3].ACLR
ctl_reset_n => row[0][4].ACLR
ctl_reset_n => row[0][5].ACLR
ctl_reset_n => row[0][6].ACLR
ctl_reset_n => row[0][7].ACLR
ctl_reset_n => row[0][8].ACLR
ctl_reset_n => row[0][9].ACLR
ctl_reset_n => row[0][10].ACLR
ctl_reset_n => row[0][11].ACLR
ctl_reset_n => row[0][12].ACLR
ctl_reset_n => row[0][13].ACLR
ctl_reset_n => row[0][14].ACLR
ctl_reset_n => row[1][0].ACLR
ctl_reset_n => row[1][1].ACLR
ctl_reset_n => row[1][2].ACLR
ctl_reset_n => row[1][3].ACLR
ctl_reset_n => row[1][4].ACLR
ctl_reset_n => row[1][5].ACLR
ctl_reset_n => row[1][6].ACLR
ctl_reset_n => row[1][7].ACLR
ctl_reset_n => row[1][8].ACLR
ctl_reset_n => row[1][9].ACLR
ctl_reset_n => row[1][10].ACLR
ctl_reset_n => row[1][11].ACLR
ctl_reset_n => row[1][12].ACLR
ctl_reset_n => row[1][13].ACLR
ctl_reset_n => row[1][14].ACLR
ctl_reset_n => row[2][0].ACLR
ctl_reset_n => row[2][1].ACLR
ctl_reset_n => row[2][2].ACLR
ctl_reset_n => row[2][3].ACLR
ctl_reset_n => row[2][4].ACLR
ctl_reset_n => row[2][5].ACLR
ctl_reset_n => row[2][6].ACLR
ctl_reset_n => row[2][7].ACLR
ctl_reset_n => row[2][8].ACLR
ctl_reset_n => row[2][9].ACLR
ctl_reset_n => row[2][10].ACLR
ctl_reset_n => row[2][11].ACLR
ctl_reset_n => row[2][12].ACLR
ctl_reset_n => row[2][13].ACLR
ctl_reset_n => row[2][14].ACLR
ctl_reset_n => row[3][0].ACLR
ctl_reset_n => row[3][1].ACLR
ctl_reset_n => row[3][2].ACLR
ctl_reset_n => row[3][3].ACLR
ctl_reset_n => row[3][4].ACLR
ctl_reset_n => row[3][5].ACLR
ctl_reset_n => row[3][6].ACLR
ctl_reset_n => row[3][7].ACLR
ctl_reset_n => row[3][8].ACLR
ctl_reset_n => row[3][9].ACLR
ctl_reset_n => row[3][10].ACLR
ctl_reset_n => row[3][11].ACLR
ctl_reset_n => row[3][12].ACLR
ctl_reset_n => row[3][13].ACLR
ctl_reset_n => row[3][14].ACLR
ctl_reset_n => bank[0][0].ACLR
ctl_reset_n => bank[0][1].ACLR
ctl_reset_n => bank[0][2].ACLR
ctl_reset_n => bank[1][0].ACLR
ctl_reset_n => bank[1][1].ACLR
ctl_reset_n => bank[1][2].ACLR
ctl_reset_n => bank[2][0].ACLR
ctl_reset_n => bank[2][1].ACLR
ctl_reset_n => bank[2][2].ACLR
ctl_reset_n => bank[3][0].ACLR
ctl_reset_n => bank[3][1].ACLR
ctl_reset_n => bank[3][2].ACLR
ctl_reset_n => chipsel[0][0].ACLR
ctl_reset_n => chipsel[1][0].ACLR
ctl_reset_n => chipsel[2][0].ACLR
ctl_reset_n => chipsel[3][0].ACLR
ctl_reset_n => activated[0].ACLR
ctl_reset_n => activated[1].ACLR
ctl_reset_n => activated[2].ACLR
ctl_reset_n => activated[3].ACLR
ctl_reset_n => burst_chop[0].ACLR
ctl_reset_n => burst_chop[1].ACLR
ctl_reset_n => burst_chop[2].ACLR
ctl_reset_n => burst_chop[3].ACLR
ctl_reset_n => age[0][0].ACLR
ctl_reset_n => age[0][1].ACLR
ctl_reset_n => age[0][2].ACLR
ctl_reset_n => age[0][3].ACLR
ctl_reset_n => age[1][0].ACLR
ctl_reset_n => age[1][1].ACLR
ctl_reset_n => age[1][2].ACLR
ctl_reset_n => age[1][3].ACLR
ctl_reset_n => age[2][0].ACLR
ctl_reset_n => age[2][1].ACLR
ctl_reset_n => age[2][2].ACLR
ctl_reset_n => age[2][3].ACLR
ctl_reset_n => age[3][0].ACLR
ctl_reset_n => age[3][1].ACLR
ctl_reset_n => age[3][2].ACLR
ctl_reset_n => age[3][3].ACLR
ctl_reset_n => priority_a[0].ACLR
ctl_reset_n => priority_a[1].ACLR
ctl_reset_n => priority_a[2].ACLR
ctl_reset_n => priority_a[3].ACLR
ctl_reset_n => valid_combi[0].ACLR
ctl_reset_n => valid_combi[1].ACLR
ctl_reset_n => valid_combi[2].ACLR
ctl_reset_n => valid_combi[3].ACLR
ctl_reset_n => push_tbp[0].ACLR
ctl_reset_n => push_tbp[1].ACLR
ctl_reset_n => push_tbp[2].ACLR
ctl_reset_n => push_tbp[3].ACLR
ctl_reset_n => can_act[0].ACLR
ctl_reset_n => can_act[1].ACLR
ctl_reset_n => can_act[2].ACLR
ctl_reset_n => can_act[3].ACLR
ctl_reset_n => can_pch[0].ACLR
ctl_reset_n => can_pch[1].ACLR
ctl_reset_n => can_pch[2].ACLR
ctl_reset_n => can_pch[3].ACLR
ctl_reset_n => can_rd[0].ACLR
ctl_reset_n => can_rd[1].ACLR
ctl_reset_n => can_rd[2].ACLR
ctl_reset_n => can_rd[3].ACLR
ctl_reset_n => can_wr[0].ACLR
ctl_reset_n => can_wr[1].ACLR
ctl_reset_n => can_wr[2].ACLR
ctl_reset_n => can_wr[3].ACLR
ctl_reset_n => valid[0].ACLR
ctl_reset_n => valid[1].ACLR
ctl_reset_n => valid[2].ACLR
ctl_reset_n => valid[3].ACLR
ctl_reset_n => rpv[0][0].ACLR
ctl_reset_n => rpv[0][1].ACLR
ctl_reset_n => rpv[0][2].ACLR
ctl_reset_n => rpv[0][3].ACLR
ctl_reset_n => rpv[1][0].ACLR
ctl_reset_n => rpv[1][1].ACLR
ctl_reset_n => rpv[1][2].ACLR
ctl_reset_n => rpv[1][3].ACLR
ctl_reset_n => rpv[2][0].ACLR
ctl_reset_n => rpv[2][1].ACLR
ctl_reset_n => rpv[2][2].ACLR
ctl_reset_n => rpv[2][3].ACLR
ctl_reset_n => rpv[3][0].ACLR
ctl_reset_n => rpv[3][1].ACLR
ctl_reset_n => rpv[3][2].ACLR
ctl_reset_n => rpv[3][3].ACLR
ctl_reset_n => nor_rpv[0].ACLR
ctl_reset_n => nor_rpv[1].ACLR
ctl_reset_n => nor_rpv[2].ACLR
ctl_reset_n => nor_rpv[3].ACLR
ctl_reset_n => cpv[0][0].ACLR
ctl_reset_n => cpv[0][1].ACLR
ctl_reset_n => cpv[0][2].ACLR
ctl_reset_n => cpv[0][3].ACLR
ctl_reset_n => cpv[1][0].ACLR
ctl_reset_n => cpv[1][1].ACLR
ctl_reset_n => cpv[1][2].ACLR
ctl_reset_n => cpv[1][3].ACLR
ctl_reset_n => cpv[2][0].ACLR
ctl_reset_n => cpv[2][1].ACLR
ctl_reset_n => cpv[2][2].ACLR
ctl_reset_n => cpv[2][3].ACLR
ctl_reset_n => cpv[3][0].ACLR
ctl_reset_n => cpv[3][1].ACLR
ctl_reset_n => cpv[3][2].ACLR
ctl_reset_n => cpv[3][3].ACLR
ctl_reset_n => nor_cpv[0].ACLR
ctl_reset_n => nor_cpv[1].ACLR
ctl_reset_n => nor_cpv[2].ACLR
ctl_reset_n => nor_cpv[3].ACLR
ctl_reset_n => open_row_passed[0].ACLR
ctl_reset_n => open_row_passed[1].ACLR
ctl_reset_n => open_row_passed[2].ACLR
ctl_reset_n => open_row_passed[3].ACLR
ctl_reset_n => open_row_pass_flush_r[0].ACLR
ctl_reset_n => open_row_pass_flush_r[1].ACLR
ctl_reset_n => open_row_pass_flush_r[2].ACLR
ctl_reset_n => open_row_pass_flush_r[3].ACLR
ctl_reset_n => open_row_pass_r[0].ACLR
ctl_reset_n => open_row_pass_r[1].ACLR
ctl_reset_n => open_row_pass_r[2].ACLR
ctl_reset_n => open_row_pass_r[3].ACLR
ctl_reset_n => precharged[0].ACLR
ctl_reset_n => precharged[1].ACLR
ctl_reset_n => precharged[2].ACLR
ctl_reset_n => precharged[3].ACLR
ctl_reset_n => apvc[0].ACLR
ctl_reset_n => apvc[1].ACLR
ctl_reset_n => apvc[2].ACLR
ctl_reset_n => apvc[3].ACLR
ctl_reset_n => apvo[0].ACLR
ctl_reset_n => apvo[1].ACLR
ctl_reset_n => apvo[2].ACLR
ctl_reset_n => apvo[3].ACLR
ctl_reset_n => done[0].ACLR
ctl_reset_n => done[1].ACLR
ctl_reset_n => done[2].ACLR
ctl_reset_n => done[3].ACLR
ctl_reset_n => partial_vector[0][1].ACLR
ctl_reset_n => partial_vector[0][2].ACLR
ctl_reset_n => partial_vector[0][3].ACLR
ctl_reset_n => partial_vector[1][0].ACLR
ctl_reset_n => partial_vector[1][2].ACLR
ctl_reset_n => partial_vector[1][3].ACLR
ctl_reset_n => partial_vector[2][0].ACLR
ctl_reset_n => partial_vector[2][1].ACLR
ctl_reset_n => partial_vector[2][3].ACLR
ctl_reset_n => partial_vector[3][0].ACLR
ctl_reset_n => partial_vector[3][1].ACLR
ctl_reset_n => partial_vector[3][2].ACLR
ctl_reset_n => load_rmw_data[0].ACLR
ctl_reset_n => load_rmw_data[1].ACLR
ctl_reset_n => load_rmw_data[2].ACLR
ctl_reset_n => load_rmw_data[3].ACLR
ctl_reset_n => complete_wr[0].ACLR
ctl_reset_n => complete_wr[1].ACLR
ctl_reset_n => complete_wr[2].ACLR
ctl_reset_n => complete_wr[3].ACLR
ctl_reset_n => complete_rd[0].ACLR
ctl_reset_n => complete_rd[1].ACLR
ctl_reset_n => complete_rd[2].ACLR
ctl_reset_n => complete_rd[3].ACLR
ctl_reset_n => complete[0].ACLR
ctl_reset_n => complete[1].ACLR
ctl_reset_n => complete[2].ACLR
ctl_reset_n => complete[3].ACLR
ctl_reset_n => nor_sbv[0].ACLR
ctl_reset_n => nor_sbv[1].ACLR
ctl_reset_n => nor_sbv[2].ACLR
ctl_reset_n => nor_sbv[3].ACLR
ctl_reset_n => nor_sbvt[0].ACLR
ctl_reset_n => nor_sbvt[1].ACLR
ctl_reset_n => nor_sbvt[2].ACLR
ctl_reset_n => nor_sbvt[3].ACLR
ctl_reset_n => ssb[0].ACLR
ctl_reset_n => ssb[1].ACLR
ctl_reset_n => ssb[2].ACLR
ctl_reset_n => ssb[3].ACLR
ctl_reset_n => wst_p[0].ACLR
ctl_reset_n => wst_p[1].ACLR
ctl_reset_n => wst_p[2].ACLR
ctl_reset_n => wst_p[3].ACLR
ctl_reset_n => wrt[0][0].ACLR
ctl_reset_n => wrt[0][1].ACLR
ctl_reset_n => wrt[0][2].ACLR
ctl_reset_n => wrt[0][3].ACLR
ctl_reset_n => wrt[1][0].ACLR
ctl_reset_n => wrt[1][1].ACLR
ctl_reset_n => wrt[1][2].ACLR
ctl_reset_n => wrt[1][3].ACLR
ctl_reset_n => wrt[2][0].ACLR
ctl_reset_n => wrt[2][1].ACLR
ctl_reset_n => wrt[2][2].ACLR
ctl_reset_n => wrt[2][3].ACLR
ctl_reset_n => wrt[3][0].ACLR
ctl_reset_n => wrt[3][1].ACLR
ctl_reset_n => wrt[3][2].ACLR
ctl_reset_n => wrt[3][3].ACLR
ctl_reset_n => require_flush[0].ACLR
ctl_reset_n => require_flush[1].ACLR
ctl_reset_n => require_flush[2].ACLR
ctl_reset_n => require_flush[3].ACLR
ctl_reset_n => require_pch[0].ACLR
ctl_reset_n => require_pch[1].ACLR
ctl_reset_n => require_pch[2].ACLR
ctl_reset_n => require_pch[3].ACLR
ctl_reset_n => compare_offset_t_param_act_to_rdwr_less_than_1.ACLR
ctl_reset_n => compare_t_param_wr_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_ap_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_pch_to_valid_less_than_offset.ACLR
ctl_reset_n => compare_t_param_wr_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_rd_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_pch_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_act_less_than_offset.ACLR
ctl_reset_n => compare_t_param_act_to_rdwr_less_than_offset.ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_wr_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[0].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[1].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[2].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[3].ACLR
ctl_reset_n => offset_t_param_rd_ap_to_valid[4].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[0].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[1].ACLR
ctl_reset_n => offset_t_param_pch_to_valid[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[0].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[1].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[2].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[3].ACLR
ctl_reset_n => offset_t_param_wr_to_pch[4].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[0].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[1].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[2].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[3].ACLR
ctl_reset_n => offset_t_param_rd_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_pch[0].ACLR
ctl_reset_n => offset_t_param_act_to_pch[1].ACLR
ctl_reset_n => offset_t_param_act_to_pch[2].ACLR
ctl_reset_n => offset_t_param_act_to_pch[3].ACLR
ctl_reset_n => offset_t_param_act_to_pch[4].ACLR
ctl_reset_n => offset_t_param_act_to_act[0].ACLR
ctl_reset_n => offset_t_param_act_to_act[1].ACLR
ctl_reset_n => offset_t_param_act_to_act[2].ACLR
ctl_reset_n => offset_t_param_act_to_act[3].ACLR
ctl_reset_n => offset_t_param_act_to_act[4].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[0].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[1].ACLR
ctl_reset_n => offset_t_param_act_to_rdwr[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_wr_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[0].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[1].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[2].ACLR
ctl_reset_n => compare_t_param_rd_to_pch_greater_than_row_timer[3].ACLR
ctl_reset_n => col_timer_pre_ready[0].ACLR
ctl_reset_n => col_timer_pre_ready[1].ACLR
ctl_reset_n => col_timer_pre_ready[2].ACLR
ctl_reset_n => col_timer_pre_ready[3].ACLR
ctl_reset_n => col_timer[0][0].ACLR
ctl_reset_n => col_timer[0][1].ACLR
ctl_reset_n => col_timer[0][2].ACLR
ctl_reset_n => col_timer[1][0].ACLR
ctl_reset_n => col_timer[1][1].ACLR
ctl_reset_n => col_timer[1][2].ACLR
ctl_reset_n => col_timer[2][0].ACLR
ctl_reset_n => col_timer[2][1].ACLR
ctl_reset_n => col_timer[2][2].ACLR
ctl_reset_n => col_timer[3][0].ACLR
ctl_reset_n => col_timer[3][1].ACLR
ctl_reset_n => col_timer[3][2].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[0][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[1][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[2][1].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][0].ACLR
ctl_reset_n => log2_open_row_pass_flush_r[3][1].ACLR
ctl_reset_n => combined_timer[0][0].ACLR
ctl_reset_n => combined_timer[0][1].ACLR
ctl_reset_n => combined_timer[0][2].ACLR
ctl_reset_n => combined_timer[0][3].ACLR
ctl_reset_n => combined_timer[0][4].ACLR
ctl_reset_n => combined_timer[1][0].ACLR
ctl_reset_n => combined_timer[1][1].ACLR
ctl_reset_n => combined_timer[1][2].ACLR
ctl_reset_n => combined_timer[1][3].ACLR
ctl_reset_n => combined_timer[1][4].ACLR
ctl_reset_n => combined_timer[2][0].ACLR
ctl_reset_n => combined_timer[2][1].ACLR
ctl_reset_n => combined_timer[2][2].ACLR
ctl_reset_n => combined_timer[2][3].ACLR
ctl_reset_n => combined_timer[2][4].ACLR
ctl_reset_n => combined_timer[3][0].ACLR
ctl_reset_n => combined_timer[3][1].ACLR
ctl_reset_n => combined_timer[3][2].ACLR
ctl_reset_n => combined_timer[3][3].ACLR
ctl_reset_n => combined_timer[3][4].ACLR
ctl_reset_n => trc_timer_pre_ready[0].ACLR
ctl_reset_n => trc_timer_pre_ready[1].ACLR
ctl_reset_n => trc_timer_pre_ready[2].ACLR
ctl_reset_n => trc_timer_pre_ready[3].ACLR
ctl_reset_n => trc_timer[0][0].ACLR
ctl_reset_n => trc_timer[0][1].ACLR
ctl_reset_n => trc_timer[0][2].ACLR
ctl_reset_n => trc_timer[0][3].ACLR
ctl_reset_n => trc_timer[0][4].ACLR
ctl_reset_n => trc_timer[1][0].ACLR
ctl_reset_n => trc_timer[1][1].ACLR
ctl_reset_n => trc_timer[1][2].ACLR
ctl_reset_n => trc_timer[1][3].ACLR
ctl_reset_n => trc_timer[1][4].ACLR
ctl_reset_n => trc_timer[2][0].ACLR
ctl_reset_n => trc_timer[2][1].ACLR
ctl_reset_n => trc_timer[2][2].ACLR
ctl_reset_n => trc_timer[2][3].ACLR
ctl_reset_n => trc_timer[2][4].ACLR
ctl_reset_n => trc_timer[3][0].ACLR
ctl_reset_n => trc_timer[3][1].ACLR
ctl_reset_n => trc_timer[3][2].ACLR
ctl_reset_n => trc_timer[3][3].ACLR
ctl_reset_n => trc_timer[3][4].ACLR
ctl_reset_n => row_timer_pre_ready[0].ACLR
ctl_reset_n => row_timer_pre_ready[1].ACLR
ctl_reset_n => row_timer_pre_ready[2].ACLR
ctl_reset_n => row_timer_pre_ready[3].ACLR
ctl_reset_n => row_timer[0][0].ACLR
ctl_reset_n => row_timer[0][1].ACLR
ctl_reset_n => row_timer[0][2].ACLR
ctl_reset_n => row_timer[0][3].ACLR
ctl_reset_n => row_timer[0][4].ACLR
ctl_reset_n => row_timer[1][0].ACLR
ctl_reset_n => row_timer[1][1].ACLR
ctl_reset_n => row_timer[1][2].ACLR
ctl_reset_n => row_timer[1][3].ACLR
ctl_reset_n => row_timer[1][4].ACLR
ctl_reset_n => row_timer[2][0].ACLR
ctl_reset_n => row_timer[2][1].ACLR
ctl_reset_n => row_timer[2][2].ACLR
ctl_reset_n => row_timer[2][3].ACLR
ctl_reset_n => row_timer[2][4].ACLR
ctl_reset_n => row_timer[3][0].ACLR
ctl_reset_n => row_timer[3][1].ACLR
ctl_reset_n => row_timer[3][2].ACLR
ctl_reset_n => row_timer[3][3].ACLR
ctl_reset_n => row_timer[3][4].ACLR
ctl_reset_n => pch_ready[0].ACLR
ctl_reset_n => pch_ready[1].ACLR
ctl_reset_n => pch_ready[2].ACLR
ctl_reset_n => pch_ready[3].ACLR
ctl_reset_n => int_bank_closed[0][0].ACLR
ctl_reset_n => int_bank_closed[0][1].ACLR
ctl_reset_n => int_bank_closed[0][2].ACLR
ctl_reset_n => int_bank_closed[0][3].ACLR
ctl_reset_n => int_timer_ready[0][0].ACLR
ctl_reset_n => int_timer_ready[0][1].ACLR
ctl_reset_n => int_timer_ready[0][2].ACLR
ctl_reset_n => int_timer_ready[0][3].ACLR
ctl_reset_n => int_shadow_timer_ready[0][0].ACLR
ctl_reset_n => int_shadow_timer_ready[0][1].ACLR
ctl_reset_n => int_shadow_timer_ready[0][2].ACLR
ctl_reset_n => int_shadow_timer_ready[0][3].ACLR
tbp_full <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
tbp_empty <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
cmd_gen_load => load_tbp.IN1
cmd_gen_load => always62.IN0
cmd_gen_waiting_to_load => always62.IN1
cmd_gen_chipsel[0] => chipsel[3][0].DATAIN
cmd_gen_chipsel[0] => chipsel[2][0].DATAIN
cmd_gen_chipsel[0] => chipsel[1][0].DATAIN
cmd_gen_chipsel[0] => chipsel[0][0].DATAIN
cmd_gen_bank[0] => bank[3][0].DATAIN
cmd_gen_bank[0] => bank[2][0].DATAIN
cmd_gen_bank[0] => bank[1][0].DATAIN
cmd_gen_bank[0] => bank[0][0].DATAIN
cmd_gen_bank[1] => bank[3][1].DATAIN
cmd_gen_bank[1] => bank[2][1].DATAIN
cmd_gen_bank[1] => bank[1][1].DATAIN
cmd_gen_bank[1] => bank[0][1].DATAIN
cmd_gen_bank[2] => bank[3][2].DATAIN
cmd_gen_bank[2] => bank[2][2].DATAIN
cmd_gen_bank[2] => bank[1][2].DATAIN
cmd_gen_bank[2] => bank[0][2].DATAIN
cmd_gen_row[0] => row[3][0].DATAIN
cmd_gen_row[0] => row[2][0].DATAIN
cmd_gen_row[0] => row[1][0].DATAIN
cmd_gen_row[0] => row[0][0].DATAIN
cmd_gen_row[1] => row[3][1].DATAIN
cmd_gen_row[1] => row[2][1].DATAIN
cmd_gen_row[1] => row[1][1].DATAIN
cmd_gen_row[1] => row[0][1].DATAIN
cmd_gen_row[2] => row[3][2].DATAIN
cmd_gen_row[2] => row[2][2].DATAIN
cmd_gen_row[2] => row[1][2].DATAIN
cmd_gen_row[2] => row[0][2].DATAIN
cmd_gen_row[3] => row[3][3].DATAIN
cmd_gen_row[3] => row[2][3].DATAIN
cmd_gen_row[3] => row[1][3].DATAIN
cmd_gen_row[3] => row[0][3].DATAIN
cmd_gen_row[4] => row[3][4].DATAIN
cmd_gen_row[4] => row[2][4].DATAIN
cmd_gen_row[4] => row[1][4].DATAIN
cmd_gen_row[4] => row[0][4].DATAIN
cmd_gen_row[5] => row[3][5].DATAIN
cmd_gen_row[5] => row[2][5].DATAIN
cmd_gen_row[5] => row[1][5].DATAIN
cmd_gen_row[5] => row[0][5].DATAIN
cmd_gen_row[6] => row[3][6].DATAIN
cmd_gen_row[6] => row[2][6].DATAIN
cmd_gen_row[6] => row[1][6].DATAIN
cmd_gen_row[6] => row[0][6].DATAIN
cmd_gen_row[7] => row[3][7].DATAIN
cmd_gen_row[7] => row[2][7].DATAIN
cmd_gen_row[7] => row[1][7].DATAIN
cmd_gen_row[7] => row[0][7].DATAIN
cmd_gen_row[8] => row[3][8].DATAIN
cmd_gen_row[8] => row[2][8].DATAIN
cmd_gen_row[8] => row[1][8].DATAIN
cmd_gen_row[8] => row[0][8].DATAIN
cmd_gen_row[9] => row[3][9].DATAIN
cmd_gen_row[9] => row[2][9].DATAIN
cmd_gen_row[9] => row[1][9].DATAIN
cmd_gen_row[9] => row[0][9].DATAIN
cmd_gen_row[10] => row[3][10].DATAIN
cmd_gen_row[10] => row[2][10].DATAIN
cmd_gen_row[10] => row[1][10].DATAIN
cmd_gen_row[10] => row[0][10].DATAIN
cmd_gen_row[11] => row[3][11].DATAIN
cmd_gen_row[11] => row[2][11].DATAIN
cmd_gen_row[11] => row[1][11].DATAIN
cmd_gen_row[11] => row[0][11].DATAIN
cmd_gen_row[12] => row[3][12].DATAIN
cmd_gen_row[12] => row[2][12].DATAIN
cmd_gen_row[12] => row[1][12].DATAIN
cmd_gen_row[12] => row[0][12].DATAIN
cmd_gen_row[13] => row[3][13].DATAIN
cmd_gen_row[13] => row[2][13].DATAIN
cmd_gen_row[13] => row[1][13].DATAIN
cmd_gen_row[13] => row[0][13].DATAIN
cmd_gen_row[14] => row[3][14].DATAIN
cmd_gen_row[14] => row[2][14].DATAIN
cmd_gen_row[14] => row[1][14].DATAIN
cmd_gen_row[14] => row[0][14].DATAIN
cmd_gen_col[0] => col[3][0].DATAIN
cmd_gen_col[0] => col[2][0].DATAIN
cmd_gen_col[0] => col[1][0].DATAIN
cmd_gen_col[0] => col[0][0].DATAIN
cmd_gen_col[1] => col[3][1].DATAIN
cmd_gen_col[1] => col[2][1].DATAIN
cmd_gen_col[1] => col[1][1].DATAIN
cmd_gen_col[1] => col[0][1].DATAIN
cmd_gen_col[2] => col[3][2].DATAIN
cmd_gen_col[2] => col[2][2].DATAIN
cmd_gen_col[2] => col[1][2].DATAIN
cmd_gen_col[2] => col[0][2].DATAIN
cmd_gen_col[3] => col[3][3].DATAIN
cmd_gen_col[3] => col[2][3].DATAIN
cmd_gen_col[3] => col[1][3].DATAIN
cmd_gen_col[3] => col[0][3].DATAIN
cmd_gen_col[4] => col[3][4].DATAIN
cmd_gen_col[4] => col[2][4].DATAIN
cmd_gen_col[4] => col[1][4].DATAIN
cmd_gen_col[4] => col[0][4].DATAIN
cmd_gen_col[5] => col[3][5].DATAIN
cmd_gen_col[5] => col[2][5].DATAIN
cmd_gen_col[5] => col[1][5].DATAIN
cmd_gen_col[5] => col[0][5].DATAIN
cmd_gen_col[6] => col[3][6].DATAIN
cmd_gen_col[6] => col[2][6].DATAIN
cmd_gen_col[6] => col[1][6].DATAIN
cmd_gen_col[6] => col[0][6].DATAIN
cmd_gen_col[7] => col[3][7].DATAIN
cmd_gen_col[7] => col[2][7].DATAIN
cmd_gen_col[7] => col[1][7].DATAIN
cmd_gen_col[7] => col[0][7].DATAIN
cmd_gen_col[8] => col[3][8].DATAIN
cmd_gen_col[8] => col[2][8].DATAIN
cmd_gen_col[8] => col[1][8].DATAIN
cmd_gen_col[8] => col[0][8].DATAIN
cmd_gen_col[9] => col[3][9].DATAIN
cmd_gen_col[9] => col[2][9].DATAIN
cmd_gen_col[9] => col[1][9].DATAIN
cmd_gen_col[9] => col[0][9].DATAIN
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => always43.IN1
cmd_gen_write => write[3].DATAIN
cmd_gen_write => write[2].DATAIN
cmd_gen_write => write[1].DATAIN
cmd_gen_write => write[0].DATAIN
cmd_gen_read => complete_combi_rd.OUTPUTSELECT
cmd_gen_read => complete_combi_wr.OUTPUTSELECT
cmd_gen_read => read[3].DATAIN
cmd_gen_read => read[2].DATAIN
cmd_gen_read => read[1].DATAIN
cmd_gen_read => read[0].DATAIN
cmd_gen_size[0] => Equal13.IN0
cmd_gen_size[0] => size[3][0].DATAIN
cmd_gen_size[0] => size[2][0].DATAIN
cmd_gen_size[0] => size[1][0].DATAIN
cmd_gen_size[0] => size[0][0].DATAIN
cmd_gen_size[1] => Equal13.IN2
cmd_gen_size[1] => size[3][1].DATAIN
cmd_gen_size[1] => size[2][1].DATAIN
cmd_gen_size[1] => size[1][1].DATAIN
cmd_gen_size[1] => size[0][1].DATAIN
cmd_gen_size[2] => Equal13.IN1
cmd_gen_size[2] => size[3][2].DATAIN
cmd_gen_size[2] => size[2][2].DATAIN
cmd_gen_size[2] => size[1][2].DATAIN
cmd_gen_size[2] => size[0][2].DATAIN
cmd_gen_localid[0] => localid[3][0].DATAIN
cmd_gen_localid[0] => localid[2][0].DATAIN
cmd_gen_localid[0] => localid[1][0].DATAIN
cmd_gen_localid[0] => localid[0][0].DATAIN
cmd_gen_localid[1] => localid[3][1].DATAIN
cmd_gen_localid[1] => localid[2][1].DATAIN
cmd_gen_localid[1] => localid[1][1].DATAIN
cmd_gen_localid[1] => localid[0][1].DATAIN
cmd_gen_localid[2] => localid[3][2].DATAIN
cmd_gen_localid[2] => localid[2][2].DATAIN
cmd_gen_localid[2] => localid[1][2].DATAIN
cmd_gen_localid[2] => localid[0][2].DATAIN
cmd_gen_localid[3] => localid[3][3].DATAIN
cmd_gen_localid[3] => localid[2][3].DATAIN
cmd_gen_localid[3] => localid[1][3].DATAIN
cmd_gen_localid[3] => localid[0][3].DATAIN
cmd_gen_localid[4] => localid[3][4].DATAIN
cmd_gen_localid[4] => localid[2][4].DATAIN
cmd_gen_localid[4] => localid[1][4].DATAIN
cmd_gen_localid[4] => localid[0][4].DATAIN
cmd_gen_localid[5] => localid[3][5].DATAIN
cmd_gen_localid[5] => localid[2][5].DATAIN
cmd_gen_localid[5] => localid[1][5].DATAIN
cmd_gen_localid[5] => localid[0][5].DATAIN
cmd_gen_localid[6] => localid[3][6].DATAIN
cmd_gen_localid[6] => localid[2][6].DATAIN
cmd_gen_localid[6] => localid[1][6].DATAIN
cmd_gen_localid[6] => localid[0][6].DATAIN
cmd_gen_localid[7] => localid[3][7].DATAIN
cmd_gen_localid[7] => localid[2][7].DATAIN
cmd_gen_localid[7] => localid[1][7].DATAIN
cmd_gen_localid[7] => localid[0][7].DATAIN
cmd_gen_dataid[0] => dataid[3][0].DATAIN
cmd_gen_dataid[0] => dataid[2][0].DATAIN
cmd_gen_dataid[0] => dataid[1][0].DATAIN
cmd_gen_dataid[0] => dataid[0][0].DATAIN
cmd_gen_dataid[1] => dataid[3][1].DATAIN
cmd_gen_dataid[1] => dataid[2][1].DATAIN
cmd_gen_dataid[1] => dataid[1][1].DATAIN
cmd_gen_dataid[1] => dataid[0][1].DATAIN
cmd_gen_dataid[2] => dataid[3][2].DATAIN
cmd_gen_dataid[2] => dataid[2][2].DATAIN
cmd_gen_dataid[2] => dataid[1][2].DATAIN
cmd_gen_dataid[2] => dataid[0][2].DATAIN
cmd_gen_dataid[3] => dataid[3][3].DATAIN
cmd_gen_dataid[3] => dataid[2][3].DATAIN
cmd_gen_dataid[3] => dataid[1][3].DATAIN
cmd_gen_dataid[3] => dataid[0][3].DATAIN
cmd_gen_priority => ~NO_FANOUT~
cmd_gen_rmw_correct => rmw.IN0
cmd_gen_rmw_correct => rmw_correct[3].DATAIN
cmd_gen_rmw_correct => rmw_correct[2].DATAIN
cmd_gen_rmw_correct => rmw_correct[1].DATAIN
cmd_gen_rmw_correct => rmw_correct[0].DATAIN
cmd_gen_rmw_partial => rmw.IN1
cmd_gen_rmw_partial => rmw_partial[3].DATAIN
cmd_gen_rmw_partial => rmw_partial[2].DATAIN
cmd_gen_rmw_partial => rmw_partial[1].DATAIN
cmd_gen_rmw_partial => rmw_partial[0].DATAIN
cmd_gen_autopch => autopch[3].DATAIN
cmd_gen_autopch => autopch[2].DATAIN
cmd_gen_autopch => autopch[1].DATAIN
cmd_gen_autopch => autopch[0].DATAIN
cmd_gen_complete => complete_combi_rd.DATAB
cmd_gen_complete => complete_combi_wr.DATAA
cmd_gen_same_chipsel_addr[0] => same_chip_bank[0].IN0
cmd_gen_same_chipsel_addr[1] => same_chip_bank[1].IN0
cmd_gen_same_chipsel_addr[2] => same_chip_bank[2].IN0
cmd_gen_same_chipsel_addr[3] => same_chip_bank[3].IN0
cmd_gen_same_bank_addr[0] => same_chip_bank[0].IN1
cmd_gen_same_bank_addr[1] => same_chip_bank[1].IN1
cmd_gen_same_bank_addr[2] => same_chip_bank[2].IN1
cmd_gen_same_bank_addr[3] => same_chip_bank[3].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_row[0].IN1
cmd_gen_same_row_addr[0] => same_chip_bank_diff_row[0].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_row[1].IN1
cmd_gen_same_row_addr[1] => same_chip_bank_diff_row[1].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_row[2].IN1
cmd_gen_same_row_addr[2] => same_chip_bank_diff_row[2].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_row[3].IN1
cmd_gen_same_row_addr[3] => same_chip_bank_diff_row[3].IN1
cmd_gen_same_col_addr[0] => ~NO_FANOUT~
cmd_gen_same_col_addr[1] => ~NO_FANOUT~
cmd_gen_same_col_addr[2] => ~NO_FANOUT~
cmd_gen_same_col_addr[3] => ~NO_FANOUT~
cmd_gen_same_read_cmd[0] => ~NO_FANOUT~
cmd_gen_same_read_cmd[1] => ~NO_FANOUT~
cmd_gen_same_read_cmd[2] => ~NO_FANOUT~
cmd_gen_same_read_cmd[3] => ~NO_FANOUT~
cmd_gen_same_write_cmd[0] => ~NO_FANOUT~
cmd_gen_same_write_cmd[1] => ~NO_FANOUT~
cmd_gen_same_write_cmd[2] => ~NO_FANOUT~
cmd_gen_same_write_cmd[3] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_chipsel_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_bank_addr[3] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[0] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[1] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[2] => ~NO_FANOUT~
cmd_gen_same_shadow_row_addr[3] => ~NO_FANOUT~
row_req[0] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[1] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[2] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
row_req[3] <= row_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[0] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[1] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[2] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
act_req[3] <= act_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[0] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[1] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[2] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
pch_req[3] <= pch_req.DB_MAX_OUTPUT_PORT_TYPE
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer.OUTPUTSELECT
row_grant[0] => col_timer_pre_ready.OUTPUTSELECT
row_grant[0] => always114.IN0
row_grant[0] => done_tbp_row_pass_flush.IN1
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer.OUTPUTSELECT
row_grant[1] => col_timer_pre_ready.OUTPUTSELECT
row_grant[1] => always114.IN0
row_grant[1] => done_tbp_row_pass_flush.IN1
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer.OUTPUTSELECT
row_grant[2] => col_timer_pre_ready.OUTPUTSELECT
row_grant[2] => always114.IN0
row_grant[2] => done_tbp_row_pass_flush.IN1
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer.OUTPUTSELECT
row_grant[3] => col_timer_pre_ready.OUTPUTSELECT
row_grant[3] => always114.IN0
row_grant[3] => done_tbp_row_pass_flush.IN1
act_grant[0] => always11.IN1
act_grant[0] => always32.IN1
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer.OUTPUTSELECT
act_grant[0] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer.OUTPUTSELECT
act_grant[0] => row_timer_pre_ready.OUTPUTSELECT
act_grant[1] => always11.IN1
act_grant[1] => always32.IN1
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer.OUTPUTSELECT
act_grant[1] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer.OUTPUTSELECT
act_grant[1] => row_timer_pre_ready.OUTPUTSELECT
act_grant[2] => always11.IN1
act_grant[2] => always32.IN1
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer.OUTPUTSELECT
act_grant[2] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer.OUTPUTSELECT
act_grant[2] => row_timer_pre_ready.OUTPUTSELECT
act_grant[3] => always11.IN1
act_grant[3] => always32.IN1
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer.OUTPUTSELECT
act_grant[3] => trc_timer_pre_ready.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer.OUTPUTSELECT
act_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always33.IN1
pch_grant[0] => precharged_combi.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer.OUTPUTSELECT
pch_grant[0] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[0] => always112.IN1
pch_grant[1] => always33.IN1
pch_grant[1] => precharged_combi.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer.OUTPUTSELECT
pch_grant[1] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[1] => always112.IN1
pch_grant[2] => always33.IN1
pch_grant[2] => precharged_combi.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer.OUTPUTSELECT
pch_grant[2] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[2] => always112.IN1
pch_grant[3] => always33.IN1
pch_grant[3] => precharged_combi.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer.OUTPUTSELECT
pch_grant[3] => row_timer_pre_ready.OUTPUTSELECT
pch_grant[3] => always112.IN1
col_req[0] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[1] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[2] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
col_req[3] <= col_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[0] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[1] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[2] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
rd_req[3] <= rd_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[0] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[1] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[2] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_req[3] <= wr_req.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] => can_act.OUTPUTSELECT
col_grant[0] => always11.IN1
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => cpv_combi.OUTPUTSELECT
col_grant[0] => not_done_tbp_row_pass_flush[0].IN1
col_grant[0] => always35.IN1
col_grant[0] => done_combi.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer.OUTPUTSELECT
col_grant[0] => row_timer_pre_ready.OUTPUTSELECT
col_grant[0] => always112.IN1
col_grant[0] => always114.IN1
col_grant[0] => always23.IN1
col_grant[1] => can_act.OUTPUTSELECT
col_grant[1] => always11.IN1
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => cpv_combi.OUTPUTSELECT
col_grant[1] => not_done_tbp_row_pass_flush[1].IN1
col_grant[1] => always35.IN1
col_grant[1] => done_combi.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer.OUTPUTSELECT
col_grant[1] => row_timer_pre_ready.OUTPUTSELECT
col_grant[1] => always112.IN1
col_grant[1] => always114.IN1
col_grant[1] => always23.IN1
col_grant[2] => can_act.OUTPUTSELECT
col_grant[2] => always11.IN1
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => cpv_combi.OUTPUTSELECT
col_grant[2] => not_done_tbp_row_pass_flush[2].IN1
col_grant[2] => always35.IN1
col_grant[2] => done_combi.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer.OUTPUTSELECT
col_grant[2] => row_timer_pre_ready.OUTPUTSELECT
col_grant[2] => always112.IN1
col_grant[2] => always114.IN1
col_grant[2] => always23.IN1
col_grant[3] => can_act.OUTPUTSELECT
col_grant[3] => always11.IN1
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => cpv_combi.OUTPUTSELECT
col_grant[3] => not_done_tbp_row_pass_flush[3].IN1
col_grant[3] => always35.IN1
col_grant[3] => done_combi.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer.OUTPUTSELECT
col_grant[3] => row_timer_pre_ready.OUTPUTSELECT
col_grant[3] => always112.IN1
col_grant[3] => always114.IN1
col_grant[3] => always23.IN1
rd_grant[0] => row_timer_combi[0][4].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][3].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][2].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][1].OUTPUTSELECT
rd_grant[0] => row_timer_combi[0][0].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][4].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][3].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][2].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][1].OUTPUTSELECT
rd_grant[1] => row_timer_combi[1][0].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][4].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][3].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][2].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][1].OUTPUTSELECT
rd_grant[2] => row_timer_combi[2][0].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][4].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][3].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][2].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][1].OUTPUTSELECT
rd_grant[3] => row_timer_combi[3][0].OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[0] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[1] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[2] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
wr_grant[3] => row_timer_combi.OUTPUTSELECT
log2_row_grant[0] => ~NO_FANOUT~
log2_row_grant[1] => ~NO_FANOUT~
log2_col_grant[0] => ~NO_FANOUT~
log2_col_grant[1] => ~NO_FANOUT~
log2_act_grant[0] => ~NO_FANOUT~
log2_act_grant[1] => ~NO_FANOUT~
log2_pch_grant[0] => ~NO_FANOUT~
log2_pch_grant[1] => ~NO_FANOUT~
log2_rd_grant[0] => ~NO_FANOUT~
log2_rd_grant[1] => ~NO_FANOUT~
log2_wr_grant[0] => ~NO_FANOUT~
log2_wr_grant[1] => ~NO_FANOUT~
or_row_grant => ~NO_FANOUT~
or_col_grant => ~NO_FANOUT~
tbp_read[0] <= read[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[1] <= read[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[2] <= read[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_read[3] <= read[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[0] <= write[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[1] <= write[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[2] <= write[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_write[3] <= write[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_precharge[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] <= activated[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[1] <= activated[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[2] <= activated[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[3] <= activated[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[0] <= chipsel[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[1] <= chipsel[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[2] <= chipsel[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_chipsel[3] <= chipsel[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[0] <= bank[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[1] <= bank[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[2] <= bank[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[3] <= bank[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[4] <= bank[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[5] <= bank[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[6] <= bank[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[7] <= bank[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[8] <= bank[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[9] <= bank[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[10] <= bank[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_bank[11] <= bank[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[0] <= row[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[1] <= row[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[2] <= row[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[3] <= row[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[4] <= row[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[5] <= row[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[6] <= row[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[7] <= row[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[8] <= row[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[9] <= row[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[10] <= row[0][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[11] <= row[0][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[12] <= row[0][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[13] <= row[0][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[14] <= row[0][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[15] <= row[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[16] <= row[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[17] <= row[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[18] <= row[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[19] <= row[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[20] <= row[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[21] <= row[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[22] <= row[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[23] <= row[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[24] <= row[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[25] <= row[1][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[26] <= row[1][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[27] <= row[1][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[28] <= row[1][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[29] <= row[1][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[30] <= row[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[31] <= row[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[32] <= row[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[33] <= row[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[34] <= row[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[35] <= row[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[36] <= row[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[37] <= row[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[38] <= row[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[39] <= row[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[40] <= row[2][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[41] <= row[2][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[42] <= row[2][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[43] <= row[2][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[44] <= row[2][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[45] <= row[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[46] <= row[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[47] <= row[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[48] <= row[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[49] <= row[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[50] <= row[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[51] <= row[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[52] <= row[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[53] <= row[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[54] <= row[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[55] <= row[3][10].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[56] <= row[3][11].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[57] <= row[3][12].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[58] <= row[3][13].DB_MAX_OUTPUT_PORT_TYPE
tbp_row[59] <= row[3][14].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[0] <= col[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[1] <= col[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[2] <= col[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[3] <= col[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[4] <= col[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[5] <= col[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[6] <= col[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[7] <= col[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[8] <= col[0][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[9] <= col[0][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[10] <= col[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[11] <= col[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[12] <= col[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[13] <= col[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[14] <= col[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[15] <= col[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[16] <= col[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[17] <= col[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[18] <= col[1][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[19] <= col[1][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[20] <= col[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[21] <= col[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[22] <= col[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[23] <= col[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[24] <= col[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[25] <= col[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[26] <= col[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[27] <= col[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[28] <= col[2][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[29] <= col[2][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[30] <= col[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[31] <= col[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[32] <= col[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[33] <= col[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[34] <= col[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[35] <= col[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[36] <= col[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[37] <= col[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[38] <= col[3][8].DB_MAX_OUTPUT_PORT_TYPE
tbp_col[39] <= col[3][9].DB_MAX_OUTPUT_PORT_TYPE
tbp_shadow_chipsel[0] <= <GND>
tbp_shadow_chipsel[1] <= <GND>
tbp_shadow_chipsel[2] <= <GND>
tbp_shadow_chipsel[3] <= <GND>
tbp_shadow_bank[0] <= <GND>
tbp_shadow_bank[1] <= <GND>
tbp_shadow_bank[2] <= <GND>
tbp_shadow_bank[3] <= <GND>
tbp_shadow_bank[4] <= <GND>
tbp_shadow_bank[5] <= <GND>
tbp_shadow_bank[6] <= <GND>
tbp_shadow_bank[7] <= <GND>
tbp_shadow_bank[8] <= <GND>
tbp_shadow_bank[9] <= <GND>
tbp_shadow_bank[10] <= <GND>
tbp_shadow_bank[11] <= <GND>
tbp_shadow_row[0] <= <GND>
tbp_shadow_row[1] <= <GND>
tbp_shadow_row[2] <= <GND>
tbp_shadow_row[3] <= <GND>
tbp_shadow_row[4] <= <GND>
tbp_shadow_row[5] <= <GND>
tbp_shadow_row[6] <= <GND>
tbp_shadow_row[7] <= <GND>
tbp_shadow_row[8] <= <GND>
tbp_shadow_row[9] <= <GND>
tbp_shadow_row[10] <= <GND>
tbp_shadow_row[11] <= <GND>
tbp_shadow_row[12] <= <GND>
tbp_shadow_row[13] <= <GND>
tbp_shadow_row[14] <= <GND>
tbp_shadow_row[15] <= <GND>
tbp_shadow_row[16] <= <GND>
tbp_shadow_row[17] <= <GND>
tbp_shadow_row[18] <= <GND>
tbp_shadow_row[19] <= <GND>
tbp_shadow_row[20] <= <GND>
tbp_shadow_row[21] <= <GND>
tbp_shadow_row[22] <= <GND>
tbp_shadow_row[23] <= <GND>
tbp_shadow_row[24] <= <GND>
tbp_shadow_row[25] <= <GND>
tbp_shadow_row[26] <= <GND>
tbp_shadow_row[27] <= <GND>
tbp_shadow_row[28] <= <GND>
tbp_shadow_row[29] <= <GND>
tbp_shadow_row[30] <= <GND>
tbp_shadow_row[31] <= <GND>
tbp_shadow_row[32] <= <GND>
tbp_shadow_row[33] <= <GND>
tbp_shadow_row[34] <= <GND>
tbp_shadow_row[35] <= <GND>
tbp_shadow_row[36] <= <GND>
tbp_shadow_row[37] <= <GND>
tbp_shadow_row[38] <= <GND>
tbp_shadow_row[39] <= <GND>
tbp_shadow_row[40] <= <GND>
tbp_shadow_row[41] <= <GND>
tbp_shadow_row[42] <= <GND>
tbp_shadow_row[43] <= <GND>
tbp_shadow_row[44] <= <GND>
tbp_shadow_row[45] <= <GND>
tbp_shadow_row[46] <= <GND>
tbp_shadow_row[47] <= <GND>
tbp_shadow_row[48] <= <GND>
tbp_shadow_row[49] <= <GND>
tbp_shadow_row[50] <= <GND>
tbp_shadow_row[51] <= <GND>
tbp_shadow_row[52] <= <GND>
tbp_shadow_row[53] <= <GND>
tbp_shadow_row[54] <= <GND>
tbp_shadow_row[55] <= <GND>
tbp_shadow_row[56] <= <GND>
tbp_shadow_row[57] <= <GND>
tbp_shadow_row[58] <= <GND>
tbp_shadow_row[59] <= <GND>
tbp_size[0] <= size[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[1] <= size[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[2] <= size[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[3] <= size[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[4] <= size[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[5] <= size[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[6] <= size[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[7] <= size[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[8] <= size[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[9] <= size[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[10] <= size[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_size[11] <= size[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[0] <= localid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[1] <= localid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[2] <= localid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[3] <= localid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[4] <= localid[0][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[5] <= localid[0][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[6] <= localid[0][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[7] <= localid[0][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[8] <= localid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[9] <= localid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[10] <= localid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[11] <= localid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[12] <= localid[1][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[13] <= localid[1][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[14] <= localid[1][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[15] <= localid[1][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[16] <= localid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[17] <= localid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[18] <= localid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[19] <= localid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[20] <= localid[2][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[21] <= localid[2][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[22] <= localid[2][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[23] <= localid[2][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[24] <= localid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[25] <= localid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[26] <= localid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[27] <= localid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[28] <= localid[3][4].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[29] <= localid[3][5].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[30] <= localid[3][6].DB_MAX_OUTPUT_PORT_TYPE
tbp_localid[31] <= localid[3][7].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[0] <= dataid[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[1] <= dataid[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[2] <= dataid[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[3] <= dataid[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[4] <= dataid[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[5] <= dataid[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[6] <= dataid[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[7] <= dataid[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[8] <= dataid[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[9] <= dataid[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[10] <= dataid[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[11] <= dataid[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[12] <= dataid[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[13] <= dataid[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[14] <= dataid[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_dataid[15] <= dataid[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[0] <= ap[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[1] <= ap[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[2] <= ap[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_ap[3] <= ap[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[0] <= burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[1] <= burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[2] <= burst_chop[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_burst_chop[3] <= burst_chop[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[0] <= age[0][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[1] <= age[0][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[2] <= age[0][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[3] <= age[0][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[4] <= age[1][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[5] <= age[1][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[6] <= age[1][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[7] <= age[1][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[8] <= age[2][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[9] <= age[2][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[10] <= age[2][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[11] <= age[2][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[12] <= age[3][0].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[13] <= age[3][1].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[14] <= age[3][2].DB_MAX_OUTPUT_PORT_TYPE
tbp_age[15] <= age[3][3].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[0] <= priority_a[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[1] <= priority_a[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[2] <= priority_a[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_priority[3] <= priority_a[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[0] <= rmw_correct[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[1] <= rmw_correct[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[2] <= rmw_correct[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_correct[3] <= rmw_correct[3].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[0] <= rmw_partial[0].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[1] <= rmw_partial[1].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[2] <= rmw_partial[2].DB_MAX_OUTPUT_PORT_TYPE
tbp_rmw_partial[3] <= rmw_partial[3].DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] => flush_tbp.IN1
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => always9.IN0
sb_tbp_precharge_all[0] => activated.OUTPUTSELECT
sb_tbp_precharge_all[0] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[0] => done_tbp_row_pass_flush[0].IN1
sb_tbp_precharge_all[1] => flush_tbp.IN1
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => always9.IN0
sb_tbp_precharge_all[1] => activated.OUTPUTSELECT
sb_tbp_precharge_all[1] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[1] => done_tbp_row_pass_flush[1].IN1
sb_tbp_precharge_all[2] => flush_tbp.IN1
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => always9.IN0
sb_tbp_precharge_all[2] => activated.OUTPUTSELECT
sb_tbp_precharge_all[2] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[2] => done_tbp_row_pass_flush[2].IN1
sb_tbp_precharge_all[3] => flush_tbp.IN1
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => always9.IN0
sb_tbp_precharge_all[3] => activated.OUTPUTSELECT
sb_tbp_precharge_all[3] => int_bank_closed.OUTPUTSELECT
sb_tbp_precharge_all[3] => done_tbp_row_pass_flush[3].IN1
sb_do_precharge_all[0] => ~NO_FANOUT~
t_param_act_to_rdwr[0] => LessThan0.IN6
t_param_act_to_rdwr[0] => offset_t_param_act_to_rdwr.DATAB
t_param_act_to_rdwr[1] => LessThan0.IN5
t_param_act_to_rdwr[1] => Add1.IN4
t_param_act_to_rdwr[2] => LessThan0.IN4
t_param_act_to_rdwr[2] => Add1.IN3
t_param_act_to_act[0] => LessThan1.IN10
t_param_act_to_act[0] => offset_t_param_act_to_act.DATAB
t_param_act_to_act[1] => LessThan1.IN9
t_param_act_to_act[1] => Add2.IN8
t_param_act_to_act[2] => LessThan1.IN8
t_param_act_to_act[2] => Add2.IN7
t_param_act_to_act[3] => LessThan1.IN7
t_param_act_to_act[3] => Add2.IN6
t_param_act_to_act[4] => LessThan1.IN6
t_param_act_to_act[4] => Add2.IN5
t_param_act_to_pch[0] => LessThan2.IN10
t_param_act_to_pch[0] => offset_t_param_act_to_pch.DATAB
t_param_act_to_pch[1] => LessThan2.IN9
t_param_act_to_pch[1] => Add3.IN8
t_param_act_to_pch[2] => LessThan2.IN8
t_param_act_to_pch[2] => Add3.IN7
t_param_act_to_pch[3] => LessThan2.IN7
t_param_act_to_pch[3] => Add3.IN6
t_param_act_to_pch[4] => LessThan2.IN6
t_param_act_to_pch[4] => Add3.IN5
t_param_rd_to_pch[0] => LessThan3.IN10
t_param_rd_to_pch[0] => offset_t_param_rd_to_pch.DATAB
t_param_rd_to_pch[0] => LessThan10.IN64
t_param_rd_to_pch[0] => LessThan13.IN64
t_param_rd_to_pch[0] => LessThan16.IN64
t_param_rd_to_pch[0] => LessThan19.IN64
t_param_rd_to_pch[1] => LessThan3.IN9
t_param_rd_to_pch[1] => Add4.IN8
t_param_rd_to_pch[1] => LessThan10.IN63
t_param_rd_to_pch[1] => LessThan13.IN63
t_param_rd_to_pch[1] => LessThan16.IN63
t_param_rd_to_pch[1] => LessThan19.IN63
t_param_rd_to_pch[2] => LessThan3.IN8
t_param_rd_to_pch[2] => Add4.IN7
t_param_rd_to_pch[2] => LessThan10.IN62
t_param_rd_to_pch[2] => LessThan13.IN62
t_param_rd_to_pch[2] => LessThan16.IN62
t_param_rd_to_pch[2] => LessThan19.IN62
t_param_rd_to_pch[3] => LessThan3.IN7
t_param_rd_to_pch[3] => Add4.IN6
t_param_rd_to_pch[3] => LessThan10.IN61
t_param_rd_to_pch[3] => LessThan13.IN61
t_param_rd_to_pch[3] => LessThan16.IN61
t_param_rd_to_pch[3] => LessThan19.IN61
t_param_rd_to_pch[4] => LessThan3.IN6
t_param_rd_to_pch[4] => Add4.IN5
t_param_rd_to_pch[4] => LessThan10.IN60
t_param_rd_to_pch[4] => LessThan13.IN60
t_param_rd_to_pch[4] => LessThan16.IN60
t_param_rd_to_pch[4] => LessThan19.IN60
t_param_wr_to_pch[0] => LessThan4.IN10
t_param_wr_to_pch[0] => offset_t_param_wr_to_pch.DATAB
t_param_wr_to_pch[0] => LessThan11.IN64
t_param_wr_to_pch[0] => LessThan14.IN64
t_param_wr_to_pch[0] => LessThan17.IN64
t_param_wr_to_pch[0] => LessThan20.IN64
t_param_wr_to_pch[1] => LessThan4.IN9
t_param_wr_to_pch[1] => Add5.IN8
t_param_wr_to_pch[1] => LessThan11.IN63
t_param_wr_to_pch[1] => LessThan14.IN63
t_param_wr_to_pch[1] => LessThan17.IN63
t_param_wr_to_pch[1] => LessThan20.IN63
t_param_wr_to_pch[2] => LessThan4.IN8
t_param_wr_to_pch[2] => Add5.IN7
t_param_wr_to_pch[2] => LessThan11.IN62
t_param_wr_to_pch[2] => LessThan14.IN62
t_param_wr_to_pch[2] => LessThan17.IN62
t_param_wr_to_pch[2] => LessThan20.IN62
t_param_wr_to_pch[3] => LessThan4.IN7
t_param_wr_to_pch[3] => Add5.IN6
t_param_wr_to_pch[3] => LessThan11.IN61
t_param_wr_to_pch[3] => LessThan14.IN61
t_param_wr_to_pch[3] => LessThan17.IN61
t_param_wr_to_pch[3] => LessThan20.IN61
t_param_wr_to_pch[4] => LessThan4.IN6
t_param_wr_to_pch[4] => Add5.IN5
t_param_wr_to_pch[4] => LessThan11.IN60
t_param_wr_to_pch[4] => LessThan14.IN60
t_param_wr_to_pch[4] => LessThan17.IN60
t_param_wr_to_pch[4] => LessThan20.IN60
t_param_pch_to_valid[0] => LessThan5.IN6
t_param_pch_to_valid[0] => offset_t_param_pch_to_valid.DATAB
t_param_pch_to_valid[1] => LessThan5.IN5
t_param_pch_to_valid[1] => Add6.IN4
t_param_pch_to_valid[2] => LessThan5.IN4
t_param_pch_to_valid[2] => Add6.IN3
t_param_rd_ap_to_valid[0] => LessThan6.IN10
t_param_rd_ap_to_valid[0] => offset_t_param_rd_ap_to_valid.DATAB
t_param_rd_ap_to_valid[1] => LessThan6.IN9
t_param_rd_ap_to_valid[1] => Add7.IN8
t_param_rd_ap_to_valid[2] => LessThan6.IN8
t_param_rd_ap_to_valid[2] => Add7.IN7
t_param_rd_ap_to_valid[3] => LessThan6.IN7
t_param_rd_ap_to_valid[3] => Add7.IN6
t_param_rd_ap_to_valid[4] => LessThan6.IN6
t_param_rd_ap_to_valid[4] => Add7.IN5
t_param_wr_ap_to_valid[0] => LessThan7.IN10
t_param_wr_ap_to_valid[0] => offset_t_param_wr_ap_to_valid.DATAB
t_param_wr_ap_to_valid[1] => LessThan7.IN9
t_param_wr_ap_to_valid[1] => Add8.IN8
t_param_wr_ap_to_valid[2] => LessThan7.IN8
t_param_wr_ap_to_valid[2] => Add8.IN7
t_param_wr_ap_to_valid[3] => LessThan7.IN7
t_param_wr_ap_to_valid[3] => Add8.IN6
t_param_wr_ap_to_valid[4] => LessThan7.IN6
t_param_wr_ap_to_valid[4] => Add8.IN5
tbp_bank_closed[0] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
tbp_timer_ready[0] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[0] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[1] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[2] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
tbp_load[3] <= load_tbp.DB_MAX_OUTPUT_PORT_TYPE
data_complete[0] => complete_combi_wr.DATAA
data_complete[1] => complete_combi_wr.DATAA
data_complete[2] => complete_combi_wr.DATAA
data_complete[3] => complete_combi_wr.DATAA
data_rmw_complete => comb.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_complete => always45.IN1
data_rmw_fetch <= comb.DB_MAX_OUTPUT_PORT_TYPE
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always9.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always19.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always37.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_reorder_data[0] => always58.IN1
cfg_starve_limit[0] => ~NO_FANOUT~
cfg_starve_limit[1] => ~NO_FANOUT~
cfg_starve_limit[2] => ~NO_FANOUT~
cfg_starve_limit[3] => ~NO_FANOUT~
cfg_starve_limit[4] => ~NO_FANOUT~
cfg_starve_limit[5] => ~NO_FANOUT~
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal12.IN0
cfg_type[2] => Equal12.IN1
cfg_enable_ecc => cfg_enable_rmw.IN0
cfg_enable_no_dm => cfg_enable_rmw.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
ctl_clk => or_col_grant~reg0.CLK
ctl_clk => or_row_grant~reg0.CLK
ctl_clk => wr_grant[0]~reg0.CLK
ctl_clk => wr_grant[1]~reg0.CLK
ctl_clk => wr_grant[2]~reg0.CLK
ctl_clk => wr_grant[3]~reg0.CLK
ctl_clk => rd_grant[0]~reg0.CLK
ctl_clk => rd_grant[1]~reg0.CLK
ctl_clk => rd_grant[2]~reg0.CLK
ctl_clk => rd_grant[3]~reg0.CLK
ctl_clk => pch_grant[0]~reg0.CLK
ctl_clk => pch_grant[1]~reg0.CLK
ctl_clk => pch_grant[2]~reg0.CLK
ctl_clk => pch_grant[3]~reg0.CLK
ctl_clk => act_grant[0]~reg0.CLK
ctl_clk => act_grant[1]~reg0.CLK
ctl_clk => act_grant[2]~reg0.CLK
ctl_clk => act_grant[3]~reg0.CLK
ctl_clk => col_grant[0]~reg0.CLK
ctl_clk => col_grant[1]~reg0.CLK
ctl_clk => col_grant[2]~reg0.CLK
ctl_clk => col_grant[3]~reg0.CLK
ctl_clk => row_grant[0]~reg0.CLK
ctl_clk => row_grant[1]~reg0.CLK
ctl_clk => row_grant[2]~reg0.CLK
ctl_clk => row_grant[3]~reg0.CLK
ctl_reset_n => or_col_grant~reg0.ACLR
ctl_reset_n => or_row_grant~reg0.ACLR
ctl_reset_n => wr_grant[0]~reg0.ACLR
ctl_reset_n => wr_grant[1]~reg0.ACLR
ctl_reset_n => wr_grant[2]~reg0.ACLR
ctl_reset_n => wr_grant[3]~reg0.ACLR
ctl_reset_n => rd_grant[0]~reg0.ACLR
ctl_reset_n => rd_grant[1]~reg0.ACLR
ctl_reset_n => rd_grant[2]~reg0.ACLR
ctl_reset_n => rd_grant[3]~reg0.ACLR
ctl_reset_n => pch_grant[0]~reg0.ACLR
ctl_reset_n => pch_grant[1]~reg0.ACLR
ctl_reset_n => pch_grant[2]~reg0.ACLR
ctl_reset_n => pch_grant[3]~reg0.ACLR
ctl_reset_n => act_grant[0]~reg0.ACLR
ctl_reset_n => act_grant[1]~reg0.ACLR
ctl_reset_n => act_grant[2]~reg0.ACLR
ctl_reset_n => act_grant[3]~reg0.ACLR
ctl_reset_n => col_grant[0]~reg0.ACLR
ctl_reset_n => col_grant[1]~reg0.ACLR
ctl_reset_n => col_grant[2]~reg0.ACLR
ctl_reset_n => col_grant[3]~reg0.ACLR
ctl_reset_n => row_grant[0]~reg0.ACLR
ctl_reset_n => row_grant[1]~reg0.ACLR
ctl_reset_n => row_grant[2]~reg0.ACLR
ctl_reset_n => row_grant[3]~reg0.ACLR
stall_row_arbiter => always88.IN1
stall_col_arbiter => always89.IN1
sb_do_precharge_all[0] => arb_do_precharge_all[0].DATAIN
sb_do_precharge_all[0] => arb_do_precharge_all[1].DATAIN
sb_do_refresh[0] => arb_do_refresh[0].DATAIN
sb_do_refresh[0] => arb_do_refresh[1].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[0].DATAIN
sb_do_self_refresh[0] => arb_do_self_refresh[1].DATAIN
sb_do_power_down[0] => arb_do_power_down[0].DATAIN
sb_do_power_down[0] => arb_do_power_down[1].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[0].DATAIN
sb_do_deep_pdown[0] => arb_do_deep_pdown[1].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[0].DATAIN
sb_do_zq_cal[0] => arb_do_zq_cal[1].DATAIN
row_req[0] => ~NO_FANOUT~
row_req[1] => ~NO_FANOUT~
row_req[2] => ~NO_FANOUT~
row_req[3] => ~NO_FANOUT~
col_req[0] => ~NO_FANOUT~
col_req[1] => ~NO_FANOUT~
col_req[2] => ~NO_FANOUT~
col_req[3] => ~NO_FANOUT~
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => oldest_act_req_with_priority.IN0
act_req[0] => act_req_with_priority[0].IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => oldest_act_req_with_priority.IN0
act_req[1] => act_req_with_priority[1].IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => oldest_act_req_with_priority.IN0
act_req[2] => act_req_with_priority[2].IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => oldest_act_req_with_priority.IN0
act_req[3] => act_req_with_priority[3].IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => oldest_pch_req_with_priority.IN0
pch_req[0] => pch_req_with_priority[0].IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => oldest_pch_req_with_priority.IN0
pch_req[1] => pch_req_with_priority[1].IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => oldest_pch_req_with_priority.IN0
pch_req[2] => pch_req_with_priority[2].IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => oldest_pch_req_with_priority.IN0
pch_req[3] => pch_req_with_priority[3].IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => oldest_rd_req_with_priority.IN0
rd_req[0] => rd_req_with_priority[0].IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => oldest_rd_req_with_priority.IN0
rd_req[1] => rd_req_with_priority[1].IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => oldest_rd_req_with_priority.IN0
rd_req[2] => rd_req_with_priority[2].IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => oldest_rd_req_with_priority.IN0
rd_req[3] => rd_req_with_priority[3].IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => oldest_wr_req_with_priority.IN0
wr_req[0] => wr_req_with_priority[0].IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => oldest_wr_req_with_priority.IN0
wr_req[1] => wr_req_with_priority[1].IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => oldest_wr_req_with_priority.IN0
wr_req[2] => wr_req_with_priority[2].IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => oldest_wr_req_with_priority.IN0
wr_req[3] => wr_req_with_priority[3].IN0
row_grant[0] <= row_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[1] <= row_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[2] <= row_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_grant[3] <= row_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[0] <= col_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[1] <= col_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[2] <= col_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col_grant[3] <= col_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[0] <= act_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[1] <= act_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[2] <= act_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_grant[3] <= act_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[0] <= pch_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[1] <= pch_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[2] <= pch_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_grant[3] <= pch_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[0] <= rd_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[1] <= rd_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[2] <= rd_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_grant[3] <= rd_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[0] <= wr_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[1] <= wr_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[2] <= wr_grant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_grant[3] <= wr_grant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_row_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_col_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_act_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_pch_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_rd_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[0] <= log2.DB_MAX_OUTPUT_PORT_TYPE
log2_wr_grant[1] <= log2.DB_MAX_OUTPUT_PORT_TYPE
or_row_grant <= or_row_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
or_col_grant <= or_col_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbp_activate[0] => arb_do_activate.IN1
tbp_activate[1] => arb_do_activate.IN1
tbp_activate[2] => arb_do_activate.IN1
tbp_activate[3] => arb_do_activate.IN1
tbp_precharge[0] => arb_do_precharge.IN1
tbp_precharge[1] => arb_do_precharge.IN1
tbp_precharge[2] => arb_do_precharge.IN1
tbp_precharge[3] => arb_do_precharge.IN1
tbp_read[0] => arb_do_read.IN1
tbp_read[1] => arb_do_read.IN1
tbp_read[2] => arb_do_read.IN1
tbp_read[3] => arb_do_read.IN1
tbp_write[0] => arb_do_write.IN1
tbp_write[1] => arb_do_write.IN1
tbp_write[2] => arb_do_write.IN1
tbp_write[3] => arb_do_write.IN1
tbp_chipsel[0] => granted_chipsel_r[0].IN1
tbp_chipsel[0] => granted_chipsel_c[0].IN1
tbp_chipsel[1] => granted_chipsel_r.IN1
tbp_chipsel[1] => granted_chipsel_c.IN1
tbp_chipsel[2] => granted_chipsel_r.IN1
tbp_chipsel[2] => granted_chipsel_c.IN1
tbp_chipsel[3] => granted_chipsel_r.IN1
tbp_chipsel[3] => granted_chipsel_c.IN1
tbp_bank[0] => granted_bank_r[0][0].IN1
tbp_bank[0] => granted_bank_c[0][0].IN1
tbp_bank[1] => granted_bank_r[0][1].IN1
tbp_bank[1] => granted_bank_c[0][1].IN1
tbp_bank[2] => granted_bank_r[0][2].IN1
tbp_bank[2] => granted_bank_c[0][2].IN1
tbp_bank[3] => granted_bank_r.IN1
tbp_bank[3] => granted_bank_c.IN1
tbp_bank[4] => granted_bank_r.IN1
tbp_bank[4] => granted_bank_c.IN1
tbp_bank[5] => granted_bank_r.IN1
tbp_bank[5] => granted_bank_c.IN1
tbp_bank[6] => granted_bank_r.IN1
tbp_bank[6] => granted_bank_c.IN1
tbp_bank[7] => granted_bank_r.IN1
tbp_bank[7] => granted_bank_c.IN1
tbp_bank[8] => granted_bank_r.IN1
tbp_bank[8] => granted_bank_c.IN1
tbp_bank[9] => granted_bank_r.IN1
tbp_bank[9] => granted_bank_c.IN1
tbp_bank[10] => granted_bank_r.IN1
tbp_bank[10] => granted_bank_c.IN1
tbp_bank[11] => granted_bank_r.IN1
tbp_bank[11] => granted_bank_c.IN1
tbp_row[0] => granted_row_r[0][0].IN1
tbp_row[0] => granted_row_c[0][0].IN1
tbp_row[1] => granted_row_r[0][1].IN1
tbp_row[1] => granted_row_c[0][1].IN1
tbp_row[2] => granted_row_r[0][2].IN1
tbp_row[2] => granted_row_c[0][2].IN1
tbp_row[3] => granted_row_r[0][3].IN1
tbp_row[3] => granted_row_c[0][3].IN1
tbp_row[4] => granted_row_r[0][4].IN1
tbp_row[4] => granted_row_c[0][4].IN1
tbp_row[5] => granted_row_r[0][5].IN1
tbp_row[5] => granted_row_c[0][5].IN1
tbp_row[6] => granted_row_r[0][6].IN1
tbp_row[6] => granted_row_c[0][6].IN1
tbp_row[7] => granted_row_r[0][7].IN1
tbp_row[7] => granted_row_c[0][7].IN1
tbp_row[8] => granted_row_r[0][8].IN1
tbp_row[8] => granted_row_c[0][8].IN1
tbp_row[9] => granted_row_r[0][9].IN1
tbp_row[9] => granted_row_c[0][9].IN1
tbp_row[10] => granted_row_r[0][10].IN1
tbp_row[10] => granted_row_c[0][10].IN1
tbp_row[11] => granted_row_r[0][11].IN1
tbp_row[11] => granted_row_c[0][11].IN1
tbp_row[12] => granted_row_r[0][12].IN1
tbp_row[12] => granted_row_c[0][12].IN1
tbp_row[13] => granted_row_r[0][13].IN1
tbp_row[13] => granted_row_c[0][13].IN1
tbp_row[14] => granted_row_r[0][14].IN1
tbp_row[14] => granted_row_c[0][14].IN1
tbp_row[15] => granted_row_r.IN1
tbp_row[15] => granted_row_c.IN1
tbp_row[16] => granted_row_r.IN1
tbp_row[16] => granted_row_c.IN1
tbp_row[17] => granted_row_r.IN1
tbp_row[17] => granted_row_c.IN1
tbp_row[18] => granted_row_r.IN1
tbp_row[18] => granted_row_c.IN1
tbp_row[19] => granted_row_r.IN1
tbp_row[19] => granted_row_c.IN1
tbp_row[20] => granted_row_r.IN1
tbp_row[20] => granted_row_c.IN1
tbp_row[21] => granted_row_r.IN1
tbp_row[21] => granted_row_c.IN1
tbp_row[22] => granted_row_r.IN1
tbp_row[22] => granted_row_c.IN1
tbp_row[23] => granted_row_r.IN1
tbp_row[23] => granted_row_c.IN1
tbp_row[24] => granted_row_r.IN1
tbp_row[24] => granted_row_c.IN1
tbp_row[25] => granted_row_r.IN1
tbp_row[25] => granted_row_c.IN1
tbp_row[26] => granted_row_r.IN1
tbp_row[26] => granted_row_c.IN1
tbp_row[27] => granted_row_r.IN1
tbp_row[27] => granted_row_c.IN1
tbp_row[28] => granted_row_r.IN1
tbp_row[28] => granted_row_c.IN1
tbp_row[29] => granted_row_r.IN1
tbp_row[29] => granted_row_c.IN1
tbp_row[30] => granted_row_r.IN1
tbp_row[30] => granted_row_c.IN1
tbp_row[31] => granted_row_r.IN1
tbp_row[31] => granted_row_c.IN1
tbp_row[32] => granted_row_r.IN1
tbp_row[32] => granted_row_c.IN1
tbp_row[33] => granted_row_r.IN1
tbp_row[33] => granted_row_c.IN1
tbp_row[34] => granted_row_r.IN1
tbp_row[34] => granted_row_c.IN1
tbp_row[35] => granted_row_r.IN1
tbp_row[35] => granted_row_c.IN1
tbp_row[36] => granted_row_r.IN1
tbp_row[36] => granted_row_c.IN1
tbp_row[37] => granted_row_r.IN1
tbp_row[37] => granted_row_c.IN1
tbp_row[38] => granted_row_r.IN1
tbp_row[38] => granted_row_c.IN1
tbp_row[39] => granted_row_r.IN1
tbp_row[39] => granted_row_c.IN1
tbp_row[40] => granted_row_r.IN1
tbp_row[40] => granted_row_c.IN1
tbp_row[41] => granted_row_r.IN1
tbp_row[41] => granted_row_c.IN1
tbp_row[42] => granted_row_r.IN1
tbp_row[42] => granted_row_c.IN1
tbp_row[43] => granted_row_r.IN1
tbp_row[43] => granted_row_c.IN1
tbp_row[44] => granted_row_r.IN1
tbp_row[44] => granted_row_c.IN1
tbp_row[45] => granted_row_r.IN1
tbp_row[45] => granted_row_c.IN1
tbp_row[46] => granted_row_r.IN1
tbp_row[46] => granted_row_c.IN1
tbp_row[47] => granted_row_r.IN1
tbp_row[47] => granted_row_c.IN1
tbp_row[48] => granted_row_r.IN1
tbp_row[48] => granted_row_c.IN1
tbp_row[49] => granted_row_r.IN1
tbp_row[49] => granted_row_c.IN1
tbp_row[50] => granted_row_r.IN1
tbp_row[50] => granted_row_c.IN1
tbp_row[51] => granted_row_r.IN1
tbp_row[51] => granted_row_c.IN1
tbp_row[52] => granted_row_r.IN1
tbp_row[52] => granted_row_c.IN1
tbp_row[53] => granted_row_r.IN1
tbp_row[53] => granted_row_c.IN1
tbp_row[54] => granted_row_r.IN1
tbp_row[54] => granted_row_c.IN1
tbp_row[55] => granted_row_r.IN1
tbp_row[55] => granted_row_c.IN1
tbp_row[56] => granted_row_r.IN1
tbp_row[56] => granted_row_c.IN1
tbp_row[57] => granted_row_r.IN1
tbp_row[57] => granted_row_c.IN1
tbp_row[58] => granted_row_r.IN1
tbp_row[58] => granted_row_c.IN1
tbp_row[59] => granted_row_r.IN1
tbp_row[59] => granted_row_c.IN1
tbp_col[0] => granted_col[0][0].IN1
tbp_col[1] => granted_col[0][1].IN1
tbp_col[2] => granted_col[0][2].IN1
tbp_col[3] => granted_col[0][3].IN1
tbp_col[4] => granted_col[0][4].IN1
tbp_col[5] => granted_col[0][5].IN1
tbp_col[6] => granted_col[0][6].IN1
tbp_col[7] => granted_col[0][7].IN1
tbp_col[8] => granted_col[0][8].IN1
tbp_col[9] => granted_col[0][9].IN1
tbp_col[10] => granted_col.IN1
tbp_col[11] => granted_col.IN1
tbp_col[12] => granted_col.IN1
tbp_col[13] => granted_col.IN1
tbp_col[14] => granted_col.IN1
tbp_col[15] => granted_col.IN1
tbp_col[16] => granted_col.IN1
tbp_col[17] => granted_col.IN1
tbp_col[18] => granted_col.IN1
tbp_col[19] => granted_col.IN1
tbp_col[20] => granted_col.IN1
tbp_col[21] => granted_col.IN1
tbp_col[22] => granted_col.IN1
tbp_col[23] => granted_col.IN1
tbp_col[24] => granted_col.IN1
tbp_col[25] => granted_col.IN1
tbp_col[26] => granted_col.IN1
tbp_col[27] => granted_col.IN1
tbp_col[28] => granted_col.IN1
tbp_col[29] => granted_col.IN1
tbp_col[30] => granted_col.IN1
tbp_col[31] => granted_col.IN1
tbp_col[32] => granted_col.IN1
tbp_col[33] => granted_col.IN1
tbp_col[34] => granted_col.IN1
tbp_col[35] => granted_col.IN1
tbp_col[36] => granted_col.IN1
tbp_col[37] => granted_col.IN1
tbp_col[38] => granted_col.IN1
tbp_col[39] => granted_col.IN1
tbp_size[0] => granted_size[0][0].IN1
tbp_size[1] => granted_size[0][1].IN1
tbp_size[2] => granted_size[0][2].IN1
tbp_size[3] => granted_size.IN1
tbp_size[4] => granted_size.IN1
tbp_size[5] => granted_size.IN1
tbp_size[6] => granted_size.IN1
tbp_size[7] => granted_size.IN1
tbp_size[8] => granted_size.IN1
tbp_size[9] => granted_size.IN1
tbp_size[10] => granted_size.IN1
tbp_size[11] => granted_size.IN1
tbp_localid[0] => granted_localid[0][0].IN1
tbp_localid[1] => granted_localid[0][1].IN1
tbp_localid[2] => granted_localid[0][2].IN1
tbp_localid[3] => granted_localid[0][3].IN1
tbp_localid[4] => granted_localid[0][4].IN1
tbp_localid[5] => granted_localid[0][5].IN1
tbp_localid[6] => granted_localid[0][6].IN1
tbp_localid[7] => granted_localid[0][7].IN1
tbp_localid[8] => granted_localid.IN1
tbp_localid[9] => granted_localid.IN1
tbp_localid[10] => granted_localid.IN1
tbp_localid[11] => granted_localid.IN1
tbp_localid[12] => granted_localid.IN1
tbp_localid[13] => granted_localid.IN1
tbp_localid[14] => granted_localid.IN1
tbp_localid[15] => granted_localid.IN1
tbp_localid[16] => granted_localid.IN1
tbp_localid[17] => granted_localid.IN1
tbp_localid[18] => granted_localid.IN1
tbp_localid[19] => granted_localid.IN1
tbp_localid[20] => granted_localid.IN1
tbp_localid[21] => granted_localid.IN1
tbp_localid[22] => granted_localid.IN1
tbp_localid[23] => granted_localid.IN1
tbp_localid[24] => granted_localid.IN1
tbp_localid[25] => granted_localid.IN1
tbp_localid[26] => granted_localid.IN1
tbp_localid[27] => granted_localid.IN1
tbp_localid[28] => granted_localid.IN1
tbp_localid[29] => granted_localid.IN1
tbp_localid[30] => granted_localid.IN1
tbp_localid[31] => granted_localid.IN1
tbp_dataid[0] => granted_dataid[0][0].IN1
tbp_dataid[1] => granted_dataid[0][1].IN1
tbp_dataid[2] => granted_dataid[0][2].IN1
tbp_dataid[3] => granted_dataid[0][3].IN1
tbp_dataid[4] => granted_dataid.IN1
tbp_dataid[5] => granted_dataid.IN1
tbp_dataid[6] => granted_dataid.IN1
tbp_dataid[7] => granted_dataid.IN1
tbp_dataid[8] => granted_dataid.IN1
tbp_dataid[9] => granted_dataid.IN1
tbp_dataid[10] => granted_dataid.IN1
tbp_dataid[11] => granted_dataid.IN1
tbp_dataid[12] => granted_dataid.IN1
tbp_dataid[13] => granted_dataid.IN1
tbp_dataid[14] => granted_dataid.IN1
tbp_dataid[15] => granted_dataid.IN1
tbp_ap[0] => granted_ap[0].IN1
tbp_ap[1] => granted_ap.IN1
tbp_ap[2] => granted_ap.IN1
tbp_ap[3] => granted_ap.IN1
tbp_burst_chop[0] => granted_burst_chop[0].IN1
tbp_burst_chop[1] => granted_burst_chop.IN1
tbp_burst_chop[2] => granted_burst_chop.IN1
tbp_burst_chop[3] => granted_burst_chop.IN1
tbp_rmw_correct[0] => granted_rmw_correct[0].IN1
tbp_rmw_correct[1] => granted_rmw_correct.IN1
tbp_rmw_correct[2] => granted_rmw_correct.IN1
tbp_rmw_correct[3] => granted_rmw_correct.IN1
tbp_rmw_partial[0] => granted_rmw_partial[0].IN1
tbp_rmw_partial[1] => granted_rmw_partial.IN1
tbp_rmw_partial[2] => granted_rmw_partial.IN1
tbp_rmw_partial[3] => granted_rmw_partial.IN1
tbp_age[0] => oldest_act_req_with_priority.IN1
tbp_age[0] => oldest_pch_req_with_priority.IN1
tbp_age[0] => oldest_rd_req_with_priority.IN1
tbp_age[0] => oldest_wr_req_with_priority.IN1
tbp_age[1] => oldest_act_req_with_priority.IN1
tbp_age[1] => oldest_pch_req_with_priority.IN1
tbp_age[1] => oldest_rd_req_with_priority.IN1
tbp_age[1] => oldest_wr_req_with_priority.IN1
tbp_age[2] => oldest_act_req_with_priority.IN1
tbp_age[2] => oldest_pch_req_with_priority.IN1
tbp_age[2] => oldest_rd_req_with_priority.IN1
tbp_age[2] => oldest_wr_req_with_priority.IN1
tbp_age[3] => oldest_act_req_with_priority.IN1
tbp_age[3] => oldest_pch_req_with_priority.IN1
tbp_age[3] => oldest_rd_req_with_priority.IN1
tbp_age[3] => oldest_wr_req_with_priority.IN1
tbp_age[4] => oldest_act_req_with_priority.IN1
tbp_age[4] => oldest_pch_req_with_priority.IN1
tbp_age[4] => oldest_rd_req_with_priority.IN1
tbp_age[4] => oldest_wr_req_with_priority.IN1
tbp_age[5] => oldest_act_req_with_priority.IN1
tbp_age[5] => oldest_pch_req_with_priority.IN1
tbp_age[5] => oldest_rd_req_with_priority.IN1
tbp_age[5] => oldest_wr_req_with_priority.IN1
tbp_age[6] => oldest_act_req_with_priority.IN1
tbp_age[6] => oldest_pch_req_with_priority.IN1
tbp_age[6] => oldest_rd_req_with_priority.IN1
tbp_age[6] => oldest_wr_req_with_priority.IN1
tbp_age[7] => oldest_act_req_with_priority.IN1
tbp_age[7] => oldest_pch_req_with_priority.IN1
tbp_age[7] => oldest_rd_req_with_priority.IN1
tbp_age[7] => oldest_wr_req_with_priority.IN1
tbp_age[8] => oldest_act_req_with_priority.IN1
tbp_age[8] => oldest_pch_req_with_priority.IN1
tbp_age[8] => oldest_rd_req_with_priority.IN1
tbp_age[8] => oldest_wr_req_with_priority.IN1
tbp_age[9] => oldest_act_req_with_priority.IN1
tbp_age[9] => oldest_pch_req_with_priority.IN1
tbp_age[9] => oldest_rd_req_with_priority.IN1
tbp_age[9] => oldest_wr_req_with_priority.IN1
tbp_age[10] => oldest_act_req_with_priority.IN1
tbp_age[10] => oldest_pch_req_with_priority.IN1
tbp_age[10] => oldest_rd_req_with_priority.IN1
tbp_age[10] => oldest_wr_req_with_priority.IN1
tbp_age[11] => oldest_act_req_with_priority.IN1
tbp_age[11] => oldest_pch_req_with_priority.IN1
tbp_age[11] => oldest_rd_req_with_priority.IN1
tbp_age[11] => oldest_wr_req_with_priority.IN1
tbp_age[12] => oldest_act_req_with_priority.IN1
tbp_age[12] => oldest_pch_req_with_priority.IN1
tbp_age[12] => oldest_rd_req_with_priority.IN1
tbp_age[12] => oldest_wr_req_with_priority.IN1
tbp_age[13] => oldest_act_req_with_priority.IN1
tbp_age[13] => oldest_pch_req_with_priority.IN1
tbp_age[13] => oldest_rd_req_with_priority.IN1
tbp_age[13] => oldest_wr_req_with_priority.IN1
tbp_age[14] => oldest_act_req_with_priority.IN1
tbp_age[14] => oldest_pch_req_with_priority.IN1
tbp_age[14] => oldest_rd_req_with_priority.IN1
tbp_age[14] => oldest_wr_req_with_priority.IN1
tbp_age[15] => oldest_act_req_with_priority.IN1
tbp_age[15] => oldest_pch_req_with_priority.IN1
tbp_age[15] => oldest_rd_req_with_priority.IN1
tbp_age[15] => oldest_wr_req_with_priority.IN1
tbp_priority[0] => ~NO_FANOUT~
tbp_priority[1] => ~NO_FANOUT~
tbp_priority[2] => ~NO_FANOUT~
tbp_priority[3] => ~NO_FANOUT~
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => act_req_with_priority[0].IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[0] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => act_req_with_priority[1].IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[1] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[2] => act_req_with_priority[2].IN1
can_activate[2] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_activate[3] => act_req_with_priority[3].IN1
can_activate[3] => oldest_act_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => pch_req_with_priority[0].IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[0] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => pch_req_with_priority[1].IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[1] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[2] => pch_req_with_priority[2].IN1
can_precharge[2] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_precharge[3] => pch_req_with_priority[3].IN1
can_precharge[3] => oldest_pch_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => wr_req_with_priority[0].IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[0] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => wr_req_with_priority[1].IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[1] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[2] => wr_req_with_priority[2].IN1
can_write[2] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_write[3] => wr_req_with_priority[3].IN1
can_write[3] => oldest_wr_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => rd_req_with_priority[0].IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[0] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => rd_req_with_priority[1].IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[1] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[2] => rd_req_with_priority[2].IN1
can_read[2] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => oldest_rd_req_with_priority.IN1
can_read[3] => rd_req_with_priority[3].IN1
can_read[3] => oldest_rd_req_with_priority.IN1
arb_do_write[0] <= <GND>
arb_do_write[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
arb_do_read[0] <= <GND>
arb_do_read[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[0] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_chop[1] <= granted_burst_chop.DB_MAX_OUTPUT_PORT_TYPE
arb_do_burst_terminate[0] <= <GND>
arb_do_burst_terminate[1] <= <GND>
arb_do_auto_precharge[0] <= <GND>
arb_do_auto_precharge[1] <= granted_ap.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[0] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_correct[1] <= granted_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[0] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_rmw_partial[1] <= granted_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
arb_do_activate[1] <= <GND>
arb_do_precharge[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge[1] <= <GND>
arb_do_precharge_all[0] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_precharge_all[1] <= sb_do_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[0] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_refresh[1] <= sb_do_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[0] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_self_refresh[1] <= sb_do_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[0] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_power_down[1] <= sb_do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[0] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_deep_pdown[1] <= sb_do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[0] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_zq_cal[1] <= sb_do_zq_cal[0].DB_MAX_OUTPUT_PORT_TYPE
arb_do_lmr[0] <= <GND>
arb_do_lmr[1] <= <GND>
arb_to_chipsel[0] <= granted_chipsel_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chipsel[1] <= granted_chipsel_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[0] <= granted_to_chip_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_chip[1] <= granted_to_chip_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[0] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[1] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[2] <= granted_bank_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[3] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[4] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_bank[5] <= granted_bank_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[0] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[1] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[2] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[3] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[4] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[5] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[6] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[7] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[8] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[9] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[10] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[11] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[12] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[13] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[14] <= granted_row_r.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[15] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[16] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[17] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[18] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[19] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[20] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[21] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[22] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[23] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[24] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[25] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[26] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[27] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[28] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_row[29] <= granted_row_c.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[0] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[1] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[2] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[3] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[4] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[5] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[6] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[7] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[8] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[9] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[10] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[11] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[12] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[13] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[14] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[15] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[16] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[17] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[18] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_to_col[19] <= granted_col.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[0] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[1] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[2] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[3] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[4] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[5] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[6] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_localid[7] <= granted_localid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[0] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[1] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[2] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_dataid[3] <= granted_dataid.DB_MAX_OUTPUT_PORT_TYPE
arb_size[0] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[1] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE
arb_size[2] <= granted_size.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
ctl_clk => doing_burst_terminate.CLK
ctl_clk => int_effective_size[0].CLK
ctl_clk => int_effective_size[1].CLK
ctl_clk => int_effective_size[2].CLK
ctl_clk => int_do_burst_terminate_r.CLK
ctl_clk => int_do_burst_terminate.CLK
ctl_clk => int_allow_terminate.CLK
ctl_clk => int_interrupt_disable_ready.CLK
ctl_clk => int_allow_interrupt.CLK
ctl_clk => n_prefetch[0].CLK
ctl_clk => n_prefetch[1].CLK
ctl_clk => n_prefetch[2].CLK
ctl_clk => delayed_dataid[0].CLK
ctl_clk => delayed_dataid[1].CLK
ctl_clk => delayed_dataid[2].CLK
ctl_clk => delayed_dataid[3].CLK
ctl_clk => delayed_do_rmw_partial[0].CLK
ctl_clk => delayed_do_rmw_partial[1].CLK
ctl_clk => delayed_do_rmw_correct[0].CLK
ctl_clk => delayed_do_rmw_correct[1].CLK
ctl_clk => last_is_read.CLK
ctl_clk => last_is_write.CLK
ctl_clk => delayed_doing.CLK
ctl_clk => max_burst_left[0].CLK
ctl_clk => max_burst_left[1].CLK
ctl_clk => max_burst_left[2].CLK
ctl_clk => max_burst_left[3].CLK
ctl_clk => delayed_valid.CLK
ctl_clk => burst_left[0].CLK
ctl_clk => burst_left[1].CLK
ctl_clk => burst_left[2].CLK
ctl_clk => burst_left[3].CLK
ctl_clk => address_left[0].CLK
ctl_clk => address_left[1].CLK
ctl_clk => address_left[2].CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[0].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[1].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[2].CLK
ctl_clk => max_local_burst_size_divide_2_and_minus_2[3].CLK
ctl_clk => max_local_burst_size_minus_2[0].CLK
ctl_clk => max_local_burst_size_minus_2[1].CLK
ctl_clk => max_local_burst_size_minus_2[2].CLK
ctl_clk => max_local_burst_size_minus_2[3].CLK
ctl_clk => max_local_burst_size_divide_2[0].CLK
ctl_clk => max_local_burst_size_divide_2[1].CLK
ctl_clk => max_local_burst_size_divide_2[2].CLK
ctl_clk => max_local_burst_size_divide_2[3].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => max_local_burst_size[3].CLK
ctl_clk => rdwr_to_chipsel[1].CLK
ctl_clk => rdwr_to_chip[1].CLK
ctl_clk => rdwr_to_chipsel[0].CLK
ctl_clk => rdwr_to_chip[0].CLK
ctl_clk => bg_effective_size[0]~reg0.CLK
ctl_clk => bg_effective_size[1]~reg0.CLK
ctl_clk => bg_effective_size[2]~reg0.CLK
ctl_clk => bg_interrupt_ready~reg0.CLK
ctl_clk => bg_rdwr_data_valid~reg0.CLK
ctl_clk => bg_doing_read~reg0.CLK
ctl_clk => bg_doing_write~reg0.CLK
ctl_clk => bg_do_burst_terminate[0]~reg0.CLK
ctl_clk => bg_do_burst_terminate[1]~reg0.CLK
ctl_clk => bg_do_burst_chop[0]~reg0.CLK
ctl_clk => bg_do_burst_chop[1]~reg0.CLK
ctl_clk => bg_dataid[0]~reg0.CLK
ctl_clk => bg_dataid[1]~reg0.CLK
ctl_clk => bg_dataid[2]~reg0.CLK
ctl_clk => bg_dataid[3]~reg0.CLK
ctl_clk => bg_to_col[0]~reg0.CLK
ctl_clk => bg_to_col[1]~reg0.CLK
ctl_clk => bg_to_col[2]~reg0.CLK
ctl_clk => bg_to_col[3]~reg0.CLK
ctl_clk => bg_to_col[4]~reg0.CLK
ctl_clk => bg_to_col[5]~reg0.CLK
ctl_clk => bg_to_col[6]~reg0.CLK
ctl_clk => bg_to_col[7]~reg0.CLK
ctl_clk => bg_to_col[8]~reg0.CLK
ctl_clk => bg_to_col[9]~reg0.CLK
ctl_clk => bg_to_col[10]~reg0.CLK
ctl_clk => bg_to_col[11]~reg0.CLK
ctl_clk => bg_to_col[12]~reg0.CLK
ctl_clk => bg_to_col[13]~reg0.CLK
ctl_clk => bg_to_col[14]~reg0.CLK
ctl_clk => bg_to_col[15]~reg0.CLK
ctl_clk => bg_to_col[16]~reg0.CLK
ctl_clk => bg_to_col[17]~reg0.CLK
ctl_clk => bg_to_col[18]~reg0.CLK
ctl_clk => bg_to_col[19]~reg0.CLK
ctl_clk => bg_size[0]~reg0.CLK
ctl_clk => bg_size[1]~reg0.CLK
ctl_clk => bg_size[2]~reg0.CLK
ctl_clk => bg_localid[0]~reg0.CLK
ctl_clk => bg_localid[1]~reg0.CLK
ctl_clk => bg_localid[2]~reg0.CLK
ctl_clk => bg_localid[3]~reg0.CLK
ctl_clk => bg_localid[4]~reg0.CLK
ctl_clk => bg_localid[5]~reg0.CLK
ctl_clk => bg_localid[6]~reg0.CLK
ctl_clk => bg_localid[7]~reg0.CLK
ctl_clk => bg_to_row[0]~reg0.CLK
ctl_clk => bg_to_row[1]~reg0.CLK
ctl_clk => bg_to_row[2]~reg0.CLK
ctl_clk => bg_to_row[3]~reg0.CLK
ctl_clk => bg_to_row[4]~reg0.CLK
ctl_clk => bg_to_row[5]~reg0.CLK
ctl_clk => bg_to_row[6]~reg0.CLK
ctl_clk => bg_to_row[7]~reg0.CLK
ctl_clk => bg_to_row[8]~reg0.CLK
ctl_clk => bg_to_row[9]~reg0.CLK
ctl_clk => bg_to_row[10]~reg0.CLK
ctl_clk => bg_to_row[11]~reg0.CLK
ctl_clk => bg_to_row[12]~reg0.CLK
ctl_clk => bg_to_row[13]~reg0.CLK
ctl_clk => bg_to_row[14]~reg0.CLK
ctl_clk => bg_to_row[15]~reg0.CLK
ctl_clk => bg_to_row[16]~reg0.CLK
ctl_clk => bg_to_row[17]~reg0.CLK
ctl_clk => bg_to_row[18]~reg0.CLK
ctl_clk => bg_to_row[19]~reg0.CLK
ctl_clk => bg_to_row[20]~reg0.CLK
ctl_clk => bg_to_row[21]~reg0.CLK
ctl_clk => bg_to_row[22]~reg0.CLK
ctl_clk => bg_to_row[23]~reg0.CLK
ctl_clk => bg_to_row[24]~reg0.CLK
ctl_clk => bg_to_row[25]~reg0.CLK
ctl_clk => bg_to_row[26]~reg0.CLK
ctl_clk => bg_to_row[27]~reg0.CLK
ctl_clk => bg_to_row[28]~reg0.CLK
ctl_clk => bg_to_row[29]~reg0.CLK
ctl_clk => bg_to_bank[0]~reg0.CLK
ctl_clk => bg_to_bank[1]~reg0.CLK
ctl_clk => bg_to_bank[2]~reg0.CLK
ctl_clk => bg_to_bank[3]~reg0.CLK
ctl_clk => bg_to_bank[4]~reg0.CLK
ctl_clk => bg_to_bank[5]~reg0.CLK
ctl_clk => bg_to_chipsel[0]~reg0.CLK
ctl_clk => bg_to_chipsel[1]~reg0.CLK
ctl_clk => bg_to_chip[0]~reg0.CLK
ctl_clk => bg_to_chip[1]~reg0.CLK
ctl_clk => bg_do_lmr[0]~reg0.CLK
ctl_clk => bg_do_lmr[1]~reg0.CLK
ctl_clk => bg_do_zq_cal[0]~reg0.CLK
ctl_clk => bg_do_zq_cal[1]~reg0.CLK
ctl_clk => bg_do_deep_pdown[0]~reg0.CLK
ctl_clk => bg_do_deep_pdown[1]~reg0.CLK
ctl_clk => bg_do_power_down[0]~reg0.CLK
ctl_clk => bg_do_power_down[1]~reg0.CLK
ctl_clk => bg_do_self_refresh[0]~reg0.CLK
ctl_clk => bg_do_self_refresh[1]~reg0.CLK
ctl_clk => bg_do_refresh[0]~reg0.CLK
ctl_clk => bg_do_refresh[1]~reg0.CLK
ctl_clk => bg_do_precharge_all[0]~reg0.CLK
ctl_clk => bg_do_precharge_all[1]~reg0.CLK
ctl_clk => bg_do_precharge[0]~reg0.CLK
ctl_clk => bg_do_precharge[1]~reg0.CLK
ctl_clk => bg_do_activate[0]~reg0.CLK
ctl_clk => bg_do_activate[1]~reg0.CLK
ctl_clk => bg_do_rmw_partial[0]~reg0.CLK
ctl_clk => bg_do_rmw_partial[1]~reg0.CLK
ctl_clk => bg_do_rmw_correct[0]~reg0.CLK
ctl_clk => bg_do_rmw_correct[1]~reg0.CLK
ctl_clk => bg_do_auto_precharge[0]~reg0.CLK
ctl_clk => bg_do_auto_precharge[1]~reg0.CLK
ctl_clk => bg_do_read[0]~reg0.CLK
ctl_clk => bg_do_read[1]~reg0.CLK
ctl_clk => bg_do_write[0]~reg0.CLK
ctl_clk => bg_do_write[1]~reg0.CLK
ctl_reset_n => bg_effective_size[0]~reg0.ACLR
ctl_reset_n => bg_effective_size[1]~reg0.ACLR
ctl_reset_n => bg_effective_size[2]~reg0.ACLR
ctl_reset_n => bg_interrupt_ready~reg0.ACLR
ctl_reset_n => bg_rdwr_data_valid~reg0.ACLR
ctl_reset_n => bg_doing_read~reg0.ACLR
ctl_reset_n => bg_doing_write~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_terminate[1]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[0]~reg0.ACLR
ctl_reset_n => bg_do_burst_chop[1]~reg0.ACLR
ctl_reset_n => bg_dataid[0]~reg0.ACLR
ctl_reset_n => bg_dataid[1]~reg0.ACLR
ctl_reset_n => bg_dataid[2]~reg0.ACLR
ctl_reset_n => bg_dataid[3]~reg0.ACLR
ctl_reset_n => bg_to_col[0]~reg0.ACLR
ctl_reset_n => bg_to_col[1]~reg0.ACLR
ctl_reset_n => bg_to_col[2]~reg0.ACLR
ctl_reset_n => bg_to_col[3]~reg0.ACLR
ctl_reset_n => bg_to_col[4]~reg0.ACLR
ctl_reset_n => bg_to_col[5]~reg0.ACLR
ctl_reset_n => bg_to_col[6]~reg0.ACLR
ctl_reset_n => bg_to_col[7]~reg0.ACLR
ctl_reset_n => bg_to_col[8]~reg0.ACLR
ctl_reset_n => bg_to_col[9]~reg0.ACLR
ctl_reset_n => bg_to_col[10]~reg0.ACLR
ctl_reset_n => bg_to_col[11]~reg0.ACLR
ctl_reset_n => bg_to_col[12]~reg0.ACLR
ctl_reset_n => bg_to_col[13]~reg0.ACLR
ctl_reset_n => bg_to_col[14]~reg0.ACLR
ctl_reset_n => bg_to_col[15]~reg0.ACLR
ctl_reset_n => bg_to_col[16]~reg0.ACLR
ctl_reset_n => bg_to_col[17]~reg0.ACLR
ctl_reset_n => bg_to_col[18]~reg0.ACLR
ctl_reset_n => bg_to_col[19]~reg0.ACLR
ctl_reset_n => bg_size[0]~reg0.ACLR
ctl_reset_n => bg_size[1]~reg0.ACLR
ctl_reset_n => bg_size[2]~reg0.ACLR
ctl_reset_n => bg_localid[0]~reg0.ACLR
ctl_reset_n => bg_localid[1]~reg0.ACLR
ctl_reset_n => bg_localid[2]~reg0.ACLR
ctl_reset_n => bg_localid[3]~reg0.ACLR
ctl_reset_n => bg_localid[4]~reg0.ACLR
ctl_reset_n => bg_localid[5]~reg0.ACLR
ctl_reset_n => bg_localid[6]~reg0.ACLR
ctl_reset_n => bg_localid[7]~reg0.ACLR
ctl_reset_n => bg_to_row[0]~reg0.ACLR
ctl_reset_n => bg_to_row[1]~reg0.ACLR
ctl_reset_n => bg_to_row[2]~reg0.ACLR
ctl_reset_n => bg_to_row[3]~reg0.ACLR
ctl_reset_n => bg_to_row[4]~reg0.ACLR
ctl_reset_n => bg_to_row[5]~reg0.ACLR
ctl_reset_n => bg_to_row[6]~reg0.ACLR
ctl_reset_n => bg_to_row[7]~reg0.ACLR
ctl_reset_n => bg_to_row[8]~reg0.ACLR
ctl_reset_n => bg_to_row[9]~reg0.ACLR
ctl_reset_n => bg_to_row[10]~reg0.ACLR
ctl_reset_n => bg_to_row[11]~reg0.ACLR
ctl_reset_n => bg_to_row[12]~reg0.ACLR
ctl_reset_n => bg_to_row[13]~reg0.ACLR
ctl_reset_n => bg_to_row[14]~reg0.ACLR
ctl_reset_n => bg_to_row[15]~reg0.ACLR
ctl_reset_n => bg_to_row[16]~reg0.ACLR
ctl_reset_n => bg_to_row[17]~reg0.ACLR
ctl_reset_n => bg_to_row[18]~reg0.ACLR
ctl_reset_n => bg_to_row[19]~reg0.ACLR
ctl_reset_n => bg_to_row[20]~reg0.ACLR
ctl_reset_n => bg_to_row[21]~reg0.ACLR
ctl_reset_n => bg_to_row[22]~reg0.ACLR
ctl_reset_n => bg_to_row[23]~reg0.ACLR
ctl_reset_n => bg_to_row[24]~reg0.ACLR
ctl_reset_n => bg_to_row[25]~reg0.ACLR
ctl_reset_n => bg_to_row[26]~reg0.ACLR
ctl_reset_n => bg_to_row[27]~reg0.ACLR
ctl_reset_n => bg_to_row[28]~reg0.ACLR
ctl_reset_n => bg_to_row[29]~reg0.ACLR
ctl_reset_n => bg_to_bank[0]~reg0.ACLR
ctl_reset_n => bg_to_bank[1]~reg0.ACLR
ctl_reset_n => bg_to_bank[2]~reg0.ACLR
ctl_reset_n => bg_to_bank[3]~reg0.ACLR
ctl_reset_n => bg_to_bank[4]~reg0.ACLR
ctl_reset_n => bg_to_bank[5]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[0]~reg0.ACLR
ctl_reset_n => bg_to_chipsel[1]~reg0.ACLR
ctl_reset_n => bg_to_chip[0]~reg0.ACLR
ctl_reset_n => bg_to_chip[1]~reg0.ACLR
ctl_reset_n => bg_do_lmr[0]~reg0.ACLR
ctl_reset_n => bg_do_lmr[1]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => bg_do_zq_cal[1]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => bg_do_deep_pdown[1]~reg0.ACLR
ctl_reset_n => bg_do_power_down[0]~reg0.ACLR
ctl_reset_n => bg_do_power_down[1]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_self_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_refresh[0]~reg0.ACLR
ctl_reset_n => bg_do_refresh[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge_all[1]~reg0.ACLR
ctl_reset_n => bg_do_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_activate[0]~reg0.ACLR
ctl_reset_n => bg_do_activate[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_partial[1]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[0]~reg0.ACLR
ctl_reset_n => bg_do_rmw_correct[1]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[0]~reg0.ACLR
ctl_reset_n => bg_do_auto_precharge[1]~reg0.ACLR
ctl_reset_n => bg_do_read[0]~reg0.ACLR
ctl_reset_n => bg_do_read[1]~reg0.ACLR
ctl_reset_n => bg_do_write[0]~reg0.ACLR
ctl_reset_n => bg_do_write[1]~reg0.ACLR
ctl_reset_n => rdwr_to_chipsel[0].ACLR
ctl_reset_n => rdwr_to_chip[0].ACLR
ctl_reset_n => rdwr_to_chipsel[1].ACLR
ctl_reset_n => rdwr_to_chip[1].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => max_local_burst_size[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2_and_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_minus_2[0].ACLR
ctl_reset_n => max_local_burst_size_minus_2[1].ACLR
ctl_reset_n => max_local_burst_size_minus_2[2].ACLR
ctl_reset_n => max_local_burst_size_minus_2[3].ACLR
ctl_reset_n => max_local_burst_size_divide_2[0].ACLR
ctl_reset_n => max_local_burst_size_divide_2[1].ACLR
ctl_reset_n => max_local_burst_size_divide_2[2].ACLR
ctl_reset_n => max_local_burst_size_divide_2[3].ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => address_left[0].ACLR
ctl_reset_n => address_left[1].ACLR
ctl_reset_n => address_left[2].ACLR
ctl_reset_n => burst_left[0].ACLR
ctl_reset_n => burst_left[1].ACLR
ctl_reset_n => burst_left[2].ACLR
ctl_reset_n => burst_left[3].ACLR
ctl_reset_n => delayed_valid.ACLR
ctl_reset_n => max_burst_left[0].ACLR
ctl_reset_n => max_burst_left[1].ACLR
ctl_reset_n => max_burst_left[2].ACLR
ctl_reset_n => max_burst_left[3].ACLR
ctl_reset_n => delayed_doing.ACLR
ctl_reset_n => last_is_read.ACLR
ctl_reset_n => last_is_write.ACLR
ctl_reset_n => delayed_do_rmw_partial[0].ACLR
ctl_reset_n => delayed_do_rmw_partial[1].ACLR
ctl_reset_n => delayed_do_rmw_correct[0].ACLR
ctl_reset_n => delayed_do_rmw_correct[1].ACLR
ctl_reset_n => delayed_dataid[0].ACLR
ctl_reset_n => delayed_dataid[1].ACLR
ctl_reset_n => delayed_dataid[2].ACLR
ctl_reset_n => delayed_dataid[3].ACLR
ctl_reset_n => n_prefetch[0].ACLR
ctl_reset_n => n_prefetch[1].ACLR
ctl_reset_n => n_prefetch[2].ACLR
ctl_reset_n => int_allow_interrupt.PRESET
ctl_reset_n => int_interrupt_disable_ready.ACLR
ctl_reset_n => int_do_burst_terminate.ACLR
ctl_reset_n => int_allow_terminate.ACLR
ctl_reset_n => int_do_burst_terminate_r.ACLR
ctl_reset_n => int_effective_size[0].ACLR
ctl_reset_n => int_effective_size[1].ACLR
ctl_reset_n => int_effective_size[2].ACLR
ctl_reset_n => doing_burst_terminate.ACLR
cfg_type[0] => Equal5.IN2
cfg_type[0] => Equal11.IN1
cfg_type[0] => Equal12.IN2
cfg_type[1] => Equal5.IN0
cfg_type[1] => Equal11.IN0
cfg_type[1] => Equal12.IN1
cfg_type[2] => Equal5.IN1
cfg_type[2] => Equal11.IN2
cfg_type[2] => Equal12.IN0
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => max_local_burst_size[0].DATAIN
cfg_burst_length[3] => max_local_burst_size[1].DATAIN
cfg_burst_length[4] => max_local_burst_size[2].DATAIN
cfg_tccd[0] => ~NO_FANOUT~
cfg_tccd[1] => n_prefetch[0].DATAIN
cfg_tccd[2] => n_prefetch[1].DATAIN
cfg_tccd[3] => n_prefetch[2].DATAIN
cfg_enable_burst_interrupt[0] => always40.IN1
cfg_enable_burst_terminate[0] => always47.IN1
arb_do_write[0] => always2.IN0
arb_do_write[0] => WideOr1.IN0
arb_do_write[0] => bg_do_write[0]~reg0.DATAIN
arb_do_write[0] => bg_do_write_combi[0].DATAIN
arb_do_write[1] => always3.IN0
arb_do_write[1] => WideOr1.IN1
arb_do_write[1] => bg_do_write[1]~reg0.DATAIN
arb_do_write[1] => bg_do_write_combi[1].DATAIN
arb_do_read[0] => always2.IN1
arb_do_read[0] => WideOr2.IN0
arb_do_read[0] => bg_do_read[0]~reg0.DATAIN
arb_do_read[0] => bg_do_read_combi[0].DATAIN
arb_do_read[1] => always3.IN1
arb_do_read[1] => WideOr2.IN1
arb_do_read[1] => bg_do_read[1]~reg0.DATAIN
arb_do_read[1] => bg_do_read_combi[1].DATAIN
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => max_burst_left.OUTPUTSELECT
arb_do_burst_chop[0] => WideOr11.IN0
arb_do_burst_chop[0] => bg_do_burst_chop[0]~reg0.DATAIN
arb_do_burst_chop[0] => bg_do_burst_chop_combi[0].DATAIN
arb_do_burst_chop[1] => WideOr11.IN1
arb_do_burst_chop[1] => bg_do_burst_chop[1]~reg0.DATAIN
arb_do_burst_chop[1] => bg_do_burst_chop_combi[1].DATAIN
arb_do_burst_terminate[0] => ~NO_FANOUT~
arb_do_burst_terminate[1] => ~NO_FANOUT~
arb_do_auto_precharge[0] => WideOr10.IN0
arb_do_auto_precharge[0] => bg_do_auto_precharge[0]~reg0.DATAIN
arb_do_auto_precharge[1] => WideOr10.IN1
arb_do_auto_precharge[1] => bg_do_auto_precharge[1]~reg0.DATAIN
arb_do_rmw_correct[0] => combined_do_rmw_correct[0].DATAB
arb_do_rmw_correct[0] => delayed_do_rmw_correct[0].DATAIN
arb_do_rmw_correct[1] => combined_do_rmw_correct[1].DATAB
arb_do_rmw_correct[1] => delayed_do_rmw_correct[1].DATAIN
arb_do_rmw_partial[0] => combined_do_rmw_partial[0].DATAB
arb_do_rmw_partial[0] => delayed_do_rmw_partial[0].DATAIN
arb_do_rmw_partial[1] => combined_do_rmw_partial[1].DATAB
arb_do_rmw_partial[1] => delayed_do_rmw_partial[1].DATAIN
arb_do_activate[0] => bg_do_activate[0]~reg0.DATAIN
arb_do_activate[0] => bg_do_activate_combi[0].DATAIN
arb_do_activate[1] => bg_do_activate[1]~reg0.DATAIN
arb_do_activate[1] => bg_do_activate_combi[1].DATAIN
arb_do_precharge[0] => bg_do_precharge[0]~reg0.DATAIN
arb_do_precharge[0] => bg_do_precharge_combi[0].DATAIN
arb_do_precharge[1] => bg_do_precharge[1]~reg0.DATAIN
arb_do_precharge[1] => bg_do_precharge_combi[1].DATAIN
arb_do_precharge_all[0] => WideOr3.IN0
arb_do_precharge_all[0] => bg_do_precharge_all[0]~reg0.DATAIN
arb_do_precharge_all[1] => WideOr3.IN1
arb_do_precharge_all[1] => bg_do_precharge_all[1]~reg0.DATAIN
arb_do_refresh[0] => WideOr4.IN0
arb_do_refresh[0] => bg_do_refresh[0]~reg0.DATAIN
arb_do_refresh[1] => WideOr4.IN1
arb_do_refresh[1] => bg_do_refresh[1]~reg0.DATAIN
arb_do_self_refresh[0] => WideOr5.IN0
arb_do_self_refresh[0] => bg_do_self_refresh[0]~reg0.DATAIN
arb_do_self_refresh[1] => WideOr5.IN1
arb_do_self_refresh[1] => bg_do_self_refresh[1]~reg0.DATAIN
arb_do_power_down[0] => WideOr6.IN0
arb_do_power_down[0] => bg_do_power_down[0]~reg0.DATAIN
arb_do_power_down[1] => WideOr6.IN1
arb_do_power_down[1] => bg_do_power_down[1]~reg0.DATAIN
arb_do_deep_pdown[0] => WideOr7.IN0
arb_do_deep_pdown[0] => bg_do_deep_pdown[0]~reg0.DATAIN
arb_do_deep_pdown[1] => WideOr7.IN1
arb_do_deep_pdown[1] => bg_do_deep_pdown[1]~reg0.DATAIN
arb_do_zq_cal[0] => WideOr8.IN0
arb_do_zq_cal[0] => bg_do_zq_cal[0]~reg0.DATAIN
arb_do_zq_cal[1] => WideOr8.IN1
arb_do_zq_cal[1] => bg_do_zq_cal[1]~reg0.DATAIN
arb_do_lmr[0] => WideOr9.IN0
arb_do_lmr[0] => bg_do_lmr[0]~reg0.DATAIN
arb_do_lmr[1] => WideOr9.IN1
arb_do_lmr[1] => bg_do_lmr[1]~reg0.DATAIN
arb_to_chipsel[0] => modified_to_chipsel[0].DATAA
arb_to_chipsel[0] => rdwr_to_chipsel[0].DATAIN
arb_to_chipsel[1] => modified_to_chipsel[1].DATAA
arb_to_chipsel[1] => rdwr_to_chipsel[1].DATAIN
arb_to_chip[0] => modified_to_chip.IN1
arb_to_chip[0] => modified_to_chip.DATAA
arb_to_chip[0] => rdwr_to_chip[0].DATAIN
arb_to_chip[1] => modified_to_chip.IN1
arb_to_chip[1] => modified_to_chip.DATAA
arb_to_chip[1] => rdwr_to_chip[1].DATAIN
arb_to_bank[0] => bg_to_bank[0]~reg0.DATAIN
arb_to_bank[1] => bg_to_bank[1]~reg0.DATAIN
arb_to_bank[2] => bg_to_bank[2]~reg0.DATAIN
arb_to_bank[3] => bg_to_bank[3]~reg0.DATAIN
arb_to_bank[4] => bg_to_bank[4]~reg0.DATAIN
arb_to_bank[5] => bg_to_bank[5]~reg0.DATAIN
arb_to_row[0] => bg_to_row[0]~reg0.DATAIN
arb_to_row[1] => bg_to_row[1]~reg0.DATAIN
arb_to_row[2] => bg_to_row[2]~reg0.DATAIN
arb_to_row[3] => bg_to_row[3]~reg0.DATAIN
arb_to_row[4] => bg_to_row[4]~reg0.DATAIN
arb_to_row[5] => bg_to_row[5]~reg0.DATAIN
arb_to_row[6] => bg_to_row[6]~reg0.DATAIN
arb_to_row[7] => bg_to_row[7]~reg0.DATAIN
arb_to_row[8] => bg_to_row[8]~reg0.DATAIN
arb_to_row[9] => bg_to_row[9]~reg0.DATAIN
arb_to_row[10] => bg_to_row[10]~reg0.DATAIN
arb_to_row[11] => bg_to_row[11]~reg0.DATAIN
arb_to_row[12] => bg_to_row[12]~reg0.DATAIN
arb_to_row[13] => bg_to_row[13]~reg0.DATAIN
arb_to_row[14] => bg_to_row[14]~reg0.DATAIN
arb_to_row[15] => bg_to_row[15]~reg0.DATAIN
arb_to_row[16] => bg_to_row[16]~reg0.DATAIN
arb_to_row[17] => bg_to_row[17]~reg0.DATAIN
arb_to_row[18] => bg_to_row[18]~reg0.DATAIN
arb_to_row[19] => bg_to_row[19]~reg0.DATAIN
arb_to_row[20] => bg_to_row[20]~reg0.DATAIN
arb_to_row[21] => bg_to_row[21]~reg0.DATAIN
arb_to_row[22] => bg_to_row[22]~reg0.DATAIN
arb_to_row[23] => bg_to_row[23]~reg0.DATAIN
arb_to_row[24] => bg_to_row[24]~reg0.DATAIN
arb_to_row[25] => bg_to_row[25]~reg0.DATAIN
arb_to_row[26] => bg_to_row[26]~reg0.DATAIN
arb_to_row[27] => bg_to_row[27]~reg0.DATAIN
arb_to_row[28] => bg_to_row[28]~reg0.DATAIN
arb_to_row[29] => bg_to_row[29]~reg0.DATAIN
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[0] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[1] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => modified_to_col.DATAA
arb_to_col[2] => modified_to_col.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[2] => int_col_address.DATAB
arb_to_col[3] => modified_to_col.DATAA
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col.DATAB
arb_to_col[3] => modified_to_col[3].DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[3] => int_col_address.DATAB
arb_to_col[4] => modified_to_col.DATAA
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col.DATAB
arb_to_col[4] => modified_to_col[4].DATAB
arb_to_col[4] => int_col_address.DATAB
arb_to_col[5] => bg_to_col[5]~reg0.DATAIN
arb_to_col[6] => bg_to_col[6]~reg0.DATAIN
arb_to_col[7] => bg_to_col[7]~reg0.DATAIN
arb_to_col[8] => bg_to_col[8]~reg0.DATAIN
arb_to_col[9] => bg_to_col[9]~reg0.DATAIN
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[10] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[11] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[12] => modified_to_col.DATAA
arb_to_col[12] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAA
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col.DATAB
arb_to_col[13] => modified_to_col[13].DATAB
arb_to_col[14] => modified_to_col.DATAA
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col.DATAB
arb_to_col[14] => modified_to_col[14].DATAB
arb_to_col[15] => bg_to_col[15]~reg0.DATAIN
arb_to_col[16] => bg_to_col[16]~reg0.DATAIN
arb_to_col[17] => bg_to_col[17]~reg0.DATAIN
arb_to_col[18] => bg_to_col[18]~reg0.DATAIN
arb_to_col[19] => bg_to_col[19]~reg0.DATAIN
arb_localid[0] => bg_localid[0]~reg0.DATAIN
arb_localid[1] => bg_localid[1]~reg0.DATAIN
arb_localid[2] => bg_localid[2]~reg0.DATAIN
arb_localid[3] => bg_localid[3]~reg0.DATAIN
arb_localid[4] => bg_localid[4]~reg0.DATAIN
arb_localid[5] => bg_localid[5]~reg0.DATAIN
arb_localid[6] => bg_localid[6]~reg0.DATAIN
arb_localid[7] => bg_localid[7]~reg0.DATAIN
arb_dataid[0] => combined_dataid[0].DATAB
arb_dataid[0] => delayed_dataid[0].DATAIN
arb_dataid[1] => combined_dataid[1].DATAB
arb_dataid[1] => delayed_dataid[1].DATAIN
arb_dataid[2] => combined_dataid[2].DATAB
arb_dataid[2] => delayed_dataid[2].DATAIN
arb_dataid[3] => combined_dataid[3].DATAB
arb_dataid[3] => delayed_dataid[3].DATAIN
arb_size[0] => LessThan1.IN6
arb_size[0] => burst_left.DATAB
arb_size[0] => Add5.IN6
arb_size[0] => burst_left.DATAA
arb_size[0] => bg_size[0]~reg0.DATAIN
arb_size[0] => Equal9.IN0
arb_size[1] => LessThan1.IN5
arb_size[1] => Add4.IN4
arb_size[1] => Add5.IN5
arb_size[1] => burst_left.DATAA
arb_size[1] => bg_size[1]~reg0.DATAIN
arb_size[1] => Equal9.IN2
arb_size[2] => LessThan1.IN4
arb_size[2] => Add4.IN3
arb_size[2] => Add5.IN4
arb_size[2] => burst_left.DATAA
arb_size[2] => bg_size[2]~reg0.DATAIN
arb_size[2] => Equal9.IN1
bg_do_write_combi[0] <= arb_do_write[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_write_combi[1] <= arb_do_write[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[0] <= arb_do_read[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read_combi[1] <= arb_do_read[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[0] <= arb_do_burst_chop[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop_combi[1] <= arb_do_burst_chop[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate_combi[0] <= <GND>
bg_do_burst_terminate_combi[1] <= do_burst_terminate.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[0] <= arb_do_activate[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate_combi[1] <= arb_do_activate[1].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[0] <= arb_do_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_combi[1] <= arb_do_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[0] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip_combi[1] <= modified_to_chip.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[0] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[1] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size_combi[2] <= effective_size.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready_combi <= interrupt_ready.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[0] <= bg_do_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_write[1] <= bg_do_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] <= bg_do_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[1] <= bg_do_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[0] <= bg_do_burst_chop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_chop[1] <= bg_do_burst_chop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[0] <= bg_do_burst_terminate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_burst_terminate[1] <= bg_do_burst_terminate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[0] <= bg_do_auto_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_auto_precharge[1] <= bg_do_auto_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[0] <= bg_do_rmw_correct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_correct[1] <= bg_do_rmw_correct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[0] <= bg_do_rmw_partial[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_rmw_partial[1] <= bg_do_rmw_partial[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[0] <= bg_do_activate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_activate[1] <= bg_do_activate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[0] <= bg_do_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge[1] <= bg_do_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[0] <= bg_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_precharge_all[1] <= bg_do_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[0] <= bg_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_refresh[1] <= bg_do_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[0] <= bg_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_self_refresh[1] <= bg_do_self_refresh[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[0] <= bg_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_power_down[1] <= bg_do_power_down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[0] <= bg_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_deep_pdown[1] <= bg_do_deep_pdown[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[0] <= bg_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_zq_cal[1] <= bg_do_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[0] <= bg_do_lmr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_lmr[1] <= bg_do_lmr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[0] <= bg_to_chipsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chipsel[1] <= bg_to_chipsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[0] <= bg_to_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_chip[1] <= bg_to_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[0] <= bg_to_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[1] <= bg_to_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[2] <= bg_to_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[3] <= bg_to_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[4] <= bg_to_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_bank[5] <= bg_to_bank[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[0] <= bg_to_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[1] <= bg_to_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[2] <= bg_to_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[3] <= bg_to_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[4] <= bg_to_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[5] <= bg_to_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[6] <= bg_to_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[7] <= bg_to_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[8] <= bg_to_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[9] <= bg_to_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[10] <= bg_to_row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[11] <= bg_to_row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[12] <= bg_to_row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[13] <= bg_to_row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[14] <= bg_to_row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[15] <= bg_to_row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[16] <= bg_to_row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[17] <= bg_to_row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[18] <= bg_to_row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[19] <= bg_to_row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[20] <= bg_to_row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[21] <= bg_to_row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[22] <= bg_to_row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[23] <= bg_to_row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[24] <= bg_to_row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[25] <= bg_to_row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[26] <= bg_to_row[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[27] <= bg_to_row[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[28] <= bg_to_row[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_row[29] <= bg_to_row[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[0] <= bg_to_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[1] <= bg_to_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[2] <= bg_to_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[3] <= bg_to_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[4] <= bg_to_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[5] <= bg_to_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[6] <= bg_to_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[7] <= bg_to_col[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[8] <= bg_to_col[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[9] <= bg_to_col[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[10] <= bg_to_col[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[11] <= bg_to_col[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[12] <= bg_to_col[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[13] <= bg_to_col[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[14] <= bg_to_col[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[15] <= bg_to_col[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[16] <= bg_to_col[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[17] <= bg_to_col[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[18] <= bg_to_col[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_to_col[19] <= bg_to_col[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_write <= bg_doing_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_doing_read <= bg_doing_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_rdwr_data_valid <= bg_rdwr_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_interrupt_ready <= bg_interrupt_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[0] <= bg_localid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[1] <= bg_localid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[2] <= bg_localid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[3] <= bg_localid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[4] <= bg_localid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[5] <= bg_localid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[6] <= bg_localid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_localid[7] <= bg_localid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[0] <= bg_dataid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[1] <= bg_dataid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[2] <= bg_dataid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_dataid[3] <= bg_dataid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[0] <= bg_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[1] <= bg_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_size[2] <= bg_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[0] <= bg_effective_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[1] <= bg_effective_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_effective_size[2] <= bg_effective_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n => ctl_reset_n.IN4
ctl_cal_success => ctl_cal_success.IN2
cfg_type[0] => cfg_type[0].IN4
cfg_type[1] => cfg_type[1].IN4
cfg_type[2] => cfg_type[2].IN4
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN2
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN2
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN2
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN2
cfg_add_lat[0] => cfg_add_lat[0].IN2
cfg_add_lat[1] => cfg_add_lat[1].IN2
cfg_add_lat[2] => cfg_add_lat[2].IN2
cfg_add_lat[3] => cfg_add_lat[3].IN2
cfg_write_odt_chip[0] => cfg_write_odt_chip[0].IN2
cfg_read_odt_chip[0] => cfg_read_odt_chip[0].IN2
cfg_burst_length[0] => cfg_burst_length[0].IN2
cfg_burst_length[1] => cfg_burst_length[1].IN2
cfg_burst_length[2] => cfg_burst_length[2].IN2
cfg_burst_length[3] => cfg_burst_length[3].IN2
cfg_burst_length[4] => cfg_burst_length[4].IN2
cfg_output_regd_for_afi_output[0] => cfg_output_regd_for_afi_output[0].IN4
cfg_output_regd_for_afi_output[1] => cfg_output_regd_for_afi_output[1].IN4
bg_do_write[0] => int_bg_do_write[0].IN2
bg_do_write[1] => int_bg_do_write[1].IN2
bg_do_read[0] => int_bg_do_read[0].IN2
bg_do_read[1] => int_bg_do_read[1].IN2
bg_do_burst_chop[0] => int_bg_do_burst_chop[0].IN2
bg_do_burst_chop[1] => int_bg_do_burst_chop[1].IN2
bg_do_burst_terminate[0] => int_bg_do_burst_terminate[0].IN1
bg_do_burst_terminate[1] => int_bg_do_burst_terminate[1].IN1
bg_do_auto_precharge[0] => int_bg_do_auto_precharge[0].IN1
bg_do_auto_precharge[1] => int_bg_do_auto_precharge[1].IN1
bg_do_activate[0] => int_bg_do_activate[0].IN1
bg_do_activate[1] => int_bg_do_activate[1].IN1
bg_do_precharge[0] => int_bg_do_precharge[0].IN1
bg_do_precharge[1] => int_bg_do_precharge[1].IN1
bg_do_precharge_all[0] => ~NO_FANOUT~
bg_do_precharge_all[1] => int_bg_do_precharge_all[1][0].IN1
bg_do_refresh[0] => ~NO_FANOUT~
bg_do_refresh[1] => int_bg_do_refresh[1][0].IN1
bg_do_self_refresh[0] => int_bg_do_self_refresh.IN1
bg_do_self_refresh[0] => bg_do_self_refresh_r[0].DATAIN
bg_do_self_refresh[1] => int_bg_do_self_refresh[1][0].IN1
bg_do_power_down[0] => int_bg_do_power_down[0][0].IN1
bg_do_power_down[1] => int_bg_do_power_down[1][0].IN1
bg_do_deep_pdown[0] => int_bg_do_deep_pdown.IN1
bg_do_deep_pdown[0] => bg_do_deep_pdown_r[0].DATAIN
bg_do_deep_pdown[1] => int_bg_do_deep_pdown[1][0].IN1
bg_do_rmw_correct[0] => ~NO_FANOUT~
bg_do_rmw_correct[1] => ~NO_FANOUT~
bg_do_rmw_partial[0] => ~NO_FANOUT~
bg_do_rmw_partial[1] => ~NO_FANOUT~
bg_do_lmr_read => ~NO_FANOUT~
bg_do_refresh_1bank => ~NO_FANOUT~
bg_do_zq_cal[0] => ~NO_FANOUT~
bg_do_zq_cal[1] => int_bg_do_zq_cal[1][0].IN1
bg_do_lmr[0] => ~NO_FANOUT~
bg_do_lmr[1] => int_bg_do_lmr[1].IN1
bg_localid[0] => ~NO_FANOUT~
bg_localid[1] => ~NO_FANOUT~
bg_localid[2] => ~NO_FANOUT~
bg_localid[3] => ~NO_FANOUT~
bg_localid[4] => ~NO_FANOUT~
bg_localid[5] => ~NO_FANOUT~
bg_localid[6] => ~NO_FANOUT~
bg_localid[7] => ~NO_FANOUT~
bg_dataid[0] => ~NO_FANOUT~
bg_dataid[1] => ~NO_FANOUT~
bg_dataid[2] => ~NO_FANOUT~
bg_dataid[3] => ~NO_FANOUT~
bg_size[0] => ~NO_FANOUT~
bg_size[1] => ~NO_FANOUT~
bg_size[2] => ~NO_FANOUT~
bg_to_chip[0] => int_bg_to_chip[0][0].IN2
bg_to_chip[1] => int_bg_to_chip[1][0].IN2
bg_to_bank[0] => int_bg_to_bank[0][0].IN1
bg_to_bank[1] => int_bg_to_bank[0][1].IN1
bg_to_bank[2] => int_bg_to_bank[0][2].IN1
bg_to_bank[3] => int_bg_to_bank[1][0].IN1
bg_to_bank[4] => int_bg_to_bank[1][1].IN1
bg_to_bank[5] => int_bg_to_bank[1][2].IN1
bg_to_row[0] => int_bg_to_row[0][0].IN1
bg_to_row[1] => int_bg_to_row[0][1].IN1
bg_to_row[2] => int_bg_to_row[0][2].IN1
bg_to_row[3] => int_bg_to_row[0][3].IN1
bg_to_row[4] => int_bg_to_row[0][4].IN1
bg_to_row[5] => int_bg_to_row[0][5].IN1
bg_to_row[6] => int_bg_to_row[0][6].IN1
bg_to_row[7] => int_bg_to_row[0][7].IN1
bg_to_row[8] => int_bg_to_row[0][8].IN1
bg_to_row[9] => int_bg_to_row[0][9].IN1
bg_to_row[10] => int_bg_to_row[0][10].IN1
bg_to_row[11] => int_bg_to_row[0][11].IN1
bg_to_row[12] => int_bg_to_row[0][12].IN1
bg_to_row[13] => int_bg_to_row[0][13].IN1
bg_to_row[14] => int_bg_to_row[0][14].IN1
bg_to_row[15] => int_bg_to_row[1][0].IN1
bg_to_row[16] => int_bg_to_row[1][1].IN1
bg_to_row[17] => int_bg_to_row[1][2].IN1
bg_to_row[18] => int_bg_to_row[1][3].IN1
bg_to_row[19] => int_bg_to_row[1][4].IN1
bg_to_row[20] => int_bg_to_row[1][5].IN1
bg_to_row[21] => int_bg_to_row[1][6].IN1
bg_to_row[22] => int_bg_to_row[1][7].IN1
bg_to_row[23] => int_bg_to_row[1][8].IN1
bg_to_row[24] => int_bg_to_row[1][9].IN1
bg_to_row[25] => int_bg_to_row[1][10].IN1
bg_to_row[26] => int_bg_to_row[1][11].IN1
bg_to_row[27] => int_bg_to_row[1][12].IN1
bg_to_row[28] => int_bg_to_row[1][13].IN1
bg_to_row[29] => int_bg_to_row[1][14].IN1
bg_to_col[0] => int_bg_to_col[0][0].IN1
bg_to_col[1] => int_bg_to_col[0][1].IN1
bg_to_col[2] => int_bg_to_col[0][2].IN1
bg_to_col[3] => int_bg_to_col[0][3].IN1
bg_to_col[4] => int_bg_to_col[0][4].IN1
bg_to_col[5] => int_bg_to_col[0][5].IN1
bg_to_col[6] => int_bg_to_col[0][6].IN1
bg_to_col[7] => int_bg_to_col[0][7].IN1
bg_to_col[8] => int_bg_to_col[0][8].IN1
bg_to_col[9] => int_bg_to_col[0][9].IN1
bg_to_col[10] => int_bg_to_col[1][0].IN1
bg_to_col[11] => int_bg_to_col[1][1].IN1
bg_to_col[12] => int_bg_to_col[1][2].IN1
bg_to_col[13] => int_bg_to_col[1][3].IN1
bg_to_col[14] => int_bg_to_col[1][4].IN1
bg_to_col[15] => int_bg_to_col[1][5].IN1
bg_to_col[16] => int_bg_to_col[1][6].IN1
bg_to_col[17] => int_bg_to_col[1][7].IN1
bg_to_col[18] => int_bg_to_col[1][8].IN1
bg_to_col[19] => int_bg_to_col[1][9].IN1
bg_to_lmr[0] => bg_to_lmr[0].IN2
bg_to_lmr[1] => bg_to_lmr[1].IN2
bg_to_lmr[2] => bg_to_lmr[2].IN2
bg_to_lmr[3] => bg_to_lmr[3].IN2
bg_to_lmr[4] => bg_to_lmr[4].IN2
bg_to_lmr[5] => bg_to_lmr[5].IN2
bg_to_lmr[6] => bg_to_lmr[6].IN2
bg_to_lmr[7] => bg_to_lmr[7].IN2
lmr_opcode[0] => lmr_opcode[0].IN2
lmr_opcode[1] => lmr_opcode[1].IN2
lmr_opcode[2] => lmr_opcode[2].IN2
lmr_opcode[3] => lmr_opcode[3].IN2
lmr_opcode[4] => lmr_opcode[4].IN2
lmr_opcode[5] => lmr_opcode[5].IN2
lmr_opcode[6] => lmr_opcode[6].IN2
lmr_opcode[7] => lmr_opcode[7].IN2
lmr_opcode[8] => lmr_opcode[8].IN2
lmr_opcode[9] => lmr_opcode[9].IN2
lmr_opcode[10] => lmr_opcode[10].IN2
lmr_opcode[11] => lmr_opcode[11].IN2
lmr_opcode[12] => lmr_opcode[12].IN2
lmr_opcode[13] => lmr_opcode[13].IN2
lmr_opcode[14] => lmr_opcode[14].IN2
afi_cke[0] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[1] <= afi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[1] <= afi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[1] <= afi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[1] <= afi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[1] <= afi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[3] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[4] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[5] <= afi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[0] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[15] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[16] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[17] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[18] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[19] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[20] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[21] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[22] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[23] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[24] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[25] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[26] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[27] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[28] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[29] <= afi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[1] <= afi_rst_n.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[0] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= mux_afi_odt_h_l.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_addr_r[13].CLK
ctl_clk => combi_addr_r[14].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_ba_r[2].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_addr_r[13].ACLR
ctl_reset_n => combi_addr_r[14].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_ba_r[2].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[2].OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[14].OUTPUTSELECT
ctl_cal_success => combi_addr[13].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_row[13] => combi_addr.DATAB
bg_to_row[14] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
bg_to_lmr[2] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
lmr_opcode[13] => combi_addr.DATAB
lmr_opcode[14] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => Equal0.IN0
cfg_type[0] => Equal1.IN2
cfg_type[1] => Equal0.IN2
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN1
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_l.CLK
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl_odd.CLK
ctl_clk => int_tcwl_even.CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => int_tcwl_odd.ACLR
ctl_reset_n => int_tcwl_even.ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => LessThan1.IN6
cfg_burst_length[2] => Add5.IN6
cfg_burst_length[3] => LessThan1.IN5
cfg_burst_length[3] => Add5.IN5
cfg_burst_length[4] => LessThan1.IN4
cfg_burst_length[4] => Add5.IN4
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_l_int_r2.CLK
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_l_int_r1.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => int_odt_l_int.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_one.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_one.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_l_int.ACLR
ctl_reset_n => int_odt_l_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_l_int_r1.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal3.IN31
cfg_output_regd[0] => Equal4.IN0
cfg_output_regd[1] => Equal3.IN0
cfg_output_regd[1] => Equal4.IN31
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => always13.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
ctl_clk => do_deep_pdown_r[0].CLK
ctl_clk => do_power_down_r[0].CLK
ctl_clk => do_self_refresh_r[0].CLK
ctl_clk => combi_addr_r[0].CLK
ctl_clk => combi_addr_r[1].CLK
ctl_clk => combi_addr_r[2].CLK
ctl_clk => combi_addr_r[3].CLK
ctl_clk => combi_addr_r[4].CLK
ctl_clk => combi_addr_r[5].CLK
ctl_clk => combi_addr_r[6].CLK
ctl_clk => combi_addr_r[7].CLK
ctl_clk => combi_addr_r[8].CLK
ctl_clk => combi_addr_r[9].CLK
ctl_clk => combi_addr_r[10].CLK
ctl_clk => combi_addr_r[11].CLK
ctl_clk => combi_addr_r[12].CLK
ctl_clk => combi_addr_r[13].CLK
ctl_clk => combi_addr_r[14].CLK
ctl_clk => combi_ba_r[0].CLK
ctl_clk => combi_ba_r[1].CLK
ctl_clk => combi_ba_r[2].CLK
ctl_clk => combi_we_n_r.CLK
ctl_clk => combi_cas_n_r.CLK
ctl_clk => combi_ras_n_r.CLK
ctl_clk => combi_cs_n_r[0].CLK
ctl_clk => combi_cke_r[0].CLK
ctl_reset_n => combi_addr_r[0].ACLR
ctl_reset_n => combi_addr_r[1].ACLR
ctl_reset_n => combi_addr_r[2].ACLR
ctl_reset_n => combi_addr_r[3].ACLR
ctl_reset_n => combi_addr_r[4].ACLR
ctl_reset_n => combi_addr_r[5].ACLR
ctl_reset_n => combi_addr_r[6].ACLR
ctl_reset_n => combi_addr_r[7].ACLR
ctl_reset_n => combi_addr_r[8].ACLR
ctl_reset_n => combi_addr_r[9].ACLR
ctl_reset_n => combi_addr_r[10].ACLR
ctl_reset_n => combi_addr_r[11].ACLR
ctl_reset_n => combi_addr_r[12].ACLR
ctl_reset_n => combi_addr_r[13].ACLR
ctl_reset_n => combi_addr_r[14].ACLR
ctl_reset_n => combi_ba_r[0].ACLR
ctl_reset_n => combi_ba_r[1].ACLR
ctl_reset_n => combi_ba_r[2].ACLR
ctl_reset_n => combi_we_n_r.PRESET
ctl_reset_n => combi_cas_n_r.PRESET
ctl_reset_n => combi_ras_n_r.PRESET
ctl_reset_n => combi_cs_n_r[0].PRESET
ctl_reset_n => combi_cke_r[0].PRESET
ctl_reset_n => do_deep_pdown_r[0].ACLR
ctl_reset_n => do_power_down_r[0].ACLR
ctl_reset_n => do_self_refresh_r[0].ACLR
ctl_cal_success => combi_cke[0].OUTPUTSELECT
ctl_cal_success => combi_cs_n[0].OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba[2].OUTPUTSELECT
ctl_cal_success => combi_ba[1].OUTPUTSELECT
ctl_cal_success => combi_ba[0].OUTPUTSELECT
ctl_cal_success => combi_addr[14].OUTPUTSELECT
ctl_cal_success => combi_addr[13].OUTPUTSELECT
ctl_cal_success => combi_addr[12].OUTPUTSELECT
ctl_cal_success => combi_addr[11].OUTPUTSELECT
ctl_cal_success => combi_addr[10].OUTPUTSELECT
ctl_cal_success => combi_addr[9].OUTPUTSELECT
ctl_cal_success => combi_addr[8].OUTPUTSELECT
ctl_cal_success => combi_addr[7].OUTPUTSELECT
ctl_cal_success => combi_addr[6].OUTPUTSELECT
ctl_cal_success => combi_addr[5].OUTPUTSELECT
ctl_cal_success => combi_addr[4].OUTPUTSELECT
ctl_cal_success => combi_addr[3].OUTPUTSELECT
ctl_cal_success => combi_addr[2].OUTPUTSELECT
ctl_cal_success => combi_addr[1].OUTPUTSELECT
ctl_cal_success => combi_addr[0].OUTPUTSELECT
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN1
cfg_type[1] => Equal0.IN0
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN2
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[1] => WideOr0.IN1
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
cfg_enable_chipsel_for_sideband => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_cs_n.OUTPUTSELECT
bg_do_write => combi_ras_n.OUTPUTSELECT
bg_do_write => combi_cas_n.OUTPUTSELECT
bg_do_write => combi_we_n.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_ba.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_write => combi_addr.OUTPUTSELECT
bg_do_read => combi_cs_n.OUTPUTSELECT
bg_do_read => combi_ras_n.OUTPUTSELECT
bg_do_read => combi_cas_n.OUTPUTSELECT
bg_do_read => combi_we_n.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_ba.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_read => combi_addr.OUTPUTSELECT
bg_do_burst_chop => col12.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_auto_precharge => combi_addr.DATAB
bg_do_activate => combi_cs_n.OUTPUTSELECT
bg_do_activate => combi_ras_n.OUTPUTSELECT
bg_do_activate => combi_cas_n.OUTPUTSELECT
bg_do_activate => combi_we_n.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_ba.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_activate => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_cs_n.OUTPUTSELECT
bg_do_precharge => combi_ras_n.OUTPUTSELECT
bg_do_precharge => combi_cas_n.OUTPUTSELECT
bg_do_precharge => combi_we_n.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_ba.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge => combi_addr.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cs_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ras_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_cas_n.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_ba.OUTPUTSELECT
bg_do_precharge_all[0] => combi_addr.DATAA
bg_do_precharge_all[0] => combi_we_n.DATAA
bg_do_refresh[0] => combi_ras_n.DATAA
bg_do_refresh[0] => combi_cas_n.DATAA
bg_do_refresh[0] => combi_cs_n.DATAA
bg_do_self_refresh[0] => combi_cke.IN0
bg_do_self_refresh[0] => do_self_refresh[0].IN1
bg_do_self_refresh[0] => do_self_refresh_r[0].DATAIN
bg_do_power_down[0] => combi_cke.IN1
bg_do_power_down[0] => do_power_down[0].IN1
bg_do_power_down[0] => do_power_down_r[0].DATAIN
bg_do_zq_cal[0] => combi_cs_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ras_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cas_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_we_n.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_ba.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_addr.OUTPUTSELECT
bg_do_zq_cal[0] => combi_cs_n.DATAB
bg_do_lmr => combi_cs_n.OUTPUTSELECT
bg_do_lmr => combi_ras_n.OUTPUTSELECT
bg_do_lmr => combi_cas_n.OUTPUTSELECT
bg_do_lmr => combi_we_n.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_ba.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_lmr => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_cs_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ras_n.OUTPUTSELECT
bg_do_burst_terminate => combi_cas_n.OUTPUTSELECT
bg_do_burst_terminate => combi_we_n.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_ba.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_burst_terminate => combi_addr.OUTPUTSELECT
bg_do_deep_pdown[0] => combi_cke.IN1
bg_do_deep_pdown[0] => do_deep_pdown[0].IN1
bg_do_deep_pdown[0] => do_deep_pdown_r[0].DATAIN
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_chip[0] => combi_cs_n.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[0] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[1] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_bank[2] => combi_ba.DATAB
bg_to_row[0] => combi_addr.DATAB
bg_to_row[1] => combi_addr.DATAB
bg_to_row[2] => combi_addr.DATAB
bg_to_row[3] => combi_addr.DATAB
bg_to_row[4] => combi_addr.DATAB
bg_to_row[5] => combi_addr.DATAB
bg_to_row[6] => combi_addr.DATAB
bg_to_row[7] => combi_addr.DATAB
bg_to_row[8] => combi_addr.DATAB
bg_to_row[9] => combi_addr.DATAB
bg_to_row[10] => combi_addr.DATAB
bg_to_row[11] => combi_addr.DATAB
bg_to_row[12] => combi_addr.DATAB
bg_to_row[13] => combi_addr.DATAB
bg_to_row[14] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[0] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[1] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[2] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[3] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[4] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[5] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[6] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[7] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[8] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_col[9] => combi_addr.DATAB
bg_to_lmr[0] => combi_ba.DATAB
bg_to_lmr[1] => combi_ba.DATAB
bg_to_lmr[2] => combi_ba.DATAB
lmr_opcode[0] => combi_addr.DATAB
lmr_opcode[1] => combi_addr.DATAB
lmr_opcode[2] => combi_addr.DATAB
lmr_opcode[3] => combi_addr.DATAB
lmr_opcode[4] => combi_addr.DATAB
lmr_opcode[5] => combi_addr.DATAB
lmr_opcode[6] => combi_addr.DATAB
lmr_opcode[7] => combi_addr.DATAB
lmr_opcode[8] => combi_addr.DATAB
lmr_opcode[9] => combi_addr.DATAB
lmr_opcode[10] => combi_addr.DATAB
lmr_opcode[11] => combi_addr.DATAB
lmr_opcode[12] => combi_addr.DATAB
lmr_opcode[13] => combi_addr.DATAB
lmr_opcode[14] => combi_addr.DATAB
afi_addr[0] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[13] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[14] <= int_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= int_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= int_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= int_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= int_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= int_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= int_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
ctl_clk => ctl_clk.IN2
ctl_reset_n => ctl_reset_n.IN2
cfg_type[0] => Equal0.IN0
cfg_type[0] => Equal1.IN2
cfg_type[1] => Equal0.IN2
cfg_type[1] => Equal1.IN0
cfg_type[2] => Equal0.IN1
cfg_type[2] => Equal1.IN1
cfg_tcl[0] => cfg_tcl[0].IN2
cfg_tcl[1] => cfg_tcl[1].IN2
cfg_tcl[2] => cfg_tcl[2].IN2
cfg_tcl[3] => cfg_tcl[3].IN2
cfg_cas_wr_lat[0] => cfg_cas_wr_lat[0].IN1
cfg_cas_wr_lat[1] => cfg_cas_wr_lat[1].IN1
cfg_cas_wr_lat[2] => cfg_cas_wr_lat[2].IN1
cfg_cas_wr_lat[3] => cfg_cas_wr_lat[3].IN1
cfg_add_lat[0] => cfg_add_lat[0].IN1
cfg_add_lat[1] => cfg_add_lat[1].IN1
cfg_add_lat[2] => cfg_add_lat[2].IN1
cfg_add_lat[3] => cfg_add_lat[3].IN1
cfg_write_odt_chip[0] => int_write_odt_chip[0].DATAB
cfg_read_odt_chip[0] => int_read_odt_chip[0].DATAB
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_output_regd[0] => cfg_output_regd[0].IN2
cfg_output_regd[1] => cfg_output_regd[1].IN2
bg_do_read => comb.IN1
bg_do_read => comb.IN1
bg_do_write => comb.IN1
bg_do_write => comb.IN1
bg_do_burst_chop => bg_do_burst_chop.IN1
bg_to_chip[0] => int_write_odt_chip[0].OUTPUTSELECT
bg_to_chip[0] => int_read_odt_chip[0].OUTPUTSELECT
afi_odt[0] <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
afi_odt[1] <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ctl_clk => reg_odt_l.CLK
ctl_clk => reg_odt_h.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => read_latency[0].CLK
ctl_clk => read_latency[1].CLK
ctl_clk => read_latency[2].CLK
ctl_clk => read_latency[3].CLK
ctl_clk => write_latency[0].CLK
ctl_clk => write_latency[1].CLK
ctl_clk => write_latency[2].CLK
ctl_clk => write_latency[3].CLK
ctl_clk => int_tcwl_odd.CLK
ctl_clk => int_tcwl_even.CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => regd_output[0].CLK
ctl_clk => regd_output[1].CLK
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => regd_output[0].ACLR
ctl_reset_n => regd_output[1].ACLR
ctl_reset_n => int_tcwl_odd.ACLR
ctl_reset_n => int_tcwl_even.ACLR
ctl_reset_n => read_latency[0].ACLR
ctl_reset_n => read_latency[1].ACLR
ctl_reset_n => read_latency[2].ACLR
ctl_reset_n => read_latency[3].ACLR
ctl_reset_n => write_latency[0].ACLR
ctl_reset_n => write_latency[1].ACLR
ctl_reset_n => write_latency[2].ACLR
ctl_reset_n => write_latency[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
cfg_tcl[0] => Add0.IN4
cfg_tcl[1] => Add0.IN3
cfg_tcl[2] => Add0.IN2
cfg_tcl[3] => Add0.IN1
cfg_add_lat[0] => Add0.IN8
cfg_add_lat[1] => Add0.IN7
cfg_add_lat[2] => Add0.IN6
cfg_add_lat[3] => Add0.IN5
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => LessThan1.IN6
cfg_burst_length[2] => Add5.IN6
cfg_burst_length[3] => LessThan1.IN5
cfg_burst_length[3] => Add5.IN5
cfg_burst_length[4] => LessThan1.IN4
cfg_burst_length[4] => Add5.IN4
cfg_output_regd[0] => WideOr0.IN0
cfg_output_regd[0] => regd_output.DATAB
cfg_output_regd[1] => WideOr0.IN1
bg_do_write => start_odt_write.DATAB
bg_do_write => do_write_pipe[0].DATAIN
bg_do_read => start_odt_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ctl_clk => int_odt_l_int_r2.CLK
ctl_clk => int_odt_h_int_r2.CLK
ctl_clk => int_odt_l_int_r1.CLK
ctl_clk => int_odt_h_int_r1.CLK
ctl_clk => int_odt_l_int.CLK
ctl_clk => premux_odt_h_r.CLK
ctl_clk => doing_write_count[0].CLK
ctl_clk => doing_write_count[1].CLK
ctl_clk => doing_write_count[2].CLK
ctl_clk => doing_write_count[3].CLK
ctl_clk => int_do_write_burst_chop.CLK
ctl_clk => doing_read_count_not_zero_r.CLK
ctl_clk => doing_read_count[0].CLK
ctl_clk => doing_read_count[1].CLK
ctl_clk => doing_read_count[2].CLK
ctl_clk => doing_read_count[3].CLK
ctl_clk => do_burst_chop_pipe[0].CLK
ctl_clk => do_burst_chop_pipe[1].CLK
ctl_clk => do_burst_chop_pipe[2].CLK
ctl_clk => do_burst_chop_pipe[3].CLK
ctl_clk => do_burst_chop_pipe[4].CLK
ctl_clk => do_burst_chop_pipe[5].CLK
ctl_clk => do_burst_chop_pipe[6].CLK
ctl_clk => do_burst_chop_pipe[7].CLK
ctl_clk => do_burst_chop_pipe[8].CLK
ctl_clk => do_burst_chop_pipe[9].CLK
ctl_clk => do_burst_chop_pipe[10].CLK
ctl_clk => do_burst_chop_pipe[11].CLK
ctl_clk => do_burst_chop_pipe[12].CLK
ctl_clk => do_burst_chop_pipe[13].CLK
ctl_clk => do_burst_chop_pipe[14].CLK
ctl_clk => do_burst_chop_pipe[15].CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => int_do_read_burst_chop.CLK
ctl_clk => diff_modulo_three.CLK
ctl_clk => diff_modulo_two.CLK
ctl_clk => diff_modulo_one.CLK
ctl_clk => diff_modulo_not_zero.CLK
ctl_clk => sel_do_read_pipe[0].CLK
ctl_clk => sel_do_read_pipe[1].CLK
ctl_clk => sel_do_read_pipe[2].CLK
ctl_clk => sel_do_read_pipe[3].CLK
ctl_clk => diff_modulo[0].CLK
ctl_clk => diff_modulo[1].CLK
ctl_clk => diff_modulo[2].CLK
ctl_clk => diff_modulo[3].CLK
ctl_clk => diff[0].CLK
ctl_clk => diff[1].CLK
ctl_clk => diff[2].CLK
ctl_clk => diff[3].CLK
ctl_reset_n => sel_do_read_pipe[0].ACLR
ctl_reset_n => sel_do_read_pipe[1].ACLR
ctl_reset_n => sel_do_read_pipe[2].ACLR
ctl_reset_n => sel_do_read_pipe[3].ACLR
ctl_reset_n => diff_modulo[0].ACLR
ctl_reset_n => diff_modulo[1].ACLR
ctl_reset_n => diff_modulo[2].ACLR
ctl_reset_n => diff_modulo[3].ACLR
ctl_reset_n => diff[0].ACLR
ctl_reset_n => diff[1].ACLR
ctl_reset_n => diff[2].ACLR
ctl_reset_n => diff[3].ACLR
ctl_reset_n => diff_modulo_three.ACLR
ctl_reset_n => diff_modulo_two.ACLR
ctl_reset_n => diff_modulo_one.ACLR
ctl_reset_n => diff_modulo_not_zero.ACLR
ctl_reset_n => int_do_read_burst_chop.ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => do_burst_chop_pipe[0].ACLR
ctl_reset_n => do_burst_chop_pipe[1].ACLR
ctl_reset_n => do_burst_chop_pipe[2].ACLR
ctl_reset_n => do_burst_chop_pipe[3].ACLR
ctl_reset_n => do_burst_chop_pipe[4].ACLR
ctl_reset_n => do_burst_chop_pipe[5].ACLR
ctl_reset_n => do_burst_chop_pipe[6].ACLR
ctl_reset_n => do_burst_chop_pipe[7].ACLR
ctl_reset_n => do_burst_chop_pipe[8].ACLR
ctl_reset_n => do_burst_chop_pipe[9].ACLR
ctl_reset_n => do_burst_chop_pipe[10].ACLR
ctl_reset_n => do_burst_chop_pipe[11].ACLR
ctl_reset_n => do_burst_chop_pipe[12].ACLR
ctl_reset_n => do_burst_chop_pipe[13].ACLR
ctl_reset_n => do_burst_chop_pipe[14].ACLR
ctl_reset_n => do_burst_chop_pipe[15].ACLR
ctl_reset_n => doing_read_count[0].ACLR
ctl_reset_n => doing_read_count[1].ACLR
ctl_reset_n => doing_read_count[2].ACLR
ctl_reset_n => doing_read_count[3].ACLR
ctl_reset_n => doing_read_count_not_zero_r.ACLR
ctl_reset_n => int_do_write_burst_chop.ACLR
ctl_reset_n => doing_write_count[0].ACLR
ctl_reset_n => doing_write_count[1].ACLR
ctl_reset_n => doing_write_count[2].ACLR
ctl_reset_n => doing_write_count[3].ACLR
ctl_reset_n => premux_odt_h_r.ACLR
ctl_reset_n => int_odt_l_int.ACLR
ctl_reset_n => int_odt_l_int_r2.ACLR
ctl_reset_n => int_odt_h_int_r2.ACLR
ctl_reset_n => int_odt_l_int_r1.ACLR
ctl_reset_n => int_odt_h_int_r1.ACLR
cfg_tcl[0] => Add0.IN8
cfg_tcl[1] => Add0.IN7
cfg_tcl[2] => Add0.IN6
cfg_tcl[3] => Add0.IN5
cfg_cas_wr_lat[0] => Add0.IN4
cfg_cas_wr_lat[1] => Add0.IN3
cfg_cas_wr_lat[2] => Add0.IN2
cfg_cas_wr_lat[3] => Add0.IN1
cfg_output_regd[0] => Equal3.IN31
cfg_output_regd[0] => Equal4.IN0
cfg_output_regd[1] => Equal3.IN0
cfg_output_regd[1] => Equal4.IN31
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => doing_write_count.OUTPUTSELECT
bg_do_write => always10.IN1
bg_do_write => always13.IN1
bg_do_write => int_do_write_burst_chop.ENA
bg_do_read => int_do_read.DATAB
bg_do_read => do_read_pipe[0].DATAIN
bg_do_burst_chop => int_do_read_burst_chop_c.DATAB
bg_do_burst_chop => do_burst_chop_pipe[0].DATAIN
bg_do_burst_chop => int_do_write_burst_chop.DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= int_odt_h.DB_MAX_OUTPUT_PORT_TYPE
int_odt_i_1 <= <GND>
int_odt_i_2 <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
ctl_clk => int_ecc_wdata_fifo_rmw_partial_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_rmw_correct_r[0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][3].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][4].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][5].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][6].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][7].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][8].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][9].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][10].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][11].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][12].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][13].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][14].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_vector_r[0][15].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][0].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][1].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][2].CLK
ctl_clk => int_ecc_wdata_fifo_dataid_r[0][3].CLK
ctl_clk => int_real_wdata_valid[0].CLK
ctl_clk => ecc_wdata_fifo_read_r1[0].CLK
ctl_clk => int_ecc_wdata_fifo_read_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[0].CLK
ctl_clk => int_afi_wdata_valid_r[1].CLK
ctl_clk => int_afi_wdata_valid_r[2].CLK
ctl_clk => int_afi_wdata_valid_r[3].CLK
ctl_clk => int_wdata_valid_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[0].CLK
ctl_clk => int_afi_dqs_burst_r[1].CLK
ctl_clk => int_afi_dqs_burst_r[2].CLK
ctl_clk => int_afi_dqs_burst_r[3].CLK
ctl_clk => int_dqs_burst_half_rate_r[0].CLK
ctl_clk => int_dqs_burst_r[0].CLK
ctl_clk => smallest_afi_wlat[0][0].CLK
ctl_clk => smallest_afi_wlat[0][1].CLK
ctl_clk => smallest_afi_wlat[0][2].CLK
ctl_clk => smallest_afi_wlat[0][3].CLK
ctl_clk => smallest_afi_wlat[0][4].CLK
ctl_clk => smallest_afi_wlat[0][5].CLK
ctl_clk => ecc_wdata_fifo_first_vector[0]~reg0.CLK
ctl_clk => rmw_partial_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => rmw_correct_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].CLK
ctl_clk => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][0].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][1].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][2].CLK
ctl_clk => dataid_pipe_eq_afi_wlat_minus_2[0][3].CLK
ctl_clk => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_2[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_1[0].CLK
ctl_clk => doing_write_pipe_eq_afi_wlat_minus_0[0].CLK
ctl_clk => afi_wlat_minus_3[0][0].CLK
ctl_clk => afi_wlat_minus_3[0][1].CLK
ctl_clk => afi_wlat_minus_3[0][2].CLK
ctl_clk => afi_wlat_minus_3[0][3].CLK
ctl_clk => afi_wlat_minus_3[0][4].CLK
ctl_clk => afi_wlat_minus_3[0][5].CLK
ctl_clk => afi_wlat_minus_2[0][0].CLK
ctl_clk => afi_wlat_minus_2[0][1].CLK
ctl_clk => afi_wlat_minus_2[0][2].CLK
ctl_clk => afi_wlat_minus_2[0][3].CLK
ctl_clk => afi_wlat_minus_2[0][4].CLK
ctl_clk => afi_wlat_minus_2[0][5].CLK
ctl_clk => afi_wlat_minus_1[0][0].CLK
ctl_clk => afi_wlat_minus_1[0][1].CLK
ctl_clk => afi_wlat_minus_1[0][2].CLK
ctl_clk => afi_wlat_minus_1[0][3].CLK
ctl_clk => afi_wlat_minus_1[0][4].CLK
ctl_clk => afi_wlat_minus_1[0][5].CLK
ctl_clk => afi_wlat_eq_0[0].CLK
ctl_clk => rmw_partial_pipe[0].CLK
ctl_clk => rmw_partial_pipe[1].CLK
ctl_clk => rmw_partial_pipe[2].CLK
ctl_clk => rmw_partial_pipe[3].CLK
ctl_clk => rmw_partial_pipe[4].CLK
ctl_clk => rmw_partial_pipe[5].CLK
ctl_clk => rmw_partial_pipe[6].CLK
ctl_clk => rmw_partial_pipe[7].CLK
ctl_clk => rmw_partial_pipe[8].CLK
ctl_clk => rmw_partial_pipe[9].CLK
ctl_clk => rmw_partial_pipe[10].CLK
ctl_clk => rmw_partial_pipe[11].CLK
ctl_clk => rmw_partial_pipe[12].CLK
ctl_clk => rmw_partial_pipe[13].CLK
ctl_clk => rmw_partial_pipe[14].CLK
ctl_clk => rmw_partial_pipe[15].CLK
ctl_clk => rmw_partial_pipe[16].CLK
ctl_clk => rmw_partial_pipe[17].CLK
ctl_clk => rmw_partial_pipe[18].CLK
ctl_clk => rmw_partial_pipe[19].CLK
ctl_clk => rmw_partial_pipe[20].CLK
ctl_clk => rmw_partial_pipe[21].CLK
ctl_clk => rmw_partial_pipe[22].CLK
ctl_clk => rmw_partial_pipe[23].CLK
ctl_clk => rmw_partial_pipe[24].CLK
ctl_clk => rmw_partial_pipe[25].CLK
ctl_clk => rmw_partial_pipe[26].CLK
ctl_clk => rmw_partial_pipe[27].CLK
ctl_clk => rmw_partial_pipe[28].CLK
ctl_clk => rmw_partial_pipe[29].CLK
ctl_clk => rmw_partial_pipe[30].CLK
ctl_clk => rmw_partial_pipe[31].CLK
ctl_clk => rmw_partial_pipe[32].CLK
ctl_clk => rmw_partial_pipe[33].CLK
ctl_clk => rmw_partial_pipe[34].CLK
ctl_clk => rmw_partial_pipe[35].CLK
ctl_clk => rmw_partial_pipe[36].CLK
ctl_clk => rmw_partial_pipe[37].CLK
ctl_clk => rmw_partial_pipe[38].CLK
ctl_clk => rmw_partial_pipe[39].CLK
ctl_clk => rmw_partial_pipe[40].CLK
ctl_clk => rmw_partial_pipe[41].CLK
ctl_clk => rmw_partial_pipe[42].CLK
ctl_clk => rmw_partial_pipe[43].CLK
ctl_clk => rmw_partial_pipe[44].CLK
ctl_clk => rmw_partial_pipe[45].CLK
ctl_clk => rmw_partial_pipe[46].CLK
ctl_clk => rmw_partial_pipe[47].CLK
ctl_clk => rmw_partial_pipe[48].CLK
ctl_clk => rmw_partial_pipe[49].CLK
ctl_clk => rmw_partial_pipe[50].CLK
ctl_clk => rmw_partial_pipe[51].CLK
ctl_clk => rmw_partial_pipe[52].CLK
ctl_clk => rmw_partial_pipe[53].CLK
ctl_clk => rmw_partial_pipe[54].CLK
ctl_clk => rmw_partial_pipe[55].CLK
ctl_clk => rmw_partial_pipe[56].CLK
ctl_clk => rmw_partial_pipe[57].CLK
ctl_clk => rmw_partial_pipe[58].CLK
ctl_clk => rmw_partial_pipe[59].CLK
ctl_clk => rmw_partial_pipe[60].CLK
ctl_clk => rmw_partial_pipe[61].CLK
ctl_clk => rmw_partial_pipe[62].CLK
ctl_clk => rmw_partial_pipe[63].CLK
ctl_clk => rmw_correct_pipe[0].CLK
ctl_clk => rmw_correct_pipe[1].CLK
ctl_clk => rmw_correct_pipe[2].CLK
ctl_clk => rmw_correct_pipe[3].CLK
ctl_clk => rmw_correct_pipe[4].CLK
ctl_clk => rmw_correct_pipe[5].CLK
ctl_clk => rmw_correct_pipe[6].CLK
ctl_clk => rmw_correct_pipe[7].CLK
ctl_clk => rmw_correct_pipe[8].CLK
ctl_clk => rmw_correct_pipe[9].CLK
ctl_clk => rmw_correct_pipe[10].CLK
ctl_clk => rmw_correct_pipe[11].CLK
ctl_clk => rmw_correct_pipe[12].CLK
ctl_clk => rmw_correct_pipe[13].CLK
ctl_clk => rmw_correct_pipe[14].CLK
ctl_clk => rmw_correct_pipe[15].CLK
ctl_clk => rmw_correct_pipe[16].CLK
ctl_clk => rmw_correct_pipe[17].CLK
ctl_clk => rmw_correct_pipe[18].CLK
ctl_clk => rmw_correct_pipe[19].CLK
ctl_clk => rmw_correct_pipe[20].CLK
ctl_clk => rmw_correct_pipe[21].CLK
ctl_clk => rmw_correct_pipe[22].CLK
ctl_clk => rmw_correct_pipe[23].CLK
ctl_clk => rmw_correct_pipe[24].CLK
ctl_clk => rmw_correct_pipe[25].CLK
ctl_clk => rmw_correct_pipe[26].CLK
ctl_clk => rmw_correct_pipe[27].CLK
ctl_clk => rmw_correct_pipe[28].CLK
ctl_clk => rmw_correct_pipe[29].CLK
ctl_clk => rmw_correct_pipe[30].CLK
ctl_clk => rmw_correct_pipe[31].CLK
ctl_clk => rmw_correct_pipe[32].CLK
ctl_clk => rmw_correct_pipe[33].CLK
ctl_clk => rmw_correct_pipe[34].CLK
ctl_clk => rmw_correct_pipe[35].CLK
ctl_clk => rmw_correct_pipe[36].CLK
ctl_clk => rmw_correct_pipe[37].CLK
ctl_clk => rmw_correct_pipe[38].CLK
ctl_clk => rmw_correct_pipe[39].CLK
ctl_clk => rmw_correct_pipe[40].CLK
ctl_clk => rmw_correct_pipe[41].CLK
ctl_clk => rmw_correct_pipe[42].CLK
ctl_clk => rmw_correct_pipe[43].CLK
ctl_clk => rmw_correct_pipe[44].CLK
ctl_clk => rmw_correct_pipe[45].CLK
ctl_clk => rmw_correct_pipe[46].CLK
ctl_clk => rmw_correct_pipe[47].CLK
ctl_clk => rmw_correct_pipe[48].CLK
ctl_clk => rmw_correct_pipe[49].CLK
ctl_clk => rmw_correct_pipe[50].CLK
ctl_clk => rmw_correct_pipe[51].CLK
ctl_clk => rmw_correct_pipe[52].CLK
ctl_clk => rmw_correct_pipe[53].CLK
ctl_clk => rmw_correct_pipe[54].CLK
ctl_clk => rmw_correct_pipe[55].CLK
ctl_clk => rmw_correct_pipe[56].CLK
ctl_clk => rmw_correct_pipe[57].CLK
ctl_clk => rmw_correct_pipe[58].CLK
ctl_clk => rmw_correct_pipe[59].CLK
ctl_clk => rmw_correct_pipe[60].CLK
ctl_clk => rmw_correct_pipe[61].CLK
ctl_clk => rmw_correct_pipe[62].CLK
ctl_clk => rmw_correct_pipe[63].CLK
ctl_clk => dataid_vector_pipe[0][0].CLK
ctl_clk => dataid_vector_pipe[0][1].CLK
ctl_clk => dataid_vector_pipe[0][2].CLK
ctl_clk => dataid_vector_pipe[0][3].CLK
ctl_clk => dataid_vector_pipe[0][4].CLK
ctl_clk => dataid_vector_pipe[0][5].CLK
ctl_clk => dataid_vector_pipe[0][6].CLK
ctl_clk => dataid_vector_pipe[0][7].CLK
ctl_clk => dataid_vector_pipe[0][8].CLK
ctl_clk => dataid_vector_pipe[0][9].CLK
ctl_clk => dataid_vector_pipe[0][10].CLK
ctl_clk => dataid_vector_pipe[0][11].CLK
ctl_clk => dataid_vector_pipe[0][12].CLK
ctl_clk => dataid_vector_pipe[0][13].CLK
ctl_clk => dataid_vector_pipe[0][14].CLK
ctl_clk => dataid_vector_pipe[0][15].CLK
ctl_clk => dataid_vector_pipe[1][0].CLK
ctl_clk => dataid_vector_pipe[1][1].CLK
ctl_clk => dataid_vector_pipe[1][2].CLK
ctl_clk => dataid_vector_pipe[1][3].CLK
ctl_clk => dataid_vector_pipe[1][4].CLK
ctl_clk => dataid_vector_pipe[1][5].CLK
ctl_clk => dataid_vector_pipe[1][6].CLK
ctl_clk => dataid_vector_pipe[1][7].CLK
ctl_clk => dataid_vector_pipe[1][8].CLK
ctl_clk => dataid_vector_pipe[1][9].CLK
ctl_clk => dataid_vector_pipe[1][10].CLK
ctl_clk => dataid_vector_pipe[1][11].CLK
ctl_clk => dataid_vector_pipe[1][12].CLK
ctl_clk => dataid_vector_pipe[1][13].CLK
ctl_clk => dataid_vector_pipe[1][14].CLK
ctl_clk => dataid_vector_pipe[1][15].CLK
ctl_clk => dataid_vector_pipe[2][0].CLK
ctl_clk => dataid_vector_pipe[2][1].CLK
ctl_clk => dataid_vector_pipe[2][2].CLK
ctl_clk => dataid_vector_pipe[2][3].CLK
ctl_clk => dataid_vector_pipe[2][4].CLK
ctl_clk => dataid_vector_pipe[2][5].CLK
ctl_clk => dataid_vector_pipe[2][6].CLK
ctl_clk => dataid_vector_pipe[2][7].CLK
ctl_clk => dataid_vector_pipe[2][8].CLK
ctl_clk => dataid_vector_pipe[2][9].CLK
ctl_clk => dataid_vector_pipe[2][10].CLK
ctl_clk => dataid_vector_pipe[2][11].CLK
ctl_clk => dataid_vector_pipe[2][12].CLK
ctl_clk => dataid_vector_pipe[2][13].CLK
ctl_clk => dataid_vector_pipe[2][14].CLK
ctl_clk => dataid_vector_pipe[2][15].CLK
ctl_clk => dataid_vector_pipe[3][0].CLK
ctl_clk => dataid_vector_pipe[3][1].CLK
ctl_clk => dataid_vector_pipe[3][2].CLK
ctl_clk => dataid_vector_pipe[3][3].CLK
ctl_clk => dataid_vector_pipe[3][4].CLK
ctl_clk => dataid_vector_pipe[3][5].CLK
ctl_clk => dataid_vector_pipe[3][6].CLK
ctl_clk => dataid_vector_pipe[3][7].CLK
ctl_clk => dataid_vector_pipe[3][8].CLK
ctl_clk => dataid_vector_pipe[3][9].CLK
ctl_clk => dataid_vector_pipe[3][10].CLK
ctl_clk => dataid_vector_pipe[3][11].CLK
ctl_clk => dataid_vector_pipe[3][12].CLK
ctl_clk => dataid_vector_pipe[3][13].CLK
ctl_clk => dataid_vector_pipe[3][14].CLK
ctl_clk => dataid_vector_pipe[3][15].CLK
ctl_clk => dataid_vector_pipe[4][0].CLK
ctl_clk => dataid_vector_pipe[4][1].CLK
ctl_clk => dataid_vector_pipe[4][2].CLK
ctl_clk => dataid_vector_pipe[4][3].CLK
ctl_clk => dataid_vector_pipe[4][4].CLK
ctl_clk => dataid_vector_pipe[4][5].CLK
ctl_clk => dataid_vector_pipe[4][6].CLK
ctl_clk => dataid_vector_pipe[4][7].CLK
ctl_clk => dataid_vector_pipe[4][8].CLK
ctl_clk => dataid_vector_pipe[4][9].CLK
ctl_clk => dataid_vector_pipe[4][10].CLK
ctl_clk => dataid_vector_pipe[4][11].CLK
ctl_clk => dataid_vector_pipe[4][12].CLK
ctl_clk => dataid_vector_pipe[4][13].CLK
ctl_clk => dataid_vector_pipe[4][14].CLK
ctl_clk => dataid_vector_pipe[4][15].CLK
ctl_clk => dataid_vector_pipe[5][0].CLK
ctl_clk => dataid_vector_pipe[5][1].CLK
ctl_clk => dataid_vector_pipe[5][2].CLK
ctl_clk => dataid_vector_pipe[5][3].CLK
ctl_clk => dataid_vector_pipe[5][4].CLK
ctl_clk => dataid_vector_pipe[5][5].CLK
ctl_clk => dataid_vector_pipe[5][6].CLK
ctl_clk => dataid_vector_pipe[5][7].CLK
ctl_clk => dataid_vector_pipe[5][8].CLK
ctl_clk => dataid_vector_pipe[5][9].CLK
ctl_clk => dataid_vector_pipe[5][10].CLK
ctl_clk => dataid_vector_pipe[5][11].CLK
ctl_clk => dataid_vector_pipe[5][12].CLK
ctl_clk => dataid_vector_pipe[5][13].CLK
ctl_clk => dataid_vector_pipe[5][14].CLK
ctl_clk => dataid_vector_pipe[5][15].CLK
ctl_clk => dataid_vector_pipe[6][0].CLK
ctl_clk => dataid_vector_pipe[6][1].CLK
ctl_clk => dataid_vector_pipe[6][2].CLK
ctl_clk => dataid_vector_pipe[6][3].CLK
ctl_clk => dataid_vector_pipe[6][4].CLK
ctl_clk => dataid_vector_pipe[6][5].CLK
ctl_clk => dataid_vector_pipe[6][6].CLK
ctl_clk => dataid_vector_pipe[6][7].CLK
ctl_clk => dataid_vector_pipe[6][8].CLK
ctl_clk => dataid_vector_pipe[6][9].CLK
ctl_clk => dataid_vector_pipe[6][10].CLK
ctl_clk => dataid_vector_pipe[6][11].CLK
ctl_clk => dataid_vector_pipe[6][12].CLK
ctl_clk => dataid_vector_pipe[6][13].CLK
ctl_clk => dataid_vector_pipe[6][14].CLK
ctl_clk => dataid_vector_pipe[6][15].CLK
ctl_clk => dataid_vector_pipe[7][0].CLK
ctl_clk => dataid_vector_pipe[7][1].CLK
ctl_clk => dataid_vector_pipe[7][2].CLK
ctl_clk => dataid_vector_pipe[7][3].CLK
ctl_clk => dataid_vector_pipe[7][4].CLK
ctl_clk => dataid_vector_pipe[7][5].CLK
ctl_clk => dataid_vector_pipe[7][6].CLK
ctl_clk => dataid_vector_pipe[7][7].CLK
ctl_clk => dataid_vector_pipe[7][8].CLK
ctl_clk => dataid_vector_pipe[7][9].CLK
ctl_clk => dataid_vector_pipe[7][10].CLK
ctl_clk => dataid_vector_pipe[7][11].CLK
ctl_clk => dataid_vector_pipe[7][12].CLK
ctl_clk => dataid_vector_pipe[7][13].CLK
ctl_clk => dataid_vector_pipe[7][14].CLK
ctl_clk => dataid_vector_pipe[7][15].CLK
ctl_clk => dataid_vector_pipe[8][0].CLK
ctl_clk => dataid_vector_pipe[8][1].CLK
ctl_clk => dataid_vector_pipe[8][2].CLK
ctl_clk => dataid_vector_pipe[8][3].CLK
ctl_clk => dataid_vector_pipe[8][4].CLK
ctl_clk => dataid_vector_pipe[8][5].CLK
ctl_clk => dataid_vector_pipe[8][6].CLK
ctl_clk => dataid_vector_pipe[8][7].CLK
ctl_clk => dataid_vector_pipe[8][8].CLK
ctl_clk => dataid_vector_pipe[8][9].CLK
ctl_clk => dataid_vector_pipe[8][10].CLK
ctl_clk => dataid_vector_pipe[8][11].CLK
ctl_clk => dataid_vector_pipe[8][12].CLK
ctl_clk => dataid_vector_pipe[8][13].CLK
ctl_clk => dataid_vector_pipe[8][14].CLK
ctl_clk => dataid_vector_pipe[8][15].CLK
ctl_clk => dataid_vector_pipe[9][0].CLK
ctl_clk => dataid_vector_pipe[9][1].CLK
ctl_clk => dataid_vector_pipe[9][2].CLK
ctl_clk => dataid_vector_pipe[9][3].CLK
ctl_clk => dataid_vector_pipe[9][4].CLK
ctl_clk => dataid_vector_pipe[9][5].CLK
ctl_clk => dataid_vector_pipe[9][6].CLK
ctl_clk => dataid_vector_pipe[9][7].CLK
ctl_clk => dataid_vector_pipe[9][8].CLK
ctl_clk => dataid_vector_pipe[9][9].CLK
ctl_clk => dataid_vector_pipe[9][10].CLK
ctl_clk => dataid_vector_pipe[9][11].CLK
ctl_clk => dataid_vector_pipe[9][12].CLK
ctl_clk => dataid_vector_pipe[9][13].CLK
ctl_clk => dataid_vector_pipe[9][14].CLK
ctl_clk => dataid_vector_pipe[9][15].CLK
ctl_clk => dataid_vector_pipe[10][0].CLK
ctl_clk => dataid_vector_pipe[10][1].CLK
ctl_clk => dataid_vector_pipe[10][2].CLK
ctl_clk => dataid_vector_pipe[10][3].CLK
ctl_clk => dataid_vector_pipe[10][4].CLK
ctl_clk => dataid_vector_pipe[10][5].CLK
ctl_clk => dataid_vector_pipe[10][6].CLK
ctl_clk => dataid_vector_pipe[10][7].CLK
ctl_clk => dataid_vector_pipe[10][8].CLK
ctl_clk => dataid_vector_pipe[10][9].CLK
ctl_clk => dataid_vector_pipe[10][10].CLK
ctl_clk => dataid_vector_pipe[10][11].CLK
ctl_clk => dataid_vector_pipe[10][12].CLK
ctl_clk => dataid_vector_pipe[10][13].CLK
ctl_clk => dataid_vector_pipe[10][14].CLK
ctl_clk => dataid_vector_pipe[10][15].CLK
ctl_clk => dataid_vector_pipe[11][0].CLK
ctl_clk => dataid_vector_pipe[11][1].CLK
ctl_clk => dataid_vector_pipe[11][2].CLK
ctl_clk => dataid_vector_pipe[11][3].CLK
ctl_clk => dataid_vector_pipe[11][4].CLK
ctl_clk => dataid_vector_pipe[11][5].CLK
ctl_clk => dataid_vector_pipe[11][6].CLK
ctl_clk => dataid_vector_pipe[11][7].CLK
ctl_clk => dataid_vector_pipe[11][8].CLK
ctl_clk => dataid_vector_pipe[11][9].CLK
ctl_clk => dataid_vector_pipe[11][10].CLK
ctl_clk => dataid_vector_pipe[11][11].CLK
ctl_clk => dataid_vector_pipe[11][12].CLK
ctl_clk => dataid_vector_pipe[11][13].CLK
ctl_clk => dataid_vector_pipe[11][14].CLK
ctl_clk => dataid_vector_pipe[11][15].CLK
ctl_clk => dataid_vector_pipe[12][0].CLK
ctl_clk => dataid_vector_pipe[12][1].CLK
ctl_clk => dataid_vector_pipe[12][2].CLK
ctl_clk => dataid_vector_pipe[12][3].CLK
ctl_clk => dataid_vector_pipe[12][4].CLK
ctl_clk => dataid_vector_pipe[12][5].CLK
ctl_clk => dataid_vector_pipe[12][6].CLK
ctl_clk => dataid_vector_pipe[12][7].CLK
ctl_clk => dataid_vector_pipe[12][8].CLK
ctl_clk => dataid_vector_pipe[12][9].CLK
ctl_clk => dataid_vector_pipe[12][10].CLK
ctl_clk => dataid_vector_pipe[12][11].CLK
ctl_clk => dataid_vector_pipe[12][12].CLK
ctl_clk => dataid_vector_pipe[12][13].CLK
ctl_clk => dataid_vector_pipe[12][14].CLK
ctl_clk => dataid_vector_pipe[12][15].CLK
ctl_clk => dataid_vector_pipe[13][0].CLK
ctl_clk => dataid_vector_pipe[13][1].CLK
ctl_clk => dataid_vector_pipe[13][2].CLK
ctl_clk => dataid_vector_pipe[13][3].CLK
ctl_clk => dataid_vector_pipe[13][4].CLK
ctl_clk => dataid_vector_pipe[13][5].CLK
ctl_clk => dataid_vector_pipe[13][6].CLK
ctl_clk => dataid_vector_pipe[13][7].CLK
ctl_clk => dataid_vector_pipe[13][8].CLK
ctl_clk => dataid_vector_pipe[13][9].CLK
ctl_clk => dataid_vector_pipe[13][10].CLK
ctl_clk => dataid_vector_pipe[13][11].CLK
ctl_clk => dataid_vector_pipe[13][12].CLK
ctl_clk => dataid_vector_pipe[13][13].CLK
ctl_clk => dataid_vector_pipe[13][14].CLK
ctl_clk => dataid_vector_pipe[13][15].CLK
ctl_clk => dataid_vector_pipe[14][0].CLK
ctl_clk => dataid_vector_pipe[14][1].CLK
ctl_clk => dataid_vector_pipe[14][2].CLK
ctl_clk => dataid_vector_pipe[14][3].CLK
ctl_clk => dataid_vector_pipe[14][4].CLK
ctl_clk => dataid_vector_pipe[14][5].CLK
ctl_clk => dataid_vector_pipe[14][6].CLK
ctl_clk => dataid_vector_pipe[14][7].CLK
ctl_clk => dataid_vector_pipe[14][8].CLK
ctl_clk => dataid_vector_pipe[14][9].CLK
ctl_clk => dataid_vector_pipe[14][10].CLK
ctl_clk => dataid_vector_pipe[14][11].CLK
ctl_clk => dataid_vector_pipe[14][12].CLK
ctl_clk => dataid_vector_pipe[14][13].CLK
ctl_clk => dataid_vector_pipe[14][14].CLK
ctl_clk => dataid_vector_pipe[14][15].CLK
ctl_clk => dataid_vector_pipe[15][0].CLK
ctl_clk => dataid_vector_pipe[15][1].CLK
ctl_clk => dataid_vector_pipe[15][2].CLK
ctl_clk => dataid_vector_pipe[15][3].CLK
ctl_clk => dataid_vector_pipe[15][4].CLK
ctl_clk => dataid_vector_pipe[15][5].CLK
ctl_clk => dataid_vector_pipe[15][6].CLK
ctl_clk => dataid_vector_pipe[15][7].CLK
ctl_clk => dataid_vector_pipe[15][8].CLK
ctl_clk => dataid_vector_pipe[15][9].CLK
ctl_clk => dataid_vector_pipe[15][10].CLK
ctl_clk => dataid_vector_pipe[15][11].CLK
ctl_clk => dataid_vector_pipe[15][12].CLK
ctl_clk => dataid_vector_pipe[15][13].CLK
ctl_clk => dataid_vector_pipe[15][14].CLK
ctl_clk => dataid_vector_pipe[15][15].CLK
ctl_clk => dataid_vector_pipe[16][0].CLK
ctl_clk => dataid_vector_pipe[16][1].CLK
ctl_clk => dataid_vector_pipe[16][2].CLK
ctl_clk => dataid_vector_pipe[16][3].CLK
ctl_clk => dataid_vector_pipe[16][4].CLK
ctl_clk => dataid_vector_pipe[16][5].CLK
ctl_clk => dataid_vector_pipe[16][6].CLK
ctl_clk => dataid_vector_pipe[16][7].CLK
ctl_clk => dataid_vector_pipe[16][8].CLK
ctl_clk => dataid_vector_pipe[16][9].CLK
ctl_clk => dataid_vector_pipe[16][10].CLK
ctl_clk => dataid_vector_pipe[16][11].CLK
ctl_clk => dataid_vector_pipe[16][12].CLK
ctl_clk => dataid_vector_pipe[16][13].CLK
ctl_clk => dataid_vector_pipe[16][14].CLK
ctl_clk => dataid_vector_pipe[16][15].CLK
ctl_clk => dataid_vector_pipe[17][0].CLK
ctl_clk => dataid_vector_pipe[17][1].CLK
ctl_clk => dataid_vector_pipe[17][2].CLK
ctl_clk => dataid_vector_pipe[17][3].CLK
ctl_clk => dataid_vector_pipe[17][4].CLK
ctl_clk => dataid_vector_pipe[17][5].CLK
ctl_clk => dataid_vector_pipe[17][6].CLK
ctl_clk => dataid_vector_pipe[17][7].CLK
ctl_clk => dataid_vector_pipe[17][8].CLK
ctl_clk => dataid_vector_pipe[17][9].CLK
ctl_clk => dataid_vector_pipe[17][10].CLK
ctl_clk => dataid_vector_pipe[17][11].CLK
ctl_clk => dataid_vector_pipe[17][12].CLK
ctl_clk => dataid_vector_pipe[17][13].CLK
ctl_clk => dataid_vector_pipe[17][14].CLK
ctl_clk => dataid_vector_pipe[17][15].CLK
ctl_clk => dataid_vector_pipe[18][0].CLK
ctl_clk => dataid_vector_pipe[18][1].CLK
ctl_clk => dataid_vector_pipe[18][2].CLK
ctl_clk => dataid_vector_pipe[18][3].CLK
ctl_clk => dataid_vector_pipe[18][4].CLK
ctl_clk => dataid_vector_pipe[18][5].CLK
ctl_clk => dataid_vector_pipe[18][6].CLK
ctl_clk => dataid_vector_pipe[18][7].CLK
ctl_clk => dataid_vector_pipe[18][8].CLK
ctl_clk => dataid_vector_pipe[18][9].CLK
ctl_clk => dataid_vector_pipe[18][10].CLK
ctl_clk => dataid_vector_pipe[18][11].CLK
ctl_clk => dataid_vector_pipe[18][12].CLK
ctl_clk => dataid_vector_pipe[18][13].CLK
ctl_clk => dataid_vector_pipe[18][14].CLK
ctl_clk => dataid_vector_pipe[18][15].CLK
ctl_clk => dataid_vector_pipe[19][0].CLK
ctl_clk => dataid_vector_pipe[19][1].CLK
ctl_clk => dataid_vector_pipe[19][2].CLK
ctl_clk => dataid_vector_pipe[19][3].CLK
ctl_clk => dataid_vector_pipe[19][4].CLK
ctl_clk => dataid_vector_pipe[19][5].CLK
ctl_clk => dataid_vector_pipe[19][6].CLK
ctl_clk => dataid_vector_pipe[19][7].CLK
ctl_clk => dataid_vector_pipe[19][8].CLK
ctl_clk => dataid_vector_pipe[19][9].CLK
ctl_clk => dataid_vector_pipe[19][10].CLK
ctl_clk => dataid_vector_pipe[19][11].CLK
ctl_clk => dataid_vector_pipe[19][12].CLK
ctl_clk => dataid_vector_pipe[19][13].CLK
ctl_clk => dataid_vector_pipe[19][14].CLK
ctl_clk => dataid_vector_pipe[19][15].CLK
ctl_clk => dataid_vector_pipe[20][0].CLK
ctl_clk => dataid_vector_pipe[20][1].CLK
ctl_clk => dataid_vector_pipe[20][2].CLK
ctl_clk => dataid_vector_pipe[20][3].CLK
ctl_clk => dataid_vector_pipe[20][4].CLK
ctl_clk => dataid_vector_pipe[20][5].CLK
ctl_clk => dataid_vector_pipe[20][6].CLK
ctl_clk => dataid_vector_pipe[20][7].CLK
ctl_clk => dataid_vector_pipe[20][8].CLK
ctl_clk => dataid_vector_pipe[20][9].CLK
ctl_clk => dataid_vector_pipe[20][10].CLK
ctl_clk => dataid_vector_pipe[20][11].CLK
ctl_clk => dataid_vector_pipe[20][12].CLK
ctl_clk => dataid_vector_pipe[20][13].CLK
ctl_clk => dataid_vector_pipe[20][14].CLK
ctl_clk => dataid_vector_pipe[20][15].CLK
ctl_clk => dataid_vector_pipe[21][0].CLK
ctl_clk => dataid_vector_pipe[21][1].CLK
ctl_clk => dataid_vector_pipe[21][2].CLK
ctl_clk => dataid_vector_pipe[21][3].CLK
ctl_clk => dataid_vector_pipe[21][4].CLK
ctl_clk => dataid_vector_pipe[21][5].CLK
ctl_clk => dataid_vector_pipe[21][6].CLK
ctl_clk => dataid_vector_pipe[21][7].CLK
ctl_clk => dataid_vector_pipe[21][8].CLK
ctl_clk => dataid_vector_pipe[21][9].CLK
ctl_clk => dataid_vector_pipe[21][10].CLK
ctl_clk => dataid_vector_pipe[21][11].CLK
ctl_clk => dataid_vector_pipe[21][12].CLK
ctl_clk => dataid_vector_pipe[21][13].CLK
ctl_clk => dataid_vector_pipe[21][14].CLK
ctl_clk => dataid_vector_pipe[21][15].CLK
ctl_clk => dataid_vector_pipe[22][0].CLK
ctl_clk => dataid_vector_pipe[22][1].CLK
ctl_clk => dataid_vector_pipe[22][2].CLK
ctl_clk => dataid_vector_pipe[22][3].CLK
ctl_clk => dataid_vector_pipe[22][4].CLK
ctl_clk => dataid_vector_pipe[22][5].CLK
ctl_clk => dataid_vector_pipe[22][6].CLK
ctl_clk => dataid_vector_pipe[22][7].CLK
ctl_clk => dataid_vector_pipe[22][8].CLK
ctl_clk => dataid_vector_pipe[22][9].CLK
ctl_clk => dataid_vector_pipe[22][10].CLK
ctl_clk => dataid_vector_pipe[22][11].CLK
ctl_clk => dataid_vector_pipe[22][12].CLK
ctl_clk => dataid_vector_pipe[22][13].CLK
ctl_clk => dataid_vector_pipe[22][14].CLK
ctl_clk => dataid_vector_pipe[22][15].CLK
ctl_clk => dataid_vector_pipe[23][0].CLK
ctl_clk => dataid_vector_pipe[23][1].CLK
ctl_clk => dataid_vector_pipe[23][2].CLK
ctl_clk => dataid_vector_pipe[23][3].CLK
ctl_clk => dataid_vector_pipe[23][4].CLK
ctl_clk => dataid_vector_pipe[23][5].CLK
ctl_clk => dataid_vector_pipe[23][6].CLK
ctl_clk => dataid_vector_pipe[23][7].CLK
ctl_clk => dataid_vector_pipe[23][8].CLK
ctl_clk => dataid_vector_pipe[23][9].CLK
ctl_clk => dataid_vector_pipe[23][10].CLK
ctl_clk => dataid_vector_pipe[23][11].CLK
ctl_clk => dataid_vector_pipe[23][12].CLK
ctl_clk => dataid_vector_pipe[23][13].CLK
ctl_clk => dataid_vector_pipe[23][14].CLK
ctl_clk => dataid_vector_pipe[23][15].CLK
ctl_clk => dataid_vector_pipe[24][0].CLK
ctl_clk => dataid_vector_pipe[24][1].CLK
ctl_clk => dataid_vector_pipe[24][2].CLK
ctl_clk => dataid_vector_pipe[24][3].CLK
ctl_clk => dataid_vector_pipe[24][4].CLK
ctl_clk => dataid_vector_pipe[24][5].CLK
ctl_clk => dataid_vector_pipe[24][6].CLK
ctl_clk => dataid_vector_pipe[24][7].CLK
ctl_clk => dataid_vector_pipe[24][8].CLK
ctl_clk => dataid_vector_pipe[24][9].CLK
ctl_clk => dataid_vector_pipe[24][10].CLK
ctl_clk => dataid_vector_pipe[24][11].CLK
ctl_clk => dataid_vector_pipe[24][12].CLK
ctl_clk => dataid_vector_pipe[24][13].CLK
ctl_clk => dataid_vector_pipe[24][14].CLK
ctl_clk => dataid_vector_pipe[24][15].CLK
ctl_clk => dataid_vector_pipe[25][0].CLK
ctl_clk => dataid_vector_pipe[25][1].CLK
ctl_clk => dataid_vector_pipe[25][2].CLK
ctl_clk => dataid_vector_pipe[25][3].CLK
ctl_clk => dataid_vector_pipe[25][4].CLK
ctl_clk => dataid_vector_pipe[25][5].CLK
ctl_clk => dataid_vector_pipe[25][6].CLK
ctl_clk => dataid_vector_pipe[25][7].CLK
ctl_clk => dataid_vector_pipe[25][8].CLK
ctl_clk => dataid_vector_pipe[25][9].CLK
ctl_clk => dataid_vector_pipe[25][10].CLK
ctl_clk => dataid_vector_pipe[25][11].CLK
ctl_clk => dataid_vector_pipe[25][12].CLK
ctl_clk => dataid_vector_pipe[25][13].CLK
ctl_clk => dataid_vector_pipe[25][14].CLK
ctl_clk => dataid_vector_pipe[25][15].CLK
ctl_clk => dataid_vector_pipe[26][0].CLK
ctl_clk => dataid_vector_pipe[26][1].CLK
ctl_clk => dataid_vector_pipe[26][2].CLK
ctl_clk => dataid_vector_pipe[26][3].CLK
ctl_clk => dataid_vector_pipe[26][4].CLK
ctl_clk => dataid_vector_pipe[26][5].CLK
ctl_clk => dataid_vector_pipe[26][6].CLK
ctl_clk => dataid_vector_pipe[26][7].CLK
ctl_clk => dataid_vector_pipe[26][8].CLK
ctl_clk => dataid_vector_pipe[26][9].CLK
ctl_clk => dataid_vector_pipe[26][10].CLK
ctl_clk => dataid_vector_pipe[26][11].CLK
ctl_clk => dataid_vector_pipe[26][12].CLK
ctl_clk => dataid_vector_pipe[26][13].CLK
ctl_clk => dataid_vector_pipe[26][14].CLK
ctl_clk => dataid_vector_pipe[26][15].CLK
ctl_clk => dataid_vector_pipe[27][0].CLK
ctl_clk => dataid_vector_pipe[27][1].CLK
ctl_clk => dataid_vector_pipe[27][2].CLK
ctl_clk => dataid_vector_pipe[27][3].CLK
ctl_clk => dataid_vector_pipe[27][4].CLK
ctl_clk => dataid_vector_pipe[27][5].CLK
ctl_clk => dataid_vector_pipe[27][6].CLK
ctl_clk => dataid_vector_pipe[27][7].CLK
ctl_clk => dataid_vector_pipe[27][8].CLK
ctl_clk => dataid_vector_pipe[27][9].CLK
ctl_clk => dataid_vector_pipe[27][10].CLK
ctl_clk => dataid_vector_pipe[27][11].CLK
ctl_clk => dataid_vector_pipe[27][12].CLK
ctl_clk => dataid_vector_pipe[27][13].CLK
ctl_clk => dataid_vector_pipe[27][14].CLK
ctl_clk => dataid_vector_pipe[27][15].CLK
ctl_clk => dataid_vector_pipe[28][0].CLK
ctl_clk => dataid_vector_pipe[28][1].CLK
ctl_clk => dataid_vector_pipe[28][2].CLK
ctl_clk => dataid_vector_pipe[28][3].CLK
ctl_clk => dataid_vector_pipe[28][4].CLK
ctl_clk => dataid_vector_pipe[28][5].CLK
ctl_clk => dataid_vector_pipe[28][6].CLK
ctl_clk => dataid_vector_pipe[28][7].CLK
ctl_clk => dataid_vector_pipe[28][8].CLK
ctl_clk => dataid_vector_pipe[28][9].CLK
ctl_clk => dataid_vector_pipe[28][10].CLK
ctl_clk => dataid_vector_pipe[28][11].CLK
ctl_clk => dataid_vector_pipe[28][12].CLK
ctl_clk => dataid_vector_pipe[28][13].CLK
ctl_clk => dataid_vector_pipe[28][14].CLK
ctl_clk => dataid_vector_pipe[28][15].CLK
ctl_clk => dataid_vector_pipe[29][0].CLK
ctl_clk => dataid_vector_pipe[29][1].CLK
ctl_clk => dataid_vector_pipe[29][2].CLK
ctl_clk => dataid_vector_pipe[29][3].CLK
ctl_clk => dataid_vector_pipe[29][4].CLK
ctl_clk => dataid_vector_pipe[29][5].CLK
ctl_clk => dataid_vector_pipe[29][6].CLK
ctl_clk => dataid_vector_pipe[29][7].CLK
ctl_clk => dataid_vector_pipe[29][8].CLK
ctl_clk => dataid_vector_pipe[29][9].CLK
ctl_clk => dataid_vector_pipe[29][10].CLK
ctl_clk => dataid_vector_pipe[29][11].CLK
ctl_clk => dataid_vector_pipe[29][12].CLK
ctl_clk => dataid_vector_pipe[29][13].CLK
ctl_clk => dataid_vector_pipe[29][14].CLK
ctl_clk => dataid_vector_pipe[29][15].CLK
ctl_clk => dataid_vector_pipe[30][0].CLK
ctl_clk => dataid_vector_pipe[30][1].CLK
ctl_clk => dataid_vector_pipe[30][2].CLK
ctl_clk => dataid_vector_pipe[30][3].CLK
ctl_clk => dataid_vector_pipe[30][4].CLK
ctl_clk => dataid_vector_pipe[30][5].CLK
ctl_clk => dataid_vector_pipe[30][6].CLK
ctl_clk => dataid_vector_pipe[30][7].CLK
ctl_clk => dataid_vector_pipe[30][8].CLK
ctl_clk => dataid_vector_pipe[30][9].CLK
ctl_clk => dataid_vector_pipe[30][10].CLK
ctl_clk => dataid_vector_pipe[30][11].CLK
ctl_clk => dataid_vector_pipe[30][12].CLK
ctl_clk => dataid_vector_pipe[30][13].CLK
ctl_clk => dataid_vector_pipe[30][14].CLK
ctl_clk => dataid_vector_pipe[30][15].CLK
ctl_clk => dataid_vector_pipe[31][0].CLK
ctl_clk => dataid_vector_pipe[31][1].CLK
ctl_clk => dataid_vector_pipe[31][2].CLK
ctl_clk => dataid_vector_pipe[31][3].CLK
ctl_clk => dataid_vector_pipe[31][4].CLK
ctl_clk => dataid_vector_pipe[31][5].CLK
ctl_clk => dataid_vector_pipe[31][6].CLK
ctl_clk => dataid_vector_pipe[31][7].CLK
ctl_clk => dataid_vector_pipe[31][8].CLK
ctl_clk => dataid_vector_pipe[31][9].CLK
ctl_clk => dataid_vector_pipe[31][10].CLK
ctl_clk => dataid_vector_pipe[31][11].CLK
ctl_clk => dataid_vector_pipe[31][12].CLK
ctl_clk => dataid_vector_pipe[31][13].CLK
ctl_clk => dataid_vector_pipe[31][14].CLK
ctl_clk => dataid_vector_pipe[31][15].CLK
ctl_clk => dataid_vector_pipe[32][0].CLK
ctl_clk => dataid_vector_pipe[32][1].CLK
ctl_clk => dataid_vector_pipe[32][2].CLK
ctl_clk => dataid_vector_pipe[32][3].CLK
ctl_clk => dataid_vector_pipe[32][4].CLK
ctl_clk => dataid_vector_pipe[32][5].CLK
ctl_clk => dataid_vector_pipe[32][6].CLK
ctl_clk => dataid_vector_pipe[32][7].CLK
ctl_clk => dataid_vector_pipe[32][8].CLK
ctl_clk => dataid_vector_pipe[32][9].CLK
ctl_clk => dataid_vector_pipe[32][10].CLK
ctl_clk => dataid_vector_pipe[32][11].CLK
ctl_clk => dataid_vector_pipe[32][12].CLK
ctl_clk => dataid_vector_pipe[32][13].CLK
ctl_clk => dataid_vector_pipe[32][14].CLK
ctl_clk => dataid_vector_pipe[32][15].CLK
ctl_clk => dataid_vector_pipe[33][0].CLK
ctl_clk => dataid_vector_pipe[33][1].CLK
ctl_clk => dataid_vector_pipe[33][2].CLK
ctl_clk => dataid_vector_pipe[33][3].CLK
ctl_clk => dataid_vector_pipe[33][4].CLK
ctl_clk => dataid_vector_pipe[33][5].CLK
ctl_clk => dataid_vector_pipe[33][6].CLK
ctl_clk => dataid_vector_pipe[33][7].CLK
ctl_clk => dataid_vector_pipe[33][8].CLK
ctl_clk => dataid_vector_pipe[33][9].CLK
ctl_clk => dataid_vector_pipe[33][10].CLK
ctl_clk => dataid_vector_pipe[33][11].CLK
ctl_clk => dataid_vector_pipe[33][12].CLK
ctl_clk => dataid_vector_pipe[33][13].CLK
ctl_clk => dataid_vector_pipe[33][14].CLK
ctl_clk => dataid_vector_pipe[33][15].CLK
ctl_clk => dataid_vector_pipe[34][0].CLK
ctl_clk => dataid_vector_pipe[34][1].CLK
ctl_clk => dataid_vector_pipe[34][2].CLK
ctl_clk => dataid_vector_pipe[34][3].CLK
ctl_clk => dataid_vector_pipe[34][4].CLK
ctl_clk => dataid_vector_pipe[34][5].CLK
ctl_clk => dataid_vector_pipe[34][6].CLK
ctl_clk => dataid_vector_pipe[34][7].CLK
ctl_clk => dataid_vector_pipe[34][8].CLK
ctl_clk => dataid_vector_pipe[34][9].CLK
ctl_clk => dataid_vector_pipe[34][10].CLK
ctl_clk => dataid_vector_pipe[34][11].CLK
ctl_clk => dataid_vector_pipe[34][12].CLK
ctl_clk => dataid_vector_pipe[34][13].CLK
ctl_clk => dataid_vector_pipe[34][14].CLK
ctl_clk => dataid_vector_pipe[34][15].CLK
ctl_clk => dataid_vector_pipe[35][0].CLK
ctl_clk => dataid_vector_pipe[35][1].CLK
ctl_clk => dataid_vector_pipe[35][2].CLK
ctl_clk => dataid_vector_pipe[35][3].CLK
ctl_clk => dataid_vector_pipe[35][4].CLK
ctl_clk => dataid_vector_pipe[35][5].CLK
ctl_clk => dataid_vector_pipe[35][6].CLK
ctl_clk => dataid_vector_pipe[35][7].CLK
ctl_clk => dataid_vector_pipe[35][8].CLK
ctl_clk => dataid_vector_pipe[35][9].CLK
ctl_clk => dataid_vector_pipe[35][10].CLK
ctl_clk => dataid_vector_pipe[35][11].CLK
ctl_clk => dataid_vector_pipe[35][12].CLK
ctl_clk => dataid_vector_pipe[35][13].CLK
ctl_clk => dataid_vector_pipe[35][14].CLK
ctl_clk => dataid_vector_pipe[35][15].CLK
ctl_clk => dataid_vector_pipe[36][0].CLK
ctl_clk => dataid_vector_pipe[36][1].CLK
ctl_clk => dataid_vector_pipe[36][2].CLK
ctl_clk => dataid_vector_pipe[36][3].CLK
ctl_clk => dataid_vector_pipe[36][4].CLK
ctl_clk => dataid_vector_pipe[36][5].CLK
ctl_clk => dataid_vector_pipe[36][6].CLK
ctl_clk => dataid_vector_pipe[36][7].CLK
ctl_clk => dataid_vector_pipe[36][8].CLK
ctl_clk => dataid_vector_pipe[36][9].CLK
ctl_clk => dataid_vector_pipe[36][10].CLK
ctl_clk => dataid_vector_pipe[36][11].CLK
ctl_clk => dataid_vector_pipe[36][12].CLK
ctl_clk => dataid_vector_pipe[36][13].CLK
ctl_clk => dataid_vector_pipe[36][14].CLK
ctl_clk => dataid_vector_pipe[36][15].CLK
ctl_clk => dataid_vector_pipe[37][0].CLK
ctl_clk => dataid_vector_pipe[37][1].CLK
ctl_clk => dataid_vector_pipe[37][2].CLK
ctl_clk => dataid_vector_pipe[37][3].CLK
ctl_clk => dataid_vector_pipe[37][4].CLK
ctl_clk => dataid_vector_pipe[37][5].CLK
ctl_clk => dataid_vector_pipe[37][6].CLK
ctl_clk => dataid_vector_pipe[37][7].CLK
ctl_clk => dataid_vector_pipe[37][8].CLK
ctl_clk => dataid_vector_pipe[37][9].CLK
ctl_clk => dataid_vector_pipe[37][10].CLK
ctl_clk => dataid_vector_pipe[37][11].CLK
ctl_clk => dataid_vector_pipe[37][12].CLK
ctl_clk => dataid_vector_pipe[37][13].CLK
ctl_clk => dataid_vector_pipe[37][14].CLK
ctl_clk => dataid_vector_pipe[37][15].CLK
ctl_clk => dataid_vector_pipe[38][0].CLK
ctl_clk => dataid_vector_pipe[38][1].CLK
ctl_clk => dataid_vector_pipe[38][2].CLK
ctl_clk => dataid_vector_pipe[38][3].CLK
ctl_clk => dataid_vector_pipe[38][4].CLK
ctl_clk => dataid_vector_pipe[38][5].CLK
ctl_clk => dataid_vector_pipe[38][6].CLK
ctl_clk => dataid_vector_pipe[38][7].CLK
ctl_clk => dataid_vector_pipe[38][8].CLK
ctl_clk => dataid_vector_pipe[38][9].CLK
ctl_clk => dataid_vector_pipe[38][10].CLK
ctl_clk => dataid_vector_pipe[38][11].CLK
ctl_clk => dataid_vector_pipe[38][12].CLK
ctl_clk => dataid_vector_pipe[38][13].CLK
ctl_clk => dataid_vector_pipe[38][14].CLK
ctl_clk => dataid_vector_pipe[38][15].CLK
ctl_clk => dataid_vector_pipe[39][0].CLK
ctl_clk => dataid_vector_pipe[39][1].CLK
ctl_clk => dataid_vector_pipe[39][2].CLK
ctl_clk => dataid_vector_pipe[39][3].CLK
ctl_clk => dataid_vector_pipe[39][4].CLK
ctl_clk => dataid_vector_pipe[39][5].CLK
ctl_clk => dataid_vector_pipe[39][6].CLK
ctl_clk => dataid_vector_pipe[39][7].CLK
ctl_clk => dataid_vector_pipe[39][8].CLK
ctl_clk => dataid_vector_pipe[39][9].CLK
ctl_clk => dataid_vector_pipe[39][10].CLK
ctl_clk => dataid_vector_pipe[39][11].CLK
ctl_clk => dataid_vector_pipe[39][12].CLK
ctl_clk => dataid_vector_pipe[39][13].CLK
ctl_clk => dataid_vector_pipe[39][14].CLK
ctl_clk => dataid_vector_pipe[39][15].CLK
ctl_clk => dataid_vector_pipe[40][0].CLK
ctl_clk => dataid_vector_pipe[40][1].CLK
ctl_clk => dataid_vector_pipe[40][2].CLK
ctl_clk => dataid_vector_pipe[40][3].CLK
ctl_clk => dataid_vector_pipe[40][4].CLK
ctl_clk => dataid_vector_pipe[40][5].CLK
ctl_clk => dataid_vector_pipe[40][6].CLK
ctl_clk => dataid_vector_pipe[40][7].CLK
ctl_clk => dataid_vector_pipe[40][8].CLK
ctl_clk => dataid_vector_pipe[40][9].CLK
ctl_clk => dataid_vector_pipe[40][10].CLK
ctl_clk => dataid_vector_pipe[40][11].CLK
ctl_clk => dataid_vector_pipe[40][12].CLK
ctl_clk => dataid_vector_pipe[40][13].CLK
ctl_clk => dataid_vector_pipe[40][14].CLK
ctl_clk => dataid_vector_pipe[40][15].CLK
ctl_clk => dataid_vector_pipe[41][0].CLK
ctl_clk => dataid_vector_pipe[41][1].CLK
ctl_clk => dataid_vector_pipe[41][2].CLK
ctl_clk => dataid_vector_pipe[41][3].CLK
ctl_clk => dataid_vector_pipe[41][4].CLK
ctl_clk => dataid_vector_pipe[41][5].CLK
ctl_clk => dataid_vector_pipe[41][6].CLK
ctl_clk => dataid_vector_pipe[41][7].CLK
ctl_clk => dataid_vector_pipe[41][8].CLK
ctl_clk => dataid_vector_pipe[41][9].CLK
ctl_clk => dataid_vector_pipe[41][10].CLK
ctl_clk => dataid_vector_pipe[41][11].CLK
ctl_clk => dataid_vector_pipe[41][12].CLK
ctl_clk => dataid_vector_pipe[41][13].CLK
ctl_clk => dataid_vector_pipe[41][14].CLK
ctl_clk => dataid_vector_pipe[41][15].CLK
ctl_clk => dataid_vector_pipe[42][0].CLK
ctl_clk => dataid_vector_pipe[42][1].CLK
ctl_clk => dataid_vector_pipe[42][2].CLK
ctl_clk => dataid_vector_pipe[42][3].CLK
ctl_clk => dataid_vector_pipe[42][4].CLK
ctl_clk => dataid_vector_pipe[42][5].CLK
ctl_clk => dataid_vector_pipe[42][6].CLK
ctl_clk => dataid_vector_pipe[42][7].CLK
ctl_clk => dataid_vector_pipe[42][8].CLK
ctl_clk => dataid_vector_pipe[42][9].CLK
ctl_clk => dataid_vector_pipe[42][10].CLK
ctl_clk => dataid_vector_pipe[42][11].CLK
ctl_clk => dataid_vector_pipe[42][12].CLK
ctl_clk => dataid_vector_pipe[42][13].CLK
ctl_clk => dataid_vector_pipe[42][14].CLK
ctl_clk => dataid_vector_pipe[42][15].CLK
ctl_clk => dataid_vector_pipe[43][0].CLK
ctl_clk => dataid_vector_pipe[43][1].CLK
ctl_clk => dataid_vector_pipe[43][2].CLK
ctl_clk => dataid_vector_pipe[43][3].CLK
ctl_clk => dataid_vector_pipe[43][4].CLK
ctl_clk => dataid_vector_pipe[43][5].CLK
ctl_clk => dataid_vector_pipe[43][6].CLK
ctl_clk => dataid_vector_pipe[43][7].CLK
ctl_clk => dataid_vector_pipe[43][8].CLK
ctl_clk => dataid_vector_pipe[43][9].CLK
ctl_clk => dataid_vector_pipe[43][10].CLK
ctl_clk => dataid_vector_pipe[43][11].CLK
ctl_clk => dataid_vector_pipe[43][12].CLK
ctl_clk => dataid_vector_pipe[43][13].CLK
ctl_clk => dataid_vector_pipe[43][14].CLK
ctl_clk => dataid_vector_pipe[43][15].CLK
ctl_clk => dataid_vector_pipe[44][0].CLK
ctl_clk => dataid_vector_pipe[44][1].CLK
ctl_clk => dataid_vector_pipe[44][2].CLK
ctl_clk => dataid_vector_pipe[44][3].CLK
ctl_clk => dataid_vector_pipe[44][4].CLK
ctl_clk => dataid_vector_pipe[44][5].CLK
ctl_clk => dataid_vector_pipe[44][6].CLK
ctl_clk => dataid_vector_pipe[44][7].CLK
ctl_clk => dataid_vector_pipe[44][8].CLK
ctl_clk => dataid_vector_pipe[44][9].CLK
ctl_clk => dataid_vector_pipe[44][10].CLK
ctl_clk => dataid_vector_pipe[44][11].CLK
ctl_clk => dataid_vector_pipe[44][12].CLK
ctl_clk => dataid_vector_pipe[44][13].CLK
ctl_clk => dataid_vector_pipe[44][14].CLK
ctl_clk => dataid_vector_pipe[44][15].CLK
ctl_clk => dataid_vector_pipe[45][0].CLK
ctl_clk => dataid_vector_pipe[45][1].CLK
ctl_clk => dataid_vector_pipe[45][2].CLK
ctl_clk => dataid_vector_pipe[45][3].CLK
ctl_clk => dataid_vector_pipe[45][4].CLK
ctl_clk => dataid_vector_pipe[45][5].CLK
ctl_clk => dataid_vector_pipe[45][6].CLK
ctl_clk => dataid_vector_pipe[45][7].CLK
ctl_clk => dataid_vector_pipe[45][8].CLK
ctl_clk => dataid_vector_pipe[45][9].CLK
ctl_clk => dataid_vector_pipe[45][10].CLK
ctl_clk => dataid_vector_pipe[45][11].CLK
ctl_clk => dataid_vector_pipe[45][12].CLK
ctl_clk => dataid_vector_pipe[45][13].CLK
ctl_clk => dataid_vector_pipe[45][14].CLK
ctl_clk => dataid_vector_pipe[45][15].CLK
ctl_clk => dataid_vector_pipe[46][0].CLK
ctl_clk => dataid_vector_pipe[46][1].CLK
ctl_clk => dataid_vector_pipe[46][2].CLK
ctl_clk => dataid_vector_pipe[46][3].CLK
ctl_clk => dataid_vector_pipe[46][4].CLK
ctl_clk => dataid_vector_pipe[46][5].CLK
ctl_clk => dataid_vector_pipe[46][6].CLK
ctl_clk => dataid_vector_pipe[46][7].CLK
ctl_clk => dataid_vector_pipe[46][8].CLK
ctl_clk => dataid_vector_pipe[46][9].CLK
ctl_clk => dataid_vector_pipe[46][10].CLK
ctl_clk => dataid_vector_pipe[46][11].CLK
ctl_clk => dataid_vector_pipe[46][12].CLK
ctl_clk => dataid_vector_pipe[46][13].CLK
ctl_clk => dataid_vector_pipe[46][14].CLK
ctl_clk => dataid_vector_pipe[46][15].CLK
ctl_clk => dataid_vector_pipe[47][0].CLK
ctl_clk => dataid_vector_pipe[47][1].CLK
ctl_clk => dataid_vector_pipe[47][2].CLK
ctl_clk => dataid_vector_pipe[47][3].CLK
ctl_clk => dataid_vector_pipe[47][4].CLK
ctl_clk => dataid_vector_pipe[47][5].CLK
ctl_clk => dataid_vector_pipe[47][6].CLK
ctl_clk => dataid_vector_pipe[47][7].CLK
ctl_clk => dataid_vector_pipe[47][8].CLK
ctl_clk => dataid_vector_pipe[47][9].CLK
ctl_clk => dataid_vector_pipe[47][10].CLK
ctl_clk => dataid_vector_pipe[47][11].CLK
ctl_clk => dataid_vector_pipe[47][12].CLK
ctl_clk => dataid_vector_pipe[47][13].CLK
ctl_clk => dataid_vector_pipe[47][14].CLK
ctl_clk => dataid_vector_pipe[47][15].CLK
ctl_clk => dataid_vector_pipe[48][0].CLK
ctl_clk => dataid_vector_pipe[48][1].CLK
ctl_clk => dataid_vector_pipe[48][2].CLK
ctl_clk => dataid_vector_pipe[48][3].CLK
ctl_clk => dataid_vector_pipe[48][4].CLK
ctl_clk => dataid_vector_pipe[48][5].CLK
ctl_clk => dataid_vector_pipe[48][6].CLK
ctl_clk => dataid_vector_pipe[48][7].CLK
ctl_clk => dataid_vector_pipe[48][8].CLK
ctl_clk => dataid_vector_pipe[48][9].CLK
ctl_clk => dataid_vector_pipe[48][10].CLK
ctl_clk => dataid_vector_pipe[48][11].CLK
ctl_clk => dataid_vector_pipe[48][12].CLK
ctl_clk => dataid_vector_pipe[48][13].CLK
ctl_clk => dataid_vector_pipe[48][14].CLK
ctl_clk => dataid_vector_pipe[48][15].CLK
ctl_clk => dataid_vector_pipe[49][0].CLK
ctl_clk => dataid_vector_pipe[49][1].CLK
ctl_clk => dataid_vector_pipe[49][2].CLK
ctl_clk => dataid_vector_pipe[49][3].CLK
ctl_clk => dataid_vector_pipe[49][4].CLK
ctl_clk => dataid_vector_pipe[49][5].CLK
ctl_clk => dataid_vector_pipe[49][6].CLK
ctl_clk => dataid_vector_pipe[49][7].CLK
ctl_clk => dataid_vector_pipe[49][8].CLK
ctl_clk => dataid_vector_pipe[49][9].CLK
ctl_clk => dataid_vector_pipe[49][10].CLK
ctl_clk => dataid_vector_pipe[49][11].CLK
ctl_clk => dataid_vector_pipe[49][12].CLK
ctl_clk => dataid_vector_pipe[49][13].CLK
ctl_clk => dataid_vector_pipe[49][14].CLK
ctl_clk => dataid_vector_pipe[49][15].CLK
ctl_clk => dataid_vector_pipe[50][0].CLK
ctl_clk => dataid_vector_pipe[50][1].CLK
ctl_clk => dataid_vector_pipe[50][2].CLK
ctl_clk => dataid_vector_pipe[50][3].CLK
ctl_clk => dataid_vector_pipe[50][4].CLK
ctl_clk => dataid_vector_pipe[50][5].CLK
ctl_clk => dataid_vector_pipe[50][6].CLK
ctl_clk => dataid_vector_pipe[50][7].CLK
ctl_clk => dataid_vector_pipe[50][8].CLK
ctl_clk => dataid_vector_pipe[50][9].CLK
ctl_clk => dataid_vector_pipe[50][10].CLK
ctl_clk => dataid_vector_pipe[50][11].CLK
ctl_clk => dataid_vector_pipe[50][12].CLK
ctl_clk => dataid_vector_pipe[50][13].CLK
ctl_clk => dataid_vector_pipe[50][14].CLK
ctl_clk => dataid_vector_pipe[50][15].CLK
ctl_clk => dataid_vector_pipe[51][0].CLK
ctl_clk => dataid_vector_pipe[51][1].CLK
ctl_clk => dataid_vector_pipe[51][2].CLK
ctl_clk => dataid_vector_pipe[51][3].CLK
ctl_clk => dataid_vector_pipe[51][4].CLK
ctl_clk => dataid_vector_pipe[51][5].CLK
ctl_clk => dataid_vector_pipe[51][6].CLK
ctl_clk => dataid_vector_pipe[51][7].CLK
ctl_clk => dataid_vector_pipe[51][8].CLK
ctl_clk => dataid_vector_pipe[51][9].CLK
ctl_clk => dataid_vector_pipe[51][10].CLK
ctl_clk => dataid_vector_pipe[51][11].CLK
ctl_clk => dataid_vector_pipe[51][12].CLK
ctl_clk => dataid_vector_pipe[51][13].CLK
ctl_clk => dataid_vector_pipe[51][14].CLK
ctl_clk => dataid_vector_pipe[51][15].CLK
ctl_clk => dataid_vector_pipe[52][0].CLK
ctl_clk => dataid_vector_pipe[52][1].CLK
ctl_clk => dataid_vector_pipe[52][2].CLK
ctl_clk => dataid_vector_pipe[52][3].CLK
ctl_clk => dataid_vector_pipe[52][4].CLK
ctl_clk => dataid_vector_pipe[52][5].CLK
ctl_clk => dataid_vector_pipe[52][6].CLK
ctl_clk => dataid_vector_pipe[52][7].CLK
ctl_clk => dataid_vector_pipe[52][8].CLK
ctl_clk => dataid_vector_pipe[52][9].CLK
ctl_clk => dataid_vector_pipe[52][10].CLK
ctl_clk => dataid_vector_pipe[52][11].CLK
ctl_clk => dataid_vector_pipe[52][12].CLK
ctl_clk => dataid_vector_pipe[52][13].CLK
ctl_clk => dataid_vector_pipe[52][14].CLK
ctl_clk => dataid_vector_pipe[52][15].CLK
ctl_clk => dataid_vector_pipe[53][0].CLK
ctl_clk => dataid_vector_pipe[53][1].CLK
ctl_clk => dataid_vector_pipe[53][2].CLK
ctl_clk => dataid_vector_pipe[53][3].CLK
ctl_clk => dataid_vector_pipe[53][4].CLK
ctl_clk => dataid_vector_pipe[53][5].CLK
ctl_clk => dataid_vector_pipe[53][6].CLK
ctl_clk => dataid_vector_pipe[53][7].CLK
ctl_clk => dataid_vector_pipe[53][8].CLK
ctl_clk => dataid_vector_pipe[53][9].CLK
ctl_clk => dataid_vector_pipe[53][10].CLK
ctl_clk => dataid_vector_pipe[53][11].CLK
ctl_clk => dataid_vector_pipe[53][12].CLK
ctl_clk => dataid_vector_pipe[53][13].CLK
ctl_clk => dataid_vector_pipe[53][14].CLK
ctl_clk => dataid_vector_pipe[53][15].CLK
ctl_clk => dataid_vector_pipe[54][0].CLK
ctl_clk => dataid_vector_pipe[54][1].CLK
ctl_clk => dataid_vector_pipe[54][2].CLK
ctl_clk => dataid_vector_pipe[54][3].CLK
ctl_clk => dataid_vector_pipe[54][4].CLK
ctl_clk => dataid_vector_pipe[54][5].CLK
ctl_clk => dataid_vector_pipe[54][6].CLK
ctl_clk => dataid_vector_pipe[54][7].CLK
ctl_clk => dataid_vector_pipe[54][8].CLK
ctl_clk => dataid_vector_pipe[54][9].CLK
ctl_clk => dataid_vector_pipe[54][10].CLK
ctl_clk => dataid_vector_pipe[54][11].CLK
ctl_clk => dataid_vector_pipe[54][12].CLK
ctl_clk => dataid_vector_pipe[54][13].CLK
ctl_clk => dataid_vector_pipe[54][14].CLK
ctl_clk => dataid_vector_pipe[54][15].CLK
ctl_clk => dataid_vector_pipe[55][0].CLK
ctl_clk => dataid_vector_pipe[55][1].CLK
ctl_clk => dataid_vector_pipe[55][2].CLK
ctl_clk => dataid_vector_pipe[55][3].CLK
ctl_clk => dataid_vector_pipe[55][4].CLK
ctl_clk => dataid_vector_pipe[55][5].CLK
ctl_clk => dataid_vector_pipe[55][6].CLK
ctl_clk => dataid_vector_pipe[55][7].CLK
ctl_clk => dataid_vector_pipe[55][8].CLK
ctl_clk => dataid_vector_pipe[55][9].CLK
ctl_clk => dataid_vector_pipe[55][10].CLK
ctl_clk => dataid_vector_pipe[55][11].CLK
ctl_clk => dataid_vector_pipe[55][12].CLK
ctl_clk => dataid_vector_pipe[55][13].CLK
ctl_clk => dataid_vector_pipe[55][14].CLK
ctl_clk => dataid_vector_pipe[55][15].CLK
ctl_clk => dataid_vector_pipe[56][0].CLK
ctl_clk => dataid_vector_pipe[56][1].CLK
ctl_clk => dataid_vector_pipe[56][2].CLK
ctl_clk => dataid_vector_pipe[56][3].CLK
ctl_clk => dataid_vector_pipe[56][4].CLK
ctl_clk => dataid_vector_pipe[56][5].CLK
ctl_clk => dataid_vector_pipe[56][6].CLK
ctl_clk => dataid_vector_pipe[56][7].CLK
ctl_clk => dataid_vector_pipe[56][8].CLK
ctl_clk => dataid_vector_pipe[56][9].CLK
ctl_clk => dataid_vector_pipe[56][10].CLK
ctl_clk => dataid_vector_pipe[56][11].CLK
ctl_clk => dataid_vector_pipe[56][12].CLK
ctl_clk => dataid_vector_pipe[56][13].CLK
ctl_clk => dataid_vector_pipe[56][14].CLK
ctl_clk => dataid_vector_pipe[56][15].CLK
ctl_clk => dataid_vector_pipe[57][0].CLK
ctl_clk => dataid_vector_pipe[57][1].CLK
ctl_clk => dataid_vector_pipe[57][2].CLK
ctl_clk => dataid_vector_pipe[57][3].CLK
ctl_clk => dataid_vector_pipe[57][4].CLK
ctl_clk => dataid_vector_pipe[57][5].CLK
ctl_clk => dataid_vector_pipe[57][6].CLK
ctl_clk => dataid_vector_pipe[57][7].CLK
ctl_clk => dataid_vector_pipe[57][8].CLK
ctl_clk => dataid_vector_pipe[57][9].CLK
ctl_clk => dataid_vector_pipe[57][10].CLK
ctl_clk => dataid_vector_pipe[57][11].CLK
ctl_clk => dataid_vector_pipe[57][12].CLK
ctl_clk => dataid_vector_pipe[57][13].CLK
ctl_clk => dataid_vector_pipe[57][14].CLK
ctl_clk => dataid_vector_pipe[57][15].CLK
ctl_clk => dataid_vector_pipe[58][0].CLK
ctl_clk => dataid_vector_pipe[58][1].CLK
ctl_clk => dataid_vector_pipe[58][2].CLK
ctl_clk => dataid_vector_pipe[58][3].CLK
ctl_clk => dataid_vector_pipe[58][4].CLK
ctl_clk => dataid_vector_pipe[58][5].CLK
ctl_clk => dataid_vector_pipe[58][6].CLK
ctl_clk => dataid_vector_pipe[58][7].CLK
ctl_clk => dataid_vector_pipe[58][8].CLK
ctl_clk => dataid_vector_pipe[58][9].CLK
ctl_clk => dataid_vector_pipe[58][10].CLK
ctl_clk => dataid_vector_pipe[58][11].CLK
ctl_clk => dataid_vector_pipe[58][12].CLK
ctl_clk => dataid_vector_pipe[58][13].CLK
ctl_clk => dataid_vector_pipe[58][14].CLK
ctl_clk => dataid_vector_pipe[58][15].CLK
ctl_clk => dataid_vector_pipe[59][0].CLK
ctl_clk => dataid_vector_pipe[59][1].CLK
ctl_clk => dataid_vector_pipe[59][2].CLK
ctl_clk => dataid_vector_pipe[59][3].CLK
ctl_clk => dataid_vector_pipe[59][4].CLK
ctl_clk => dataid_vector_pipe[59][5].CLK
ctl_clk => dataid_vector_pipe[59][6].CLK
ctl_clk => dataid_vector_pipe[59][7].CLK
ctl_clk => dataid_vector_pipe[59][8].CLK
ctl_clk => dataid_vector_pipe[59][9].CLK
ctl_clk => dataid_vector_pipe[59][10].CLK
ctl_clk => dataid_vector_pipe[59][11].CLK
ctl_clk => dataid_vector_pipe[59][12].CLK
ctl_clk => dataid_vector_pipe[59][13].CLK
ctl_clk => dataid_vector_pipe[59][14].CLK
ctl_clk => dataid_vector_pipe[59][15].CLK
ctl_clk => dataid_vector_pipe[60][0].CLK
ctl_clk => dataid_vector_pipe[60][1].CLK
ctl_clk => dataid_vector_pipe[60][2].CLK
ctl_clk => dataid_vector_pipe[60][3].CLK
ctl_clk => dataid_vector_pipe[60][4].CLK
ctl_clk => dataid_vector_pipe[60][5].CLK
ctl_clk => dataid_vector_pipe[60][6].CLK
ctl_clk => dataid_vector_pipe[60][7].CLK
ctl_clk => dataid_vector_pipe[60][8].CLK
ctl_clk => dataid_vector_pipe[60][9].CLK
ctl_clk => dataid_vector_pipe[60][10].CLK
ctl_clk => dataid_vector_pipe[60][11].CLK
ctl_clk => dataid_vector_pipe[60][12].CLK
ctl_clk => dataid_vector_pipe[60][13].CLK
ctl_clk => dataid_vector_pipe[60][14].CLK
ctl_clk => dataid_vector_pipe[60][15].CLK
ctl_clk => dataid_vector_pipe[61][0].CLK
ctl_clk => dataid_vector_pipe[61][1].CLK
ctl_clk => dataid_vector_pipe[61][2].CLK
ctl_clk => dataid_vector_pipe[61][3].CLK
ctl_clk => dataid_vector_pipe[61][4].CLK
ctl_clk => dataid_vector_pipe[61][5].CLK
ctl_clk => dataid_vector_pipe[61][6].CLK
ctl_clk => dataid_vector_pipe[61][7].CLK
ctl_clk => dataid_vector_pipe[61][8].CLK
ctl_clk => dataid_vector_pipe[61][9].CLK
ctl_clk => dataid_vector_pipe[61][10].CLK
ctl_clk => dataid_vector_pipe[61][11].CLK
ctl_clk => dataid_vector_pipe[61][12].CLK
ctl_clk => dataid_vector_pipe[61][13].CLK
ctl_clk => dataid_vector_pipe[61][14].CLK
ctl_clk => dataid_vector_pipe[61][15].CLK
ctl_clk => dataid_vector_pipe[62][0].CLK
ctl_clk => dataid_vector_pipe[62][1].CLK
ctl_clk => dataid_vector_pipe[62][2].CLK
ctl_clk => dataid_vector_pipe[62][3].CLK
ctl_clk => dataid_vector_pipe[62][4].CLK
ctl_clk => dataid_vector_pipe[62][5].CLK
ctl_clk => dataid_vector_pipe[62][6].CLK
ctl_clk => dataid_vector_pipe[62][7].CLK
ctl_clk => dataid_vector_pipe[62][8].CLK
ctl_clk => dataid_vector_pipe[62][9].CLK
ctl_clk => dataid_vector_pipe[62][10].CLK
ctl_clk => dataid_vector_pipe[62][11].CLK
ctl_clk => dataid_vector_pipe[62][12].CLK
ctl_clk => dataid_vector_pipe[62][13].CLK
ctl_clk => dataid_vector_pipe[62][14].CLK
ctl_clk => dataid_vector_pipe[62][15].CLK
ctl_clk => dataid_vector_pipe[63][0].CLK
ctl_clk => dataid_vector_pipe[63][1].CLK
ctl_clk => dataid_vector_pipe[63][2].CLK
ctl_clk => dataid_vector_pipe[63][3].CLK
ctl_clk => dataid_vector_pipe[63][4].CLK
ctl_clk => dataid_vector_pipe[63][5].CLK
ctl_clk => dataid_vector_pipe[63][6].CLK
ctl_clk => dataid_vector_pipe[63][7].CLK
ctl_clk => dataid_vector_pipe[63][8].CLK
ctl_clk => dataid_vector_pipe[63][9].CLK
ctl_clk => dataid_vector_pipe[63][10].CLK
ctl_clk => dataid_vector_pipe[63][11].CLK
ctl_clk => dataid_vector_pipe[63][12].CLK
ctl_clk => dataid_vector_pipe[63][13].CLK
ctl_clk => dataid_vector_pipe[63][14].CLK
ctl_clk => dataid_vector_pipe[63][15].CLK
ctl_clk => dataid_pipe[0][0].CLK
ctl_clk => dataid_pipe[0][1].CLK
ctl_clk => dataid_pipe[0][2].CLK
ctl_clk => dataid_pipe[0][3].CLK
ctl_clk => dataid_pipe[1][0].CLK
ctl_clk => dataid_pipe[1][1].CLK
ctl_clk => dataid_pipe[1][2].CLK
ctl_clk => dataid_pipe[1][3].CLK
ctl_clk => dataid_pipe[2][0].CLK
ctl_clk => dataid_pipe[2][1].CLK
ctl_clk => dataid_pipe[2][2].CLK
ctl_clk => dataid_pipe[2][3].CLK
ctl_clk => dataid_pipe[3][0].CLK
ctl_clk => dataid_pipe[3][1].CLK
ctl_clk => dataid_pipe[3][2].CLK
ctl_clk => dataid_pipe[3][3].CLK
ctl_clk => dataid_pipe[4][0].CLK
ctl_clk => dataid_pipe[4][1].CLK
ctl_clk => dataid_pipe[4][2].CLK
ctl_clk => dataid_pipe[4][3].CLK
ctl_clk => dataid_pipe[5][0].CLK
ctl_clk => dataid_pipe[5][1].CLK
ctl_clk => dataid_pipe[5][2].CLK
ctl_clk => dataid_pipe[5][3].CLK
ctl_clk => dataid_pipe[6][0].CLK
ctl_clk => dataid_pipe[6][1].CLK
ctl_clk => dataid_pipe[6][2].CLK
ctl_clk => dataid_pipe[6][3].CLK
ctl_clk => dataid_pipe[7][0].CLK
ctl_clk => dataid_pipe[7][1].CLK
ctl_clk => dataid_pipe[7][2].CLK
ctl_clk => dataid_pipe[7][3].CLK
ctl_clk => dataid_pipe[8][0].CLK
ctl_clk => dataid_pipe[8][1].CLK
ctl_clk => dataid_pipe[8][2].CLK
ctl_clk => dataid_pipe[8][3].CLK
ctl_clk => dataid_pipe[9][0].CLK
ctl_clk => dataid_pipe[9][1].CLK
ctl_clk => dataid_pipe[9][2].CLK
ctl_clk => dataid_pipe[9][3].CLK
ctl_clk => dataid_pipe[10][0].CLK
ctl_clk => dataid_pipe[10][1].CLK
ctl_clk => dataid_pipe[10][2].CLK
ctl_clk => dataid_pipe[10][3].CLK
ctl_clk => dataid_pipe[11][0].CLK
ctl_clk => dataid_pipe[11][1].CLK
ctl_clk => dataid_pipe[11][2].CLK
ctl_clk => dataid_pipe[11][3].CLK
ctl_clk => dataid_pipe[12][0].CLK
ctl_clk => dataid_pipe[12][1].CLK
ctl_clk => dataid_pipe[12][2].CLK
ctl_clk => dataid_pipe[12][3].CLK
ctl_clk => dataid_pipe[13][0].CLK
ctl_clk => dataid_pipe[13][1].CLK
ctl_clk => dataid_pipe[13][2].CLK
ctl_clk => dataid_pipe[13][3].CLK
ctl_clk => dataid_pipe[14][0].CLK
ctl_clk => dataid_pipe[14][1].CLK
ctl_clk => dataid_pipe[14][2].CLK
ctl_clk => dataid_pipe[14][3].CLK
ctl_clk => dataid_pipe[15][0].CLK
ctl_clk => dataid_pipe[15][1].CLK
ctl_clk => dataid_pipe[15][2].CLK
ctl_clk => dataid_pipe[15][3].CLK
ctl_clk => dataid_pipe[16][0].CLK
ctl_clk => dataid_pipe[16][1].CLK
ctl_clk => dataid_pipe[16][2].CLK
ctl_clk => dataid_pipe[16][3].CLK
ctl_clk => dataid_pipe[17][0].CLK
ctl_clk => dataid_pipe[17][1].CLK
ctl_clk => dataid_pipe[17][2].CLK
ctl_clk => dataid_pipe[17][3].CLK
ctl_clk => dataid_pipe[18][0].CLK
ctl_clk => dataid_pipe[18][1].CLK
ctl_clk => dataid_pipe[18][2].CLK
ctl_clk => dataid_pipe[18][3].CLK
ctl_clk => dataid_pipe[19][0].CLK
ctl_clk => dataid_pipe[19][1].CLK
ctl_clk => dataid_pipe[19][2].CLK
ctl_clk => dataid_pipe[19][3].CLK
ctl_clk => dataid_pipe[20][0].CLK
ctl_clk => dataid_pipe[20][1].CLK
ctl_clk => dataid_pipe[20][2].CLK
ctl_clk => dataid_pipe[20][3].CLK
ctl_clk => dataid_pipe[21][0].CLK
ctl_clk => dataid_pipe[21][1].CLK
ctl_clk => dataid_pipe[21][2].CLK
ctl_clk => dataid_pipe[21][3].CLK
ctl_clk => dataid_pipe[22][0].CLK
ctl_clk => dataid_pipe[22][1].CLK
ctl_clk => dataid_pipe[22][2].CLK
ctl_clk => dataid_pipe[22][3].CLK
ctl_clk => dataid_pipe[23][0].CLK
ctl_clk => dataid_pipe[23][1].CLK
ctl_clk => dataid_pipe[23][2].CLK
ctl_clk => dataid_pipe[23][3].CLK
ctl_clk => dataid_pipe[24][0].CLK
ctl_clk => dataid_pipe[24][1].CLK
ctl_clk => dataid_pipe[24][2].CLK
ctl_clk => dataid_pipe[24][3].CLK
ctl_clk => dataid_pipe[25][0].CLK
ctl_clk => dataid_pipe[25][1].CLK
ctl_clk => dataid_pipe[25][2].CLK
ctl_clk => dataid_pipe[25][3].CLK
ctl_clk => dataid_pipe[26][0].CLK
ctl_clk => dataid_pipe[26][1].CLK
ctl_clk => dataid_pipe[26][2].CLK
ctl_clk => dataid_pipe[26][3].CLK
ctl_clk => dataid_pipe[27][0].CLK
ctl_clk => dataid_pipe[27][1].CLK
ctl_clk => dataid_pipe[27][2].CLK
ctl_clk => dataid_pipe[27][3].CLK
ctl_clk => dataid_pipe[28][0].CLK
ctl_clk => dataid_pipe[28][1].CLK
ctl_clk => dataid_pipe[28][2].CLK
ctl_clk => dataid_pipe[28][3].CLK
ctl_clk => dataid_pipe[29][0].CLK
ctl_clk => dataid_pipe[29][1].CLK
ctl_clk => dataid_pipe[29][2].CLK
ctl_clk => dataid_pipe[29][3].CLK
ctl_clk => dataid_pipe[30][0].CLK
ctl_clk => dataid_pipe[30][1].CLK
ctl_clk => dataid_pipe[30][2].CLK
ctl_clk => dataid_pipe[30][3].CLK
ctl_clk => dataid_pipe[31][0].CLK
ctl_clk => dataid_pipe[31][1].CLK
ctl_clk => dataid_pipe[31][2].CLK
ctl_clk => dataid_pipe[31][3].CLK
ctl_clk => dataid_pipe[32][0].CLK
ctl_clk => dataid_pipe[32][1].CLK
ctl_clk => dataid_pipe[32][2].CLK
ctl_clk => dataid_pipe[32][3].CLK
ctl_clk => dataid_pipe[33][0].CLK
ctl_clk => dataid_pipe[33][1].CLK
ctl_clk => dataid_pipe[33][2].CLK
ctl_clk => dataid_pipe[33][3].CLK
ctl_clk => dataid_pipe[34][0].CLK
ctl_clk => dataid_pipe[34][1].CLK
ctl_clk => dataid_pipe[34][2].CLK
ctl_clk => dataid_pipe[34][3].CLK
ctl_clk => dataid_pipe[35][0].CLK
ctl_clk => dataid_pipe[35][1].CLK
ctl_clk => dataid_pipe[35][2].CLK
ctl_clk => dataid_pipe[35][3].CLK
ctl_clk => dataid_pipe[36][0].CLK
ctl_clk => dataid_pipe[36][1].CLK
ctl_clk => dataid_pipe[36][2].CLK
ctl_clk => dataid_pipe[36][3].CLK
ctl_clk => dataid_pipe[37][0].CLK
ctl_clk => dataid_pipe[37][1].CLK
ctl_clk => dataid_pipe[37][2].CLK
ctl_clk => dataid_pipe[37][3].CLK
ctl_clk => dataid_pipe[38][0].CLK
ctl_clk => dataid_pipe[38][1].CLK
ctl_clk => dataid_pipe[38][2].CLK
ctl_clk => dataid_pipe[38][3].CLK
ctl_clk => dataid_pipe[39][0].CLK
ctl_clk => dataid_pipe[39][1].CLK
ctl_clk => dataid_pipe[39][2].CLK
ctl_clk => dataid_pipe[39][3].CLK
ctl_clk => dataid_pipe[40][0].CLK
ctl_clk => dataid_pipe[40][1].CLK
ctl_clk => dataid_pipe[40][2].CLK
ctl_clk => dataid_pipe[40][3].CLK
ctl_clk => dataid_pipe[41][0].CLK
ctl_clk => dataid_pipe[41][1].CLK
ctl_clk => dataid_pipe[41][2].CLK
ctl_clk => dataid_pipe[41][3].CLK
ctl_clk => dataid_pipe[42][0].CLK
ctl_clk => dataid_pipe[42][1].CLK
ctl_clk => dataid_pipe[42][2].CLK
ctl_clk => dataid_pipe[42][3].CLK
ctl_clk => dataid_pipe[43][0].CLK
ctl_clk => dataid_pipe[43][1].CLK
ctl_clk => dataid_pipe[43][2].CLK
ctl_clk => dataid_pipe[43][3].CLK
ctl_clk => dataid_pipe[44][0].CLK
ctl_clk => dataid_pipe[44][1].CLK
ctl_clk => dataid_pipe[44][2].CLK
ctl_clk => dataid_pipe[44][3].CLK
ctl_clk => dataid_pipe[45][0].CLK
ctl_clk => dataid_pipe[45][1].CLK
ctl_clk => dataid_pipe[45][2].CLK
ctl_clk => dataid_pipe[45][3].CLK
ctl_clk => dataid_pipe[46][0].CLK
ctl_clk => dataid_pipe[46][1].CLK
ctl_clk => dataid_pipe[46][2].CLK
ctl_clk => dataid_pipe[46][3].CLK
ctl_clk => dataid_pipe[47][0].CLK
ctl_clk => dataid_pipe[47][1].CLK
ctl_clk => dataid_pipe[47][2].CLK
ctl_clk => dataid_pipe[47][3].CLK
ctl_clk => dataid_pipe[48][0].CLK
ctl_clk => dataid_pipe[48][1].CLK
ctl_clk => dataid_pipe[48][2].CLK
ctl_clk => dataid_pipe[48][3].CLK
ctl_clk => dataid_pipe[49][0].CLK
ctl_clk => dataid_pipe[49][1].CLK
ctl_clk => dataid_pipe[49][2].CLK
ctl_clk => dataid_pipe[49][3].CLK
ctl_clk => dataid_pipe[50][0].CLK
ctl_clk => dataid_pipe[50][1].CLK
ctl_clk => dataid_pipe[50][2].CLK
ctl_clk => dataid_pipe[50][3].CLK
ctl_clk => dataid_pipe[51][0].CLK
ctl_clk => dataid_pipe[51][1].CLK
ctl_clk => dataid_pipe[51][2].CLK
ctl_clk => dataid_pipe[51][3].CLK
ctl_clk => dataid_pipe[52][0].CLK
ctl_clk => dataid_pipe[52][1].CLK
ctl_clk => dataid_pipe[52][2].CLK
ctl_clk => dataid_pipe[52][3].CLK
ctl_clk => dataid_pipe[53][0].CLK
ctl_clk => dataid_pipe[53][1].CLK
ctl_clk => dataid_pipe[53][2].CLK
ctl_clk => dataid_pipe[53][3].CLK
ctl_clk => dataid_pipe[54][0].CLK
ctl_clk => dataid_pipe[54][1].CLK
ctl_clk => dataid_pipe[54][2].CLK
ctl_clk => dataid_pipe[54][3].CLK
ctl_clk => dataid_pipe[55][0].CLK
ctl_clk => dataid_pipe[55][1].CLK
ctl_clk => dataid_pipe[55][2].CLK
ctl_clk => dataid_pipe[55][3].CLK
ctl_clk => dataid_pipe[56][0].CLK
ctl_clk => dataid_pipe[56][1].CLK
ctl_clk => dataid_pipe[56][2].CLK
ctl_clk => dataid_pipe[56][3].CLK
ctl_clk => dataid_pipe[57][0].CLK
ctl_clk => dataid_pipe[57][1].CLK
ctl_clk => dataid_pipe[57][2].CLK
ctl_clk => dataid_pipe[57][3].CLK
ctl_clk => dataid_pipe[58][0].CLK
ctl_clk => dataid_pipe[58][1].CLK
ctl_clk => dataid_pipe[58][2].CLK
ctl_clk => dataid_pipe[58][3].CLK
ctl_clk => dataid_pipe[59][0].CLK
ctl_clk => dataid_pipe[59][1].CLK
ctl_clk => dataid_pipe[59][2].CLK
ctl_clk => dataid_pipe[59][3].CLK
ctl_clk => dataid_pipe[60][0].CLK
ctl_clk => dataid_pipe[60][1].CLK
ctl_clk => dataid_pipe[60][2].CLK
ctl_clk => dataid_pipe[60][3].CLK
ctl_clk => dataid_pipe[61][0].CLK
ctl_clk => dataid_pipe[61][1].CLK
ctl_clk => dataid_pipe[61][2].CLK
ctl_clk => dataid_pipe[61][3].CLK
ctl_clk => dataid_pipe[62][0].CLK
ctl_clk => dataid_pipe[62][1].CLK
ctl_clk => dataid_pipe[62][2].CLK
ctl_clk => dataid_pipe[62][3].CLK
ctl_clk => dataid_pipe[63][0].CLK
ctl_clk => dataid_pipe[63][1].CLK
ctl_clk => dataid_pipe[63][2].CLK
ctl_clk => dataid_pipe[63][3].CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => rdwr_data_valid_pipe[32].CLK
ctl_clk => rdwr_data_valid_pipe[33].CLK
ctl_clk => rdwr_data_valid_pipe[34].CLK
ctl_clk => rdwr_data_valid_pipe[35].CLK
ctl_clk => rdwr_data_valid_pipe[36].CLK
ctl_clk => rdwr_data_valid_pipe[37].CLK
ctl_clk => rdwr_data_valid_pipe[38].CLK
ctl_clk => rdwr_data_valid_pipe[39].CLK
ctl_clk => rdwr_data_valid_pipe[40].CLK
ctl_clk => rdwr_data_valid_pipe[41].CLK
ctl_clk => rdwr_data_valid_pipe[42].CLK
ctl_clk => rdwr_data_valid_pipe[43].CLK
ctl_clk => rdwr_data_valid_pipe[44].CLK
ctl_clk => rdwr_data_valid_pipe[45].CLK
ctl_clk => rdwr_data_valid_pipe[46].CLK
ctl_clk => rdwr_data_valid_pipe[47].CLK
ctl_clk => rdwr_data_valid_pipe[48].CLK
ctl_clk => rdwr_data_valid_pipe[49].CLK
ctl_clk => rdwr_data_valid_pipe[50].CLK
ctl_clk => rdwr_data_valid_pipe[51].CLK
ctl_clk => rdwr_data_valid_pipe[52].CLK
ctl_clk => rdwr_data_valid_pipe[53].CLK
ctl_clk => rdwr_data_valid_pipe[54].CLK
ctl_clk => rdwr_data_valid_pipe[55].CLK
ctl_clk => rdwr_data_valid_pipe[56].CLK
ctl_clk => rdwr_data_valid_pipe[57].CLK
ctl_clk => rdwr_data_valid_pipe[58].CLK
ctl_clk => rdwr_data_valid_pipe[59].CLK
ctl_clk => rdwr_data_valid_pipe[60].CLK
ctl_clk => rdwr_data_valid_pipe[61].CLK
ctl_clk => rdwr_data_valid_pipe[62].CLK
ctl_clk => rdwr_data_valid_pipe[63].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => doing_write_pipe[32].CLK
ctl_clk => doing_write_pipe[33].CLK
ctl_clk => doing_write_pipe[34].CLK
ctl_clk => doing_write_pipe[35].CLK
ctl_clk => doing_write_pipe[36].CLK
ctl_clk => doing_write_pipe[37].CLK
ctl_clk => doing_write_pipe[38].CLK
ctl_clk => doing_write_pipe[39].CLK
ctl_clk => doing_write_pipe[40].CLK
ctl_clk => doing_write_pipe[41].CLK
ctl_clk => doing_write_pipe[42].CLK
ctl_clk => doing_write_pipe[43].CLK
ctl_clk => doing_write_pipe[44].CLK
ctl_clk => doing_write_pipe[45].CLK
ctl_clk => doing_write_pipe[46].CLK
ctl_clk => doing_write_pipe[47].CLK
ctl_clk => doing_write_pipe[48].CLK
ctl_clk => doing_write_pipe[49].CLK
ctl_clk => doing_write_pipe[50].CLK
ctl_clk => doing_write_pipe[51].CLK
ctl_clk => doing_write_pipe[52].CLK
ctl_clk => doing_write_pipe[53].CLK
ctl_clk => doing_write_pipe[54].CLK
ctl_clk => doing_write_pipe[55].CLK
ctl_clk => doing_write_pipe[56].CLK
ctl_clk => doing_write_pipe[57].CLK
ctl_clk => doing_write_pipe[58].CLK
ctl_clk => doing_write_pipe[59].CLK
ctl_clk => doing_write_pipe[60].CLK
ctl_clk => doing_write_pipe[61].CLK
ctl_clk => doing_write_pipe[62].CLK
ctl_clk => doing_write_pipe[63].CLK
ctl_clk => int_afi_doing_read_full_r[0].CLK
ctl_clk => int_afi_doing_read_full_r[1].CLK
ctl_clk => int_afi_doing_read_full_r[2].CLK
ctl_clk => int_afi_doing_read_full_r[3].CLK
ctl_clk => int_afi_doing_read_r[0].CLK
ctl_clk => int_afi_doing_read_r[1].CLK
ctl_clk => int_afi_doing_read_r[2].CLK
ctl_clk => int_afi_doing_read_r[3].CLK
ctl_clk => doing_read_full_r.CLK
ctl_clk => doing_read_r.CLK
ctl_clk => cfg_output_regd_for_wdata_path[0].CLK
ctl_clk => cfg_output_regd_for_wdata_path[1].CLK
ctl_clk => cfg_output_regd_for_afi_output[0]~reg0.CLK
ctl_clk => cfg_output_regd_for_afi_output[1]~reg0.CLK
ctl_reset_n => dataid_vector_pipe[0][0].ACLR
ctl_reset_n => dataid_vector_pipe[0][1].ACLR
ctl_reset_n => dataid_vector_pipe[0][2].ACLR
ctl_reset_n => dataid_vector_pipe[0][3].ACLR
ctl_reset_n => dataid_vector_pipe[0][4].ACLR
ctl_reset_n => dataid_vector_pipe[0][5].ACLR
ctl_reset_n => dataid_vector_pipe[0][6].ACLR
ctl_reset_n => dataid_vector_pipe[0][7].ACLR
ctl_reset_n => dataid_vector_pipe[0][8].ACLR
ctl_reset_n => dataid_vector_pipe[0][9].ACLR
ctl_reset_n => dataid_vector_pipe[0][10].ACLR
ctl_reset_n => dataid_vector_pipe[0][11].ACLR
ctl_reset_n => dataid_vector_pipe[0][12].ACLR
ctl_reset_n => dataid_vector_pipe[0][13].ACLR
ctl_reset_n => dataid_vector_pipe[0][14].ACLR
ctl_reset_n => dataid_vector_pipe[0][15].ACLR
ctl_reset_n => dataid_vector_pipe[1][0].ACLR
ctl_reset_n => dataid_vector_pipe[1][1].ACLR
ctl_reset_n => dataid_vector_pipe[1][2].ACLR
ctl_reset_n => dataid_vector_pipe[1][3].ACLR
ctl_reset_n => dataid_vector_pipe[1][4].ACLR
ctl_reset_n => dataid_vector_pipe[1][5].ACLR
ctl_reset_n => dataid_vector_pipe[1][6].ACLR
ctl_reset_n => dataid_vector_pipe[1][7].ACLR
ctl_reset_n => dataid_vector_pipe[1][8].ACLR
ctl_reset_n => dataid_vector_pipe[1][9].ACLR
ctl_reset_n => dataid_vector_pipe[1][10].ACLR
ctl_reset_n => dataid_vector_pipe[1][11].ACLR
ctl_reset_n => dataid_vector_pipe[1][12].ACLR
ctl_reset_n => dataid_vector_pipe[1][13].ACLR
ctl_reset_n => dataid_vector_pipe[1][14].ACLR
ctl_reset_n => dataid_vector_pipe[1][15].ACLR
ctl_reset_n => dataid_vector_pipe[2][0].ACLR
ctl_reset_n => dataid_vector_pipe[2][1].ACLR
ctl_reset_n => dataid_vector_pipe[2][2].ACLR
ctl_reset_n => dataid_vector_pipe[2][3].ACLR
ctl_reset_n => dataid_vector_pipe[2][4].ACLR
ctl_reset_n => dataid_vector_pipe[2][5].ACLR
ctl_reset_n => dataid_vector_pipe[2][6].ACLR
ctl_reset_n => dataid_vector_pipe[2][7].ACLR
ctl_reset_n => dataid_vector_pipe[2][8].ACLR
ctl_reset_n => dataid_vector_pipe[2][9].ACLR
ctl_reset_n => dataid_vector_pipe[2][10].ACLR
ctl_reset_n => dataid_vector_pipe[2][11].ACLR
ctl_reset_n => dataid_vector_pipe[2][12].ACLR
ctl_reset_n => dataid_vector_pipe[2][13].ACLR
ctl_reset_n => dataid_vector_pipe[2][14].ACLR
ctl_reset_n => dataid_vector_pipe[2][15].ACLR
ctl_reset_n => dataid_vector_pipe[3][0].ACLR
ctl_reset_n => dataid_vector_pipe[3][1].ACLR
ctl_reset_n => dataid_vector_pipe[3][2].ACLR
ctl_reset_n => dataid_vector_pipe[3][3].ACLR
ctl_reset_n => dataid_vector_pipe[3][4].ACLR
ctl_reset_n => dataid_vector_pipe[3][5].ACLR
ctl_reset_n => dataid_vector_pipe[3][6].ACLR
ctl_reset_n => dataid_vector_pipe[3][7].ACLR
ctl_reset_n => dataid_vector_pipe[3][8].ACLR
ctl_reset_n => dataid_vector_pipe[3][9].ACLR
ctl_reset_n => dataid_vector_pipe[3][10].ACLR
ctl_reset_n => dataid_vector_pipe[3][11].ACLR
ctl_reset_n => dataid_vector_pipe[3][12].ACLR
ctl_reset_n => dataid_vector_pipe[3][13].ACLR
ctl_reset_n => dataid_vector_pipe[3][14].ACLR
ctl_reset_n => dataid_vector_pipe[3][15].ACLR
ctl_reset_n => dataid_vector_pipe[4][0].ACLR
ctl_reset_n => dataid_vector_pipe[4][1].ACLR
ctl_reset_n => dataid_vector_pipe[4][2].ACLR
ctl_reset_n => dataid_vector_pipe[4][3].ACLR
ctl_reset_n => dataid_vector_pipe[4][4].ACLR
ctl_reset_n => dataid_vector_pipe[4][5].ACLR
ctl_reset_n => dataid_vector_pipe[4][6].ACLR
ctl_reset_n => dataid_vector_pipe[4][7].ACLR
ctl_reset_n => dataid_vector_pipe[4][8].ACLR
ctl_reset_n => dataid_vector_pipe[4][9].ACLR
ctl_reset_n => dataid_vector_pipe[4][10].ACLR
ctl_reset_n => dataid_vector_pipe[4][11].ACLR
ctl_reset_n => dataid_vector_pipe[4][12].ACLR
ctl_reset_n => dataid_vector_pipe[4][13].ACLR
ctl_reset_n => dataid_vector_pipe[4][14].ACLR
ctl_reset_n => dataid_vector_pipe[4][15].ACLR
ctl_reset_n => dataid_vector_pipe[5][0].ACLR
ctl_reset_n => dataid_vector_pipe[5][1].ACLR
ctl_reset_n => dataid_vector_pipe[5][2].ACLR
ctl_reset_n => dataid_vector_pipe[5][3].ACLR
ctl_reset_n => dataid_vector_pipe[5][4].ACLR
ctl_reset_n => dataid_vector_pipe[5][5].ACLR
ctl_reset_n => dataid_vector_pipe[5][6].ACLR
ctl_reset_n => dataid_vector_pipe[5][7].ACLR
ctl_reset_n => dataid_vector_pipe[5][8].ACLR
ctl_reset_n => dataid_vector_pipe[5][9].ACLR
ctl_reset_n => dataid_vector_pipe[5][10].ACLR
ctl_reset_n => dataid_vector_pipe[5][11].ACLR
ctl_reset_n => dataid_vector_pipe[5][12].ACLR
ctl_reset_n => dataid_vector_pipe[5][13].ACLR
ctl_reset_n => dataid_vector_pipe[5][14].ACLR
ctl_reset_n => dataid_vector_pipe[5][15].ACLR
ctl_reset_n => dataid_vector_pipe[6][0].ACLR
ctl_reset_n => dataid_vector_pipe[6][1].ACLR
ctl_reset_n => dataid_vector_pipe[6][2].ACLR
ctl_reset_n => dataid_vector_pipe[6][3].ACLR
ctl_reset_n => dataid_vector_pipe[6][4].ACLR
ctl_reset_n => dataid_vector_pipe[6][5].ACLR
ctl_reset_n => dataid_vector_pipe[6][6].ACLR
ctl_reset_n => dataid_vector_pipe[6][7].ACLR
ctl_reset_n => dataid_vector_pipe[6][8].ACLR
ctl_reset_n => dataid_vector_pipe[6][9].ACLR
ctl_reset_n => dataid_vector_pipe[6][10].ACLR
ctl_reset_n => dataid_vector_pipe[6][11].ACLR
ctl_reset_n => dataid_vector_pipe[6][12].ACLR
ctl_reset_n => dataid_vector_pipe[6][13].ACLR
ctl_reset_n => dataid_vector_pipe[6][14].ACLR
ctl_reset_n => dataid_vector_pipe[6][15].ACLR
ctl_reset_n => dataid_vector_pipe[7][0].ACLR
ctl_reset_n => dataid_vector_pipe[7][1].ACLR
ctl_reset_n => dataid_vector_pipe[7][2].ACLR
ctl_reset_n => dataid_vector_pipe[7][3].ACLR
ctl_reset_n => dataid_vector_pipe[7][4].ACLR
ctl_reset_n => dataid_vector_pipe[7][5].ACLR
ctl_reset_n => dataid_vector_pipe[7][6].ACLR
ctl_reset_n => dataid_vector_pipe[7][7].ACLR
ctl_reset_n => dataid_vector_pipe[7][8].ACLR
ctl_reset_n => dataid_vector_pipe[7][9].ACLR
ctl_reset_n => dataid_vector_pipe[7][10].ACLR
ctl_reset_n => dataid_vector_pipe[7][11].ACLR
ctl_reset_n => dataid_vector_pipe[7][12].ACLR
ctl_reset_n => dataid_vector_pipe[7][13].ACLR
ctl_reset_n => dataid_vector_pipe[7][14].ACLR
ctl_reset_n => dataid_vector_pipe[7][15].ACLR
ctl_reset_n => dataid_vector_pipe[8][0].ACLR
ctl_reset_n => dataid_vector_pipe[8][1].ACLR
ctl_reset_n => dataid_vector_pipe[8][2].ACLR
ctl_reset_n => dataid_vector_pipe[8][3].ACLR
ctl_reset_n => dataid_vector_pipe[8][4].ACLR
ctl_reset_n => dataid_vector_pipe[8][5].ACLR
ctl_reset_n => dataid_vector_pipe[8][6].ACLR
ctl_reset_n => dataid_vector_pipe[8][7].ACLR
ctl_reset_n => dataid_vector_pipe[8][8].ACLR
ctl_reset_n => dataid_vector_pipe[8][9].ACLR
ctl_reset_n => dataid_vector_pipe[8][10].ACLR
ctl_reset_n => dataid_vector_pipe[8][11].ACLR
ctl_reset_n => dataid_vector_pipe[8][12].ACLR
ctl_reset_n => dataid_vector_pipe[8][13].ACLR
ctl_reset_n => dataid_vector_pipe[8][14].ACLR
ctl_reset_n => dataid_vector_pipe[8][15].ACLR
ctl_reset_n => dataid_vector_pipe[9][0].ACLR
ctl_reset_n => dataid_vector_pipe[9][1].ACLR
ctl_reset_n => dataid_vector_pipe[9][2].ACLR
ctl_reset_n => dataid_vector_pipe[9][3].ACLR
ctl_reset_n => dataid_vector_pipe[9][4].ACLR
ctl_reset_n => dataid_vector_pipe[9][5].ACLR
ctl_reset_n => dataid_vector_pipe[9][6].ACLR
ctl_reset_n => dataid_vector_pipe[9][7].ACLR
ctl_reset_n => dataid_vector_pipe[9][8].ACLR
ctl_reset_n => dataid_vector_pipe[9][9].ACLR
ctl_reset_n => dataid_vector_pipe[9][10].ACLR
ctl_reset_n => dataid_vector_pipe[9][11].ACLR
ctl_reset_n => dataid_vector_pipe[9][12].ACLR
ctl_reset_n => dataid_vector_pipe[9][13].ACLR
ctl_reset_n => dataid_vector_pipe[9][14].ACLR
ctl_reset_n => dataid_vector_pipe[9][15].ACLR
ctl_reset_n => dataid_vector_pipe[10][0].ACLR
ctl_reset_n => dataid_vector_pipe[10][1].ACLR
ctl_reset_n => dataid_vector_pipe[10][2].ACLR
ctl_reset_n => dataid_vector_pipe[10][3].ACLR
ctl_reset_n => dataid_vector_pipe[10][4].ACLR
ctl_reset_n => dataid_vector_pipe[10][5].ACLR
ctl_reset_n => dataid_vector_pipe[10][6].ACLR
ctl_reset_n => dataid_vector_pipe[10][7].ACLR
ctl_reset_n => dataid_vector_pipe[10][8].ACLR
ctl_reset_n => dataid_vector_pipe[10][9].ACLR
ctl_reset_n => dataid_vector_pipe[10][10].ACLR
ctl_reset_n => dataid_vector_pipe[10][11].ACLR
ctl_reset_n => dataid_vector_pipe[10][12].ACLR
ctl_reset_n => dataid_vector_pipe[10][13].ACLR
ctl_reset_n => dataid_vector_pipe[10][14].ACLR
ctl_reset_n => dataid_vector_pipe[10][15].ACLR
ctl_reset_n => dataid_vector_pipe[11][0].ACLR
ctl_reset_n => dataid_vector_pipe[11][1].ACLR
ctl_reset_n => dataid_vector_pipe[11][2].ACLR
ctl_reset_n => dataid_vector_pipe[11][3].ACLR
ctl_reset_n => dataid_vector_pipe[11][4].ACLR
ctl_reset_n => dataid_vector_pipe[11][5].ACLR
ctl_reset_n => dataid_vector_pipe[11][6].ACLR
ctl_reset_n => dataid_vector_pipe[11][7].ACLR
ctl_reset_n => dataid_vector_pipe[11][8].ACLR
ctl_reset_n => dataid_vector_pipe[11][9].ACLR
ctl_reset_n => dataid_vector_pipe[11][10].ACLR
ctl_reset_n => dataid_vector_pipe[11][11].ACLR
ctl_reset_n => dataid_vector_pipe[11][12].ACLR
ctl_reset_n => dataid_vector_pipe[11][13].ACLR
ctl_reset_n => dataid_vector_pipe[11][14].ACLR
ctl_reset_n => dataid_vector_pipe[11][15].ACLR
ctl_reset_n => dataid_vector_pipe[12][0].ACLR
ctl_reset_n => dataid_vector_pipe[12][1].ACLR
ctl_reset_n => dataid_vector_pipe[12][2].ACLR
ctl_reset_n => dataid_vector_pipe[12][3].ACLR
ctl_reset_n => dataid_vector_pipe[12][4].ACLR
ctl_reset_n => dataid_vector_pipe[12][5].ACLR
ctl_reset_n => dataid_vector_pipe[12][6].ACLR
ctl_reset_n => dataid_vector_pipe[12][7].ACLR
ctl_reset_n => dataid_vector_pipe[12][8].ACLR
ctl_reset_n => dataid_vector_pipe[12][9].ACLR
ctl_reset_n => dataid_vector_pipe[12][10].ACLR
ctl_reset_n => dataid_vector_pipe[12][11].ACLR
ctl_reset_n => dataid_vector_pipe[12][12].ACLR
ctl_reset_n => dataid_vector_pipe[12][13].ACLR
ctl_reset_n => dataid_vector_pipe[12][14].ACLR
ctl_reset_n => dataid_vector_pipe[12][15].ACLR
ctl_reset_n => dataid_vector_pipe[13][0].ACLR
ctl_reset_n => dataid_vector_pipe[13][1].ACLR
ctl_reset_n => dataid_vector_pipe[13][2].ACLR
ctl_reset_n => dataid_vector_pipe[13][3].ACLR
ctl_reset_n => dataid_vector_pipe[13][4].ACLR
ctl_reset_n => dataid_vector_pipe[13][5].ACLR
ctl_reset_n => dataid_vector_pipe[13][6].ACLR
ctl_reset_n => dataid_vector_pipe[13][7].ACLR
ctl_reset_n => dataid_vector_pipe[13][8].ACLR
ctl_reset_n => dataid_vector_pipe[13][9].ACLR
ctl_reset_n => dataid_vector_pipe[13][10].ACLR
ctl_reset_n => dataid_vector_pipe[13][11].ACLR
ctl_reset_n => dataid_vector_pipe[13][12].ACLR
ctl_reset_n => dataid_vector_pipe[13][13].ACLR
ctl_reset_n => dataid_vector_pipe[13][14].ACLR
ctl_reset_n => dataid_vector_pipe[13][15].ACLR
ctl_reset_n => dataid_vector_pipe[14][0].ACLR
ctl_reset_n => dataid_vector_pipe[14][1].ACLR
ctl_reset_n => dataid_vector_pipe[14][2].ACLR
ctl_reset_n => dataid_vector_pipe[14][3].ACLR
ctl_reset_n => dataid_vector_pipe[14][4].ACLR
ctl_reset_n => dataid_vector_pipe[14][5].ACLR
ctl_reset_n => dataid_vector_pipe[14][6].ACLR
ctl_reset_n => dataid_vector_pipe[14][7].ACLR
ctl_reset_n => dataid_vector_pipe[14][8].ACLR
ctl_reset_n => dataid_vector_pipe[14][9].ACLR
ctl_reset_n => dataid_vector_pipe[14][10].ACLR
ctl_reset_n => dataid_vector_pipe[14][11].ACLR
ctl_reset_n => dataid_vector_pipe[14][12].ACLR
ctl_reset_n => dataid_vector_pipe[14][13].ACLR
ctl_reset_n => dataid_vector_pipe[14][14].ACLR
ctl_reset_n => dataid_vector_pipe[14][15].ACLR
ctl_reset_n => dataid_vector_pipe[15][0].ACLR
ctl_reset_n => dataid_vector_pipe[15][1].ACLR
ctl_reset_n => dataid_vector_pipe[15][2].ACLR
ctl_reset_n => dataid_vector_pipe[15][3].ACLR
ctl_reset_n => dataid_vector_pipe[15][4].ACLR
ctl_reset_n => dataid_vector_pipe[15][5].ACLR
ctl_reset_n => dataid_vector_pipe[15][6].ACLR
ctl_reset_n => dataid_vector_pipe[15][7].ACLR
ctl_reset_n => dataid_vector_pipe[15][8].ACLR
ctl_reset_n => dataid_vector_pipe[15][9].ACLR
ctl_reset_n => dataid_vector_pipe[15][10].ACLR
ctl_reset_n => dataid_vector_pipe[15][11].ACLR
ctl_reset_n => dataid_vector_pipe[15][12].ACLR
ctl_reset_n => dataid_vector_pipe[15][13].ACLR
ctl_reset_n => dataid_vector_pipe[15][14].ACLR
ctl_reset_n => dataid_vector_pipe[15][15].ACLR
ctl_reset_n => dataid_vector_pipe[16][0].ACLR
ctl_reset_n => dataid_vector_pipe[16][1].ACLR
ctl_reset_n => dataid_vector_pipe[16][2].ACLR
ctl_reset_n => dataid_vector_pipe[16][3].ACLR
ctl_reset_n => dataid_vector_pipe[16][4].ACLR
ctl_reset_n => dataid_vector_pipe[16][5].ACLR
ctl_reset_n => dataid_vector_pipe[16][6].ACLR
ctl_reset_n => dataid_vector_pipe[16][7].ACLR
ctl_reset_n => dataid_vector_pipe[16][8].ACLR
ctl_reset_n => dataid_vector_pipe[16][9].ACLR
ctl_reset_n => dataid_vector_pipe[16][10].ACLR
ctl_reset_n => dataid_vector_pipe[16][11].ACLR
ctl_reset_n => dataid_vector_pipe[16][12].ACLR
ctl_reset_n => dataid_vector_pipe[16][13].ACLR
ctl_reset_n => dataid_vector_pipe[16][14].ACLR
ctl_reset_n => dataid_vector_pipe[16][15].ACLR
ctl_reset_n => dataid_vector_pipe[17][0].ACLR
ctl_reset_n => dataid_vector_pipe[17][1].ACLR
ctl_reset_n => dataid_vector_pipe[17][2].ACLR
ctl_reset_n => dataid_vector_pipe[17][3].ACLR
ctl_reset_n => dataid_vector_pipe[17][4].ACLR
ctl_reset_n => dataid_vector_pipe[17][5].ACLR
ctl_reset_n => dataid_vector_pipe[17][6].ACLR
ctl_reset_n => dataid_vector_pipe[17][7].ACLR
ctl_reset_n => dataid_vector_pipe[17][8].ACLR
ctl_reset_n => dataid_vector_pipe[17][9].ACLR
ctl_reset_n => dataid_vector_pipe[17][10].ACLR
ctl_reset_n => dataid_vector_pipe[17][11].ACLR
ctl_reset_n => dataid_vector_pipe[17][12].ACLR
ctl_reset_n => dataid_vector_pipe[17][13].ACLR
ctl_reset_n => dataid_vector_pipe[17][14].ACLR
ctl_reset_n => dataid_vector_pipe[17][15].ACLR
ctl_reset_n => dataid_vector_pipe[18][0].ACLR
ctl_reset_n => dataid_vector_pipe[18][1].ACLR
ctl_reset_n => dataid_vector_pipe[18][2].ACLR
ctl_reset_n => dataid_vector_pipe[18][3].ACLR
ctl_reset_n => dataid_vector_pipe[18][4].ACLR
ctl_reset_n => dataid_vector_pipe[18][5].ACLR
ctl_reset_n => dataid_vector_pipe[18][6].ACLR
ctl_reset_n => dataid_vector_pipe[18][7].ACLR
ctl_reset_n => dataid_vector_pipe[18][8].ACLR
ctl_reset_n => dataid_vector_pipe[18][9].ACLR
ctl_reset_n => dataid_vector_pipe[18][10].ACLR
ctl_reset_n => dataid_vector_pipe[18][11].ACLR
ctl_reset_n => dataid_vector_pipe[18][12].ACLR
ctl_reset_n => dataid_vector_pipe[18][13].ACLR
ctl_reset_n => dataid_vector_pipe[18][14].ACLR
ctl_reset_n => dataid_vector_pipe[18][15].ACLR
ctl_reset_n => dataid_vector_pipe[19][0].ACLR
ctl_reset_n => dataid_vector_pipe[19][1].ACLR
ctl_reset_n => dataid_vector_pipe[19][2].ACLR
ctl_reset_n => dataid_vector_pipe[19][3].ACLR
ctl_reset_n => dataid_vector_pipe[19][4].ACLR
ctl_reset_n => dataid_vector_pipe[19][5].ACLR
ctl_reset_n => dataid_vector_pipe[19][6].ACLR
ctl_reset_n => dataid_vector_pipe[19][7].ACLR
ctl_reset_n => dataid_vector_pipe[19][8].ACLR
ctl_reset_n => dataid_vector_pipe[19][9].ACLR
ctl_reset_n => dataid_vector_pipe[19][10].ACLR
ctl_reset_n => dataid_vector_pipe[19][11].ACLR
ctl_reset_n => dataid_vector_pipe[19][12].ACLR
ctl_reset_n => dataid_vector_pipe[19][13].ACLR
ctl_reset_n => dataid_vector_pipe[19][14].ACLR
ctl_reset_n => dataid_vector_pipe[19][15].ACLR
ctl_reset_n => dataid_vector_pipe[20][0].ACLR
ctl_reset_n => dataid_vector_pipe[20][1].ACLR
ctl_reset_n => dataid_vector_pipe[20][2].ACLR
ctl_reset_n => dataid_vector_pipe[20][3].ACLR
ctl_reset_n => dataid_vector_pipe[20][4].ACLR
ctl_reset_n => dataid_vector_pipe[20][5].ACLR
ctl_reset_n => dataid_vector_pipe[20][6].ACLR
ctl_reset_n => dataid_vector_pipe[20][7].ACLR
ctl_reset_n => dataid_vector_pipe[20][8].ACLR
ctl_reset_n => dataid_vector_pipe[20][9].ACLR
ctl_reset_n => dataid_vector_pipe[20][10].ACLR
ctl_reset_n => dataid_vector_pipe[20][11].ACLR
ctl_reset_n => dataid_vector_pipe[20][12].ACLR
ctl_reset_n => dataid_vector_pipe[20][13].ACLR
ctl_reset_n => dataid_vector_pipe[20][14].ACLR
ctl_reset_n => dataid_vector_pipe[20][15].ACLR
ctl_reset_n => dataid_vector_pipe[21][0].ACLR
ctl_reset_n => dataid_vector_pipe[21][1].ACLR
ctl_reset_n => dataid_vector_pipe[21][2].ACLR
ctl_reset_n => dataid_vector_pipe[21][3].ACLR
ctl_reset_n => dataid_vector_pipe[21][4].ACLR
ctl_reset_n => dataid_vector_pipe[21][5].ACLR
ctl_reset_n => dataid_vector_pipe[21][6].ACLR
ctl_reset_n => dataid_vector_pipe[21][7].ACLR
ctl_reset_n => dataid_vector_pipe[21][8].ACLR
ctl_reset_n => dataid_vector_pipe[21][9].ACLR
ctl_reset_n => dataid_vector_pipe[21][10].ACLR
ctl_reset_n => dataid_vector_pipe[21][11].ACLR
ctl_reset_n => dataid_vector_pipe[21][12].ACLR
ctl_reset_n => dataid_vector_pipe[21][13].ACLR
ctl_reset_n => dataid_vector_pipe[21][14].ACLR
ctl_reset_n => dataid_vector_pipe[21][15].ACLR
ctl_reset_n => dataid_vector_pipe[22][0].ACLR
ctl_reset_n => dataid_vector_pipe[22][1].ACLR
ctl_reset_n => dataid_vector_pipe[22][2].ACLR
ctl_reset_n => dataid_vector_pipe[22][3].ACLR
ctl_reset_n => dataid_vector_pipe[22][4].ACLR
ctl_reset_n => dataid_vector_pipe[22][5].ACLR
ctl_reset_n => dataid_vector_pipe[22][6].ACLR
ctl_reset_n => dataid_vector_pipe[22][7].ACLR
ctl_reset_n => dataid_vector_pipe[22][8].ACLR
ctl_reset_n => dataid_vector_pipe[22][9].ACLR
ctl_reset_n => dataid_vector_pipe[22][10].ACLR
ctl_reset_n => dataid_vector_pipe[22][11].ACLR
ctl_reset_n => dataid_vector_pipe[22][12].ACLR
ctl_reset_n => dataid_vector_pipe[22][13].ACLR
ctl_reset_n => dataid_vector_pipe[22][14].ACLR
ctl_reset_n => dataid_vector_pipe[22][15].ACLR
ctl_reset_n => dataid_vector_pipe[23][0].ACLR
ctl_reset_n => dataid_vector_pipe[23][1].ACLR
ctl_reset_n => dataid_vector_pipe[23][2].ACLR
ctl_reset_n => dataid_vector_pipe[23][3].ACLR
ctl_reset_n => dataid_vector_pipe[23][4].ACLR
ctl_reset_n => dataid_vector_pipe[23][5].ACLR
ctl_reset_n => dataid_vector_pipe[23][6].ACLR
ctl_reset_n => dataid_vector_pipe[23][7].ACLR
ctl_reset_n => dataid_vector_pipe[23][8].ACLR
ctl_reset_n => dataid_vector_pipe[23][9].ACLR
ctl_reset_n => dataid_vector_pipe[23][10].ACLR
ctl_reset_n => dataid_vector_pipe[23][11].ACLR
ctl_reset_n => dataid_vector_pipe[23][12].ACLR
ctl_reset_n => dataid_vector_pipe[23][13].ACLR
ctl_reset_n => dataid_vector_pipe[23][14].ACLR
ctl_reset_n => dataid_vector_pipe[23][15].ACLR
ctl_reset_n => dataid_vector_pipe[24][0].ACLR
ctl_reset_n => dataid_vector_pipe[24][1].ACLR
ctl_reset_n => dataid_vector_pipe[24][2].ACLR
ctl_reset_n => dataid_vector_pipe[24][3].ACLR
ctl_reset_n => dataid_vector_pipe[24][4].ACLR
ctl_reset_n => dataid_vector_pipe[24][5].ACLR
ctl_reset_n => dataid_vector_pipe[24][6].ACLR
ctl_reset_n => dataid_vector_pipe[24][7].ACLR
ctl_reset_n => dataid_vector_pipe[24][8].ACLR
ctl_reset_n => dataid_vector_pipe[24][9].ACLR
ctl_reset_n => dataid_vector_pipe[24][10].ACLR
ctl_reset_n => dataid_vector_pipe[24][11].ACLR
ctl_reset_n => dataid_vector_pipe[24][12].ACLR
ctl_reset_n => dataid_vector_pipe[24][13].ACLR
ctl_reset_n => dataid_vector_pipe[24][14].ACLR
ctl_reset_n => dataid_vector_pipe[24][15].ACLR
ctl_reset_n => dataid_vector_pipe[25][0].ACLR
ctl_reset_n => dataid_vector_pipe[25][1].ACLR
ctl_reset_n => dataid_vector_pipe[25][2].ACLR
ctl_reset_n => dataid_vector_pipe[25][3].ACLR
ctl_reset_n => dataid_vector_pipe[25][4].ACLR
ctl_reset_n => dataid_vector_pipe[25][5].ACLR
ctl_reset_n => dataid_vector_pipe[25][6].ACLR
ctl_reset_n => dataid_vector_pipe[25][7].ACLR
ctl_reset_n => dataid_vector_pipe[25][8].ACLR
ctl_reset_n => dataid_vector_pipe[25][9].ACLR
ctl_reset_n => dataid_vector_pipe[25][10].ACLR
ctl_reset_n => dataid_vector_pipe[25][11].ACLR
ctl_reset_n => dataid_vector_pipe[25][12].ACLR
ctl_reset_n => dataid_vector_pipe[25][13].ACLR
ctl_reset_n => dataid_vector_pipe[25][14].ACLR
ctl_reset_n => dataid_vector_pipe[25][15].ACLR
ctl_reset_n => dataid_vector_pipe[26][0].ACLR
ctl_reset_n => dataid_vector_pipe[26][1].ACLR
ctl_reset_n => dataid_vector_pipe[26][2].ACLR
ctl_reset_n => dataid_vector_pipe[26][3].ACLR
ctl_reset_n => dataid_vector_pipe[26][4].ACLR
ctl_reset_n => dataid_vector_pipe[26][5].ACLR
ctl_reset_n => dataid_vector_pipe[26][6].ACLR
ctl_reset_n => dataid_vector_pipe[26][7].ACLR
ctl_reset_n => dataid_vector_pipe[26][8].ACLR
ctl_reset_n => dataid_vector_pipe[26][9].ACLR
ctl_reset_n => dataid_vector_pipe[26][10].ACLR
ctl_reset_n => dataid_vector_pipe[26][11].ACLR
ctl_reset_n => dataid_vector_pipe[26][12].ACLR
ctl_reset_n => dataid_vector_pipe[26][13].ACLR
ctl_reset_n => dataid_vector_pipe[26][14].ACLR
ctl_reset_n => dataid_vector_pipe[26][15].ACLR
ctl_reset_n => dataid_vector_pipe[27][0].ACLR
ctl_reset_n => dataid_vector_pipe[27][1].ACLR
ctl_reset_n => dataid_vector_pipe[27][2].ACLR
ctl_reset_n => dataid_vector_pipe[27][3].ACLR
ctl_reset_n => dataid_vector_pipe[27][4].ACLR
ctl_reset_n => dataid_vector_pipe[27][5].ACLR
ctl_reset_n => dataid_vector_pipe[27][6].ACLR
ctl_reset_n => dataid_vector_pipe[27][7].ACLR
ctl_reset_n => dataid_vector_pipe[27][8].ACLR
ctl_reset_n => dataid_vector_pipe[27][9].ACLR
ctl_reset_n => dataid_vector_pipe[27][10].ACLR
ctl_reset_n => dataid_vector_pipe[27][11].ACLR
ctl_reset_n => dataid_vector_pipe[27][12].ACLR
ctl_reset_n => dataid_vector_pipe[27][13].ACLR
ctl_reset_n => dataid_vector_pipe[27][14].ACLR
ctl_reset_n => dataid_vector_pipe[27][15].ACLR
ctl_reset_n => dataid_vector_pipe[28][0].ACLR
ctl_reset_n => dataid_vector_pipe[28][1].ACLR
ctl_reset_n => dataid_vector_pipe[28][2].ACLR
ctl_reset_n => dataid_vector_pipe[28][3].ACLR
ctl_reset_n => dataid_vector_pipe[28][4].ACLR
ctl_reset_n => dataid_vector_pipe[28][5].ACLR
ctl_reset_n => dataid_vector_pipe[28][6].ACLR
ctl_reset_n => dataid_vector_pipe[28][7].ACLR
ctl_reset_n => dataid_vector_pipe[28][8].ACLR
ctl_reset_n => dataid_vector_pipe[28][9].ACLR
ctl_reset_n => dataid_vector_pipe[28][10].ACLR
ctl_reset_n => dataid_vector_pipe[28][11].ACLR
ctl_reset_n => dataid_vector_pipe[28][12].ACLR
ctl_reset_n => dataid_vector_pipe[28][13].ACLR
ctl_reset_n => dataid_vector_pipe[28][14].ACLR
ctl_reset_n => dataid_vector_pipe[28][15].ACLR
ctl_reset_n => dataid_vector_pipe[29][0].ACLR
ctl_reset_n => dataid_vector_pipe[29][1].ACLR
ctl_reset_n => dataid_vector_pipe[29][2].ACLR
ctl_reset_n => dataid_vector_pipe[29][3].ACLR
ctl_reset_n => dataid_vector_pipe[29][4].ACLR
ctl_reset_n => dataid_vector_pipe[29][5].ACLR
ctl_reset_n => dataid_vector_pipe[29][6].ACLR
ctl_reset_n => dataid_vector_pipe[29][7].ACLR
ctl_reset_n => dataid_vector_pipe[29][8].ACLR
ctl_reset_n => dataid_vector_pipe[29][9].ACLR
ctl_reset_n => dataid_vector_pipe[29][10].ACLR
ctl_reset_n => dataid_vector_pipe[29][11].ACLR
ctl_reset_n => dataid_vector_pipe[29][12].ACLR
ctl_reset_n => dataid_vector_pipe[29][13].ACLR
ctl_reset_n => dataid_vector_pipe[29][14].ACLR
ctl_reset_n => dataid_vector_pipe[29][15].ACLR
ctl_reset_n => dataid_vector_pipe[30][0].ACLR
ctl_reset_n => dataid_vector_pipe[30][1].ACLR
ctl_reset_n => dataid_vector_pipe[30][2].ACLR
ctl_reset_n => dataid_vector_pipe[30][3].ACLR
ctl_reset_n => dataid_vector_pipe[30][4].ACLR
ctl_reset_n => dataid_vector_pipe[30][5].ACLR
ctl_reset_n => dataid_vector_pipe[30][6].ACLR
ctl_reset_n => dataid_vector_pipe[30][7].ACLR
ctl_reset_n => dataid_vector_pipe[30][8].ACLR
ctl_reset_n => dataid_vector_pipe[30][9].ACLR
ctl_reset_n => dataid_vector_pipe[30][10].ACLR
ctl_reset_n => dataid_vector_pipe[30][11].ACLR
ctl_reset_n => dataid_vector_pipe[30][12].ACLR
ctl_reset_n => dataid_vector_pipe[30][13].ACLR
ctl_reset_n => dataid_vector_pipe[30][14].ACLR
ctl_reset_n => dataid_vector_pipe[30][15].ACLR
ctl_reset_n => dataid_vector_pipe[31][0].ACLR
ctl_reset_n => dataid_vector_pipe[31][1].ACLR
ctl_reset_n => dataid_vector_pipe[31][2].ACLR
ctl_reset_n => dataid_vector_pipe[31][3].ACLR
ctl_reset_n => dataid_vector_pipe[31][4].ACLR
ctl_reset_n => dataid_vector_pipe[31][5].ACLR
ctl_reset_n => dataid_vector_pipe[31][6].ACLR
ctl_reset_n => dataid_vector_pipe[31][7].ACLR
ctl_reset_n => dataid_vector_pipe[31][8].ACLR
ctl_reset_n => dataid_vector_pipe[31][9].ACLR
ctl_reset_n => dataid_vector_pipe[31][10].ACLR
ctl_reset_n => dataid_vector_pipe[31][11].ACLR
ctl_reset_n => dataid_vector_pipe[31][12].ACLR
ctl_reset_n => dataid_vector_pipe[31][13].ACLR
ctl_reset_n => dataid_vector_pipe[31][14].ACLR
ctl_reset_n => dataid_vector_pipe[31][15].ACLR
ctl_reset_n => dataid_vector_pipe[32][0].ACLR
ctl_reset_n => dataid_vector_pipe[32][1].ACLR
ctl_reset_n => dataid_vector_pipe[32][2].ACLR
ctl_reset_n => dataid_vector_pipe[32][3].ACLR
ctl_reset_n => dataid_vector_pipe[32][4].ACLR
ctl_reset_n => dataid_vector_pipe[32][5].ACLR
ctl_reset_n => dataid_vector_pipe[32][6].ACLR
ctl_reset_n => dataid_vector_pipe[32][7].ACLR
ctl_reset_n => dataid_vector_pipe[32][8].ACLR
ctl_reset_n => dataid_vector_pipe[32][9].ACLR
ctl_reset_n => dataid_vector_pipe[32][10].ACLR
ctl_reset_n => dataid_vector_pipe[32][11].ACLR
ctl_reset_n => dataid_vector_pipe[32][12].ACLR
ctl_reset_n => dataid_vector_pipe[32][13].ACLR
ctl_reset_n => dataid_vector_pipe[32][14].ACLR
ctl_reset_n => dataid_vector_pipe[32][15].ACLR
ctl_reset_n => dataid_vector_pipe[33][0].ACLR
ctl_reset_n => dataid_vector_pipe[33][1].ACLR
ctl_reset_n => dataid_vector_pipe[33][2].ACLR
ctl_reset_n => dataid_vector_pipe[33][3].ACLR
ctl_reset_n => dataid_vector_pipe[33][4].ACLR
ctl_reset_n => dataid_vector_pipe[33][5].ACLR
ctl_reset_n => dataid_vector_pipe[33][6].ACLR
ctl_reset_n => dataid_vector_pipe[33][7].ACLR
ctl_reset_n => dataid_vector_pipe[33][8].ACLR
ctl_reset_n => dataid_vector_pipe[33][9].ACLR
ctl_reset_n => dataid_vector_pipe[33][10].ACLR
ctl_reset_n => dataid_vector_pipe[33][11].ACLR
ctl_reset_n => dataid_vector_pipe[33][12].ACLR
ctl_reset_n => dataid_vector_pipe[33][13].ACLR
ctl_reset_n => dataid_vector_pipe[33][14].ACLR
ctl_reset_n => dataid_vector_pipe[33][15].ACLR
ctl_reset_n => dataid_vector_pipe[34][0].ACLR
ctl_reset_n => dataid_vector_pipe[34][1].ACLR
ctl_reset_n => dataid_vector_pipe[34][2].ACLR
ctl_reset_n => dataid_vector_pipe[34][3].ACLR
ctl_reset_n => dataid_vector_pipe[34][4].ACLR
ctl_reset_n => dataid_vector_pipe[34][5].ACLR
ctl_reset_n => dataid_vector_pipe[34][6].ACLR
ctl_reset_n => dataid_vector_pipe[34][7].ACLR
ctl_reset_n => dataid_vector_pipe[34][8].ACLR
ctl_reset_n => dataid_vector_pipe[34][9].ACLR
ctl_reset_n => dataid_vector_pipe[34][10].ACLR
ctl_reset_n => dataid_vector_pipe[34][11].ACLR
ctl_reset_n => dataid_vector_pipe[34][12].ACLR
ctl_reset_n => dataid_vector_pipe[34][13].ACLR
ctl_reset_n => dataid_vector_pipe[34][14].ACLR
ctl_reset_n => dataid_vector_pipe[34][15].ACLR
ctl_reset_n => dataid_vector_pipe[35][0].ACLR
ctl_reset_n => dataid_vector_pipe[35][1].ACLR
ctl_reset_n => dataid_vector_pipe[35][2].ACLR
ctl_reset_n => dataid_vector_pipe[35][3].ACLR
ctl_reset_n => dataid_vector_pipe[35][4].ACLR
ctl_reset_n => dataid_vector_pipe[35][5].ACLR
ctl_reset_n => dataid_vector_pipe[35][6].ACLR
ctl_reset_n => dataid_vector_pipe[35][7].ACLR
ctl_reset_n => dataid_vector_pipe[35][8].ACLR
ctl_reset_n => dataid_vector_pipe[35][9].ACLR
ctl_reset_n => dataid_vector_pipe[35][10].ACLR
ctl_reset_n => dataid_vector_pipe[35][11].ACLR
ctl_reset_n => dataid_vector_pipe[35][12].ACLR
ctl_reset_n => dataid_vector_pipe[35][13].ACLR
ctl_reset_n => dataid_vector_pipe[35][14].ACLR
ctl_reset_n => dataid_vector_pipe[35][15].ACLR
ctl_reset_n => dataid_vector_pipe[36][0].ACLR
ctl_reset_n => dataid_vector_pipe[36][1].ACLR
ctl_reset_n => dataid_vector_pipe[36][2].ACLR
ctl_reset_n => dataid_vector_pipe[36][3].ACLR
ctl_reset_n => dataid_vector_pipe[36][4].ACLR
ctl_reset_n => dataid_vector_pipe[36][5].ACLR
ctl_reset_n => dataid_vector_pipe[36][6].ACLR
ctl_reset_n => dataid_vector_pipe[36][7].ACLR
ctl_reset_n => dataid_vector_pipe[36][8].ACLR
ctl_reset_n => dataid_vector_pipe[36][9].ACLR
ctl_reset_n => dataid_vector_pipe[36][10].ACLR
ctl_reset_n => dataid_vector_pipe[36][11].ACLR
ctl_reset_n => dataid_vector_pipe[36][12].ACLR
ctl_reset_n => dataid_vector_pipe[36][13].ACLR
ctl_reset_n => dataid_vector_pipe[36][14].ACLR
ctl_reset_n => dataid_vector_pipe[36][15].ACLR
ctl_reset_n => dataid_vector_pipe[37][0].ACLR
ctl_reset_n => dataid_vector_pipe[37][1].ACLR
ctl_reset_n => dataid_vector_pipe[37][2].ACLR
ctl_reset_n => dataid_vector_pipe[37][3].ACLR
ctl_reset_n => dataid_vector_pipe[37][4].ACLR
ctl_reset_n => dataid_vector_pipe[37][5].ACLR
ctl_reset_n => dataid_vector_pipe[37][6].ACLR
ctl_reset_n => dataid_vector_pipe[37][7].ACLR
ctl_reset_n => dataid_vector_pipe[37][8].ACLR
ctl_reset_n => dataid_vector_pipe[37][9].ACLR
ctl_reset_n => dataid_vector_pipe[37][10].ACLR
ctl_reset_n => dataid_vector_pipe[37][11].ACLR
ctl_reset_n => dataid_vector_pipe[37][12].ACLR
ctl_reset_n => dataid_vector_pipe[37][13].ACLR
ctl_reset_n => dataid_vector_pipe[37][14].ACLR
ctl_reset_n => dataid_vector_pipe[37][15].ACLR
ctl_reset_n => dataid_vector_pipe[38][0].ACLR
ctl_reset_n => dataid_vector_pipe[38][1].ACLR
ctl_reset_n => dataid_vector_pipe[38][2].ACLR
ctl_reset_n => dataid_vector_pipe[38][3].ACLR
ctl_reset_n => dataid_vector_pipe[38][4].ACLR
ctl_reset_n => dataid_vector_pipe[38][5].ACLR
ctl_reset_n => dataid_vector_pipe[38][6].ACLR
ctl_reset_n => dataid_vector_pipe[38][7].ACLR
ctl_reset_n => dataid_vector_pipe[38][8].ACLR
ctl_reset_n => dataid_vector_pipe[38][9].ACLR
ctl_reset_n => dataid_vector_pipe[38][10].ACLR
ctl_reset_n => dataid_vector_pipe[38][11].ACLR
ctl_reset_n => dataid_vector_pipe[38][12].ACLR
ctl_reset_n => dataid_vector_pipe[38][13].ACLR
ctl_reset_n => dataid_vector_pipe[38][14].ACLR
ctl_reset_n => dataid_vector_pipe[38][15].ACLR
ctl_reset_n => dataid_vector_pipe[39][0].ACLR
ctl_reset_n => dataid_vector_pipe[39][1].ACLR
ctl_reset_n => dataid_vector_pipe[39][2].ACLR
ctl_reset_n => dataid_vector_pipe[39][3].ACLR
ctl_reset_n => dataid_vector_pipe[39][4].ACLR
ctl_reset_n => dataid_vector_pipe[39][5].ACLR
ctl_reset_n => dataid_vector_pipe[39][6].ACLR
ctl_reset_n => dataid_vector_pipe[39][7].ACLR
ctl_reset_n => dataid_vector_pipe[39][8].ACLR
ctl_reset_n => dataid_vector_pipe[39][9].ACLR
ctl_reset_n => dataid_vector_pipe[39][10].ACLR
ctl_reset_n => dataid_vector_pipe[39][11].ACLR
ctl_reset_n => dataid_vector_pipe[39][12].ACLR
ctl_reset_n => dataid_vector_pipe[39][13].ACLR
ctl_reset_n => dataid_vector_pipe[39][14].ACLR
ctl_reset_n => dataid_vector_pipe[39][15].ACLR
ctl_reset_n => dataid_vector_pipe[40][0].ACLR
ctl_reset_n => dataid_vector_pipe[40][1].ACLR
ctl_reset_n => dataid_vector_pipe[40][2].ACLR
ctl_reset_n => dataid_vector_pipe[40][3].ACLR
ctl_reset_n => dataid_vector_pipe[40][4].ACLR
ctl_reset_n => dataid_vector_pipe[40][5].ACLR
ctl_reset_n => dataid_vector_pipe[40][6].ACLR
ctl_reset_n => dataid_vector_pipe[40][7].ACLR
ctl_reset_n => dataid_vector_pipe[40][8].ACLR
ctl_reset_n => dataid_vector_pipe[40][9].ACLR
ctl_reset_n => dataid_vector_pipe[40][10].ACLR
ctl_reset_n => dataid_vector_pipe[40][11].ACLR
ctl_reset_n => dataid_vector_pipe[40][12].ACLR
ctl_reset_n => dataid_vector_pipe[40][13].ACLR
ctl_reset_n => dataid_vector_pipe[40][14].ACLR
ctl_reset_n => dataid_vector_pipe[40][15].ACLR
ctl_reset_n => dataid_vector_pipe[41][0].ACLR
ctl_reset_n => dataid_vector_pipe[41][1].ACLR
ctl_reset_n => dataid_vector_pipe[41][2].ACLR
ctl_reset_n => dataid_vector_pipe[41][3].ACLR
ctl_reset_n => dataid_vector_pipe[41][4].ACLR
ctl_reset_n => dataid_vector_pipe[41][5].ACLR
ctl_reset_n => dataid_vector_pipe[41][6].ACLR
ctl_reset_n => dataid_vector_pipe[41][7].ACLR
ctl_reset_n => dataid_vector_pipe[41][8].ACLR
ctl_reset_n => dataid_vector_pipe[41][9].ACLR
ctl_reset_n => dataid_vector_pipe[41][10].ACLR
ctl_reset_n => dataid_vector_pipe[41][11].ACLR
ctl_reset_n => dataid_vector_pipe[41][12].ACLR
ctl_reset_n => dataid_vector_pipe[41][13].ACLR
ctl_reset_n => dataid_vector_pipe[41][14].ACLR
ctl_reset_n => dataid_vector_pipe[41][15].ACLR
ctl_reset_n => dataid_vector_pipe[42][0].ACLR
ctl_reset_n => dataid_vector_pipe[42][1].ACLR
ctl_reset_n => dataid_vector_pipe[42][2].ACLR
ctl_reset_n => dataid_vector_pipe[42][3].ACLR
ctl_reset_n => dataid_vector_pipe[42][4].ACLR
ctl_reset_n => dataid_vector_pipe[42][5].ACLR
ctl_reset_n => dataid_vector_pipe[42][6].ACLR
ctl_reset_n => dataid_vector_pipe[42][7].ACLR
ctl_reset_n => dataid_vector_pipe[42][8].ACLR
ctl_reset_n => dataid_vector_pipe[42][9].ACLR
ctl_reset_n => dataid_vector_pipe[42][10].ACLR
ctl_reset_n => dataid_vector_pipe[42][11].ACLR
ctl_reset_n => dataid_vector_pipe[42][12].ACLR
ctl_reset_n => dataid_vector_pipe[42][13].ACLR
ctl_reset_n => dataid_vector_pipe[42][14].ACLR
ctl_reset_n => dataid_vector_pipe[42][15].ACLR
ctl_reset_n => dataid_vector_pipe[43][0].ACLR
ctl_reset_n => dataid_vector_pipe[43][1].ACLR
ctl_reset_n => dataid_vector_pipe[43][2].ACLR
ctl_reset_n => dataid_vector_pipe[43][3].ACLR
ctl_reset_n => dataid_vector_pipe[43][4].ACLR
ctl_reset_n => dataid_vector_pipe[43][5].ACLR
ctl_reset_n => dataid_vector_pipe[43][6].ACLR
ctl_reset_n => dataid_vector_pipe[43][7].ACLR
ctl_reset_n => dataid_vector_pipe[43][8].ACLR
ctl_reset_n => dataid_vector_pipe[43][9].ACLR
ctl_reset_n => dataid_vector_pipe[43][10].ACLR
ctl_reset_n => dataid_vector_pipe[43][11].ACLR
ctl_reset_n => dataid_vector_pipe[43][12].ACLR
ctl_reset_n => dataid_vector_pipe[43][13].ACLR
ctl_reset_n => dataid_vector_pipe[43][14].ACLR
ctl_reset_n => dataid_vector_pipe[43][15].ACLR
ctl_reset_n => dataid_vector_pipe[44][0].ACLR
ctl_reset_n => dataid_vector_pipe[44][1].ACLR
ctl_reset_n => dataid_vector_pipe[44][2].ACLR
ctl_reset_n => dataid_vector_pipe[44][3].ACLR
ctl_reset_n => dataid_vector_pipe[44][4].ACLR
ctl_reset_n => dataid_vector_pipe[44][5].ACLR
ctl_reset_n => dataid_vector_pipe[44][6].ACLR
ctl_reset_n => dataid_vector_pipe[44][7].ACLR
ctl_reset_n => dataid_vector_pipe[44][8].ACLR
ctl_reset_n => dataid_vector_pipe[44][9].ACLR
ctl_reset_n => dataid_vector_pipe[44][10].ACLR
ctl_reset_n => dataid_vector_pipe[44][11].ACLR
ctl_reset_n => dataid_vector_pipe[44][12].ACLR
ctl_reset_n => dataid_vector_pipe[44][13].ACLR
ctl_reset_n => dataid_vector_pipe[44][14].ACLR
ctl_reset_n => dataid_vector_pipe[44][15].ACLR
ctl_reset_n => dataid_vector_pipe[45][0].ACLR
ctl_reset_n => dataid_vector_pipe[45][1].ACLR
ctl_reset_n => dataid_vector_pipe[45][2].ACLR
ctl_reset_n => dataid_vector_pipe[45][3].ACLR
ctl_reset_n => dataid_vector_pipe[45][4].ACLR
ctl_reset_n => dataid_vector_pipe[45][5].ACLR
ctl_reset_n => dataid_vector_pipe[45][6].ACLR
ctl_reset_n => dataid_vector_pipe[45][7].ACLR
ctl_reset_n => dataid_vector_pipe[45][8].ACLR
ctl_reset_n => dataid_vector_pipe[45][9].ACLR
ctl_reset_n => dataid_vector_pipe[45][10].ACLR
ctl_reset_n => dataid_vector_pipe[45][11].ACLR
ctl_reset_n => dataid_vector_pipe[45][12].ACLR
ctl_reset_n => dataid_vector_pipe[45][13].ACLR
ctl_reset_n => dataid_vector_pipe[45][14].ACLR
ctl_reset_n => dataid_vector_pipe[45][15].ACLR
ctl_reset_n => dataid_vector_pipe[46][0].ACLR
ctl_reset_n => dataid_vector_pipe[46][1].ACLR
ctl_reset_n => dataid_vector_pipe[46][2].ACLR
ctl_reset_n => dataid_vector_pipe[46][3].ACLR
ctl_reset_n => dataid_vector_pipe[46][4].ACLR
ctl_reset_n => dataid_vector_pipe[46][5].ACLR
ctl_reset_n => dataid_vector_pipe[46][6].ACLR
ctl_reset_n => dataid_vector_pipe[46][7].ACLR
ctl_reset_n => dataid_vector_pipe[46][8].ACLR
ctl_reset_n => dataid_vector_pipe[46][9].ACLR
ctl_reset_n => dataid_vector_pipe[46][10].ACLR
ctl_reset_n => dataid_vector_pipe[46][11].ACLR
ctl_reset_n => dataid_vector_pipe[46][12].ACLR
ctl_reset_n => dataid_vector_pipe[46][13].ACLR
ctl_reset_n => dataid_vector_pipe[46][14].ACLR
ctl_reset_n => dataid_vector_pipe[46][15].ACLR
ctl_reset_n => dataid_vector_pipe[47][0].ACLR
ctl_reset_n => dataid_vector_pipe[47][1].ACLR
ctl_reset_n => dataid_vector_pipe[47][2].ACLR
ctl_reset_n => dataid_vector_pipe[47][3].ACLR
ctl_reset_n => dataid_vector_pipe[47][4].ACLR
ctl_reset_n => dataid_vector_pipe[47][5].ACLR
ctl_reset_n => dataid_vector_pipe[47][6].ACLR
ctl_reset_n => dataid_vector_pipe[47][7].ACLR
ctl_reset_n => dataid_vector_pipe[47][8].ACLR
ctl_reset_n => dataid_vector_pipe[47][9].ACLR
ctl_reset_n => dataid_vector_pipe[47][10].ACLR
ctl_reset_n => dataid_vector_pipe[47][11].ACLR
ctl_reset_n => dataid_vector_pipe[47][12].ACLR
ctl_reset_n => dataid_vector_pipe[47][13].ACLR
ctl_reset_n => dataid_vector_pipe[47][14].ACLR
ctl_reset_n => dataid_vector_pipe[47][15].ACLR
ctl_reset_n => dataid_vector_pipe[48][0].ACLR
ctl_reset_n => dataid_vector_pipe[48][1].ACLR
ctl_reset_n => dataid_vector_pipe[48][2].ACLR
ctl_reset_n => dataid_vector_pipe[48][3].ACLR
ctl_reset_n => dataid_vector_pipe[48][4].ACLR
ctl_reset_n => dataid_vector_pipe[48][5].ACLR
ctl_reset_n => dataid_vector_pipe[48][6].ACLR
ctl_reset_n => dataid_vector_pipe[48][7].ACLR
ctl_reset_n => dataid_vector_pipe[48][8].ACLR
ctl_reset_n => dataid_vector_pipe[48][9].ACLR
ctl_reset_n => dataid_vector_pipe[48][10].ACLR
ctl_reset_n => dataid_vector_pipe[48][11].ACLR
ctl_reset_n => dataid_vector_pipe[48][12].ACLR
ctl_reset_n => dataid_vector_pipe[48][13].ACLR
ctl_reset_n => dataid_vector_pipe[48][14].ACLR
ctl_reset_n => dataid_vector_pipe[48][15].ACLR
ctl_reset_n => dataid_vector_pipe[49][0].ACLR
ctl_reset_n => dataid_vector_pipe[49][1].ACLR
ctl_reset_n => dataid_vector_pipe[49][2].ACLR
ctl_reset_n => dataid_vector_pipe[49][3].ACLR
ctl_reset_n => dataid_vector_pipe[49][4].ACLR
ctl_reset_n => dataid_vector_pipe[49][5].ACLR
ctl_reset_n => dataid_vector_pipe[49][6].ACLR
ctl_reset_n => dataid_vector_pipe[49][7].ACLR
ctl_reset_n => dataid_vector_pipe[49][8].ACLR
ctl_reset_n => dataid_vector_pipe[49][9].ACLR
ctl_reset_n => dataid_vector_pipe[49][10].ACLR
ctl_reset_n => dataid_vector_pipe[49][11].ACLR
ctl_reset_n => dataid_vector_pipe[49][12].ACLR
ctl_reset_n => dataid_vector_pipe[49][13].ACLR
ctl_reset_n => dataid_vector_pipe[49][14].ACLR
ctl_reset_n => dataid_vector_pipe[49][15].ACLR
ctl_reset_n => dataid_vector_pipe[50][0].ACLR
ctl_reset_n => dataid_vector_pipe[50][1].ACLR
ctl_reset_n => dataid_vector_pipe[50][2].ACLR
ctl_reset_n => dataid_vector_pipe[50][3].ACLR
ctl_reset_n => dataid_vector_pipe[50][4].ACLR
ctl_reset_n => dataid_vector_pipe[50][5].ACLR
ctl_reset_n => dataid_vector_pipe[50][6].ACLR
ctl_reset_n => dataid_vector_pipe[50][7].ACLR
ctl_reset_n => dataid_vector_pipe[50][8].ACLR
ctl_reset_n => dataid_vector_pipe[50][9].ACLR
ctl_reset_n => dataid_vector_pipe[50][10].ACLR
ctl_reset_n => dataid_vector_pipe[50][11].ACLR
ctl_reset_n => dataid_vector_pipe[50][12].ACLR
ctl_reset_n => dataid_vector_pipe[50][13].ACLR
ctl_reset_n => dataid_vector_pipe[50][14].ACLR
ctl_reset_n => dataid_vector_pipe[50][15].ACLR
ctl_reset_n => dataid_vector_pipe[51][0].ACLR
ctl_reset_n => dataid_vector_pipe[51][1].ACLR
ctl_reset_n => dataid_vector_pipe[51][2].ACLR
ctl_reset_n => dataid_vector_pipe[51][3].ACLR
ctl_reset_n => dataid_vector_pipe[51][4].ACLR
ctl_reset_n => dataid_vector_pipe[51][5].ACLR
ctl_reset_n => dataid_vector_pipe[51][6].ACLR
ctl_reset_n => dataid_vector_pipe[51][7].ACLR
ctl_reset_n => dataid_vector_pipe[51][8].ACLR
ctl_reset_n => dataid_vector_pipe[51][9].ACLR
ctl_reset_n => dataid_vector_pipe[51][10].ACLR
ctl_reset_n => dataid_vector_pipe[51][11].ACLR
ctl_reset_n => dataid_vector_pipe[51][12].ACLR
ctl_reset_n => dataid_vector_pipe[51][13].ACLR
ctl_reset_n => dataid_vector_pipe[51][14].ACLR
ctl_reset_n => dataid_vector_pipe[51][15].ACLR
ctl_reset_n => dataid_vector_pipe[52][0].ACLR
ctl_reset_n => dataid_vector_pipe[52][1].ACLR
ctl_reset_n => dataid_vector_pipe[52][2].ACLR
ctl_reset_n => dataid_vector_pipe[52][3].ACLR
ctl_reset_n => dataid_vector_pipe[52][4].ACLR
ctl_reset_n => dataid_vector_pipe[52][5].ACLR
ctl_reset_n => dataid_vector_pipe[52][6].ACLR
ctl_reset_n => dataid_vector_pipe[52][7].ACLR
ctl_reset_n => dataid_vector_pipe[52][8].ACLR
ctl_reset_n => dataid_vector_pipe[52][9].ACLR
ctl_reset_n => dataid_vector_pipe[52][10].ACLR
ctl_reset_n => dataid_vector_pipe[52][11].ACLR
ctl_reset_n => dataid_vector_pipe[52][12].ACLR
ctl_reset_n => dataid_vector_pipe[52][13].ACLR
ctl_reset_n => dataid_vector_pipe[52][14].ACLR
ctl_reset_n => dataid_vector_pipe[52][15].ACLR
ctl_reset_n => dataid_vector_pipe[53][0].ACLR
ctl_reset_n => dataid_vector_pipe[53][1].ACLR
ctl_reset_n => dataid_vector_pipe[53][2].ACLR
ctl_reset_n => dataid_vector_pipe[53][3].ACLR
ctl_reset_n => dataid_vector_pipe[53][4].ACLR
ctl_reset_n => dataid_vector_pipe[53][5].ACLR
ctl_reset_n => dataid_vector_pipe[53][6].ACLR
ctl_reset_n => dataid_vector_pipe[53][7].ACLR
ctl_reset_n => dataid_vector_pipe[53][8].ACLR
ctl_reset_n => dataid_vector_pipe[53][9].ACLR
ctl_reset_n => dataid_vector_pipe[53][10].ACLR
ctl_reset_n => dataid_vector_pipe[53][11].ACLR
ctl_reset_n => dataid_vector_pipe[53][12].ACLR
ctl_reset_n => dataid_vector_pipe[53][13].ACLR
ctl_reset_n => dataid_vector_pipe[53][14].ACLR
ctl_reset_n => dataid_vector_pipe[53][15].ACLR
ctl_reset_n => dataid_vector_pipe[54][0].ACLR
ctl_reset_n => dataid_vector_pipe[54][1].ACLR
ctl_reset_n => dataid_vector_pipe[54][2].ACLR
ctl_reset_n => dataid_vector_pipe[54][3].ACLR
ctl_reset_n => dataid_vector_pipe[54][4].ACLR
ctl_reset_n => dataid_vector_pipe[54][5].ACLR
ctl_reset_n => dataid_vector_pipe[54][6].ACLR
ctl_reset_n => dataid_vector_pipe[54][7].ACLR
ctl_reset_n => dataid_vector_pipe[54][8].ACLR
ctl_reset_n => dataid_vector_pipe[54][9].ACLR
ctl_reset_n => dataid_vector_pipe[54][10].ACLR
ctl_reset_n => dataid_vector_pipe[54][11].ACLR
ctl_reset_n => dataid_vector_pipe[54][12].ACLR
ctl_reset_n => dataid_vector_pipe[54][13].ACLR
ctl_reset_n => dataid_vector_pipe[54][14].ACLR
ctl_reset_n => dataid_vector_pipe[54][15].ACLR
ctl_reset_n => dataid_vector_pipe[55][0].ACLR
ctl_reset_n => dataid_vector_pipe[55][1].ACLR
ctl_reset_n => dataid_vector_pipe[55][2].ACLR
ctl_reset_n => dataid_vector_pipe[55][3].ACLR
ctl_reset_n => dataid_vector_pipe[55][4].ACLR
ctl_reset_n => dataid_vector_pipe[55][5].ACLR
ctl_reset_n => dataid_vector_pipe[55][6].ACLR
ctl_reset_n => dataid_vector_pipe[55][7].ACLR
ctl_reset_n => dataid_vector_pipe[55][8].ACLR
ctl_reset_n => dataid_vector_pipe[55][9].ACLR
ctl_reset_n => dataid_vector_pipe[55][10].ACLR
ctl_reset_n => dataid_vector_pipe[55][11].ACLR
ctl_reset_n => dataid_vector_pipe[55][12].ACLR
ctl_reset_n => dataid_vector_pipe[55][13].ACLR
ctl_reset_n => dataid_vector_pipe[55][14].ACLR
ctl_reset_n => dataid_vector_pipe[55][15].ACLR
ctl_reset_n => dataid_vector_pipe[56][0].ACLR
ctl_reset_n => dataid_vector_pipe[56][1].ACLR
ctl_reset_n => dataid_vector_pipe[56][2].ACLR
ctl_reset_n => dataid_vector_pipe[56][3].ACLR
ctl_reset_n => dataid_vector_pipe[56][4].ACLR
ctl_reset_n => dataid_vector_pipe[56][5].ACLR
ctl_reset_n => dataid_vector_pipe[56][6].ACLR
ctl_reset_n => dataid_vector_pipe[56][7].ACLR
ctl_reset_n => dataid_vector_pipe[56][8].ACLR
ctl_reset_n => dataid_vector_pipe[56][9].ACLR
ctl_reset_n => dataid_vector_pipe[56][10].ACLR
ctl_reset_n => dataid_vector_pipe[56][11].ACLR
ctl_reset_n => dataid_vector_pipe[56][12].ACLR
ctl_reset_n => dataid_vector_pipe[56][13].ACLR
ctl_reset_n => dataid_vector_pipe[56][14].ACLR
ctl_reset_n => dataid_vector_pipe[56][15].ACLR
ctl_reset_n => dataid_vector_pipe[57][0].ACLR
ctl_reset_n => dataid_vector_pipe[57][1].ACLR
ctl_reset_n => dataid_vector_pipe[57][2].ACLR
ctl_reset_n => dataid_vector_pipe[57][3].ACLR
ctl_reset_n => dataid_vector_pipe[57][4].ACLR
ctl_reset_n => dataid_vector_pipe[57][5].ACLR
ctl_reset_n => dataid_vector_pipe[57][6].ACLR
ctl_reset_n => dataid_vector_pipe[57][7].ACLR
ctl_reset_n => dataid_vector_pipe[57][8].ACLR
ctl_reset_n => dataid_vector_pipe[57][9].ACLR
ctl_reset_n => dataid_vector_pipe[57][10].ACLR
ctl_reset_n => dataid_vector_pipe[57][11].ACLR
ctl_reset_n => dataid_vector_pipe[57][12].ACLR
ctl_reset_n => dataid_vector_pipe[57][13].ACLR
ctl_reset_n => dataid_vector_pipe[57][14].ACLR
ctl_reset_n => dataid_vector_pipe[57][15].ACLR
ctl_reset_n => dataid_vector_pipe[58][0].ACLR
ctl_reset_n => dataid_vector_pipe[58][1].ACLR
ctl_reset_n => dataid_vector_pipe[58][2].ACLR
ctl_reset_n => dataid_vector_pipe[58][3].ACLR
ctl_reset_n => dataid_vector_pipe[58][4].ACLR
ctl_reset_n => dataid_vector_pipe[58][5].ACLR
ctl_reset_n => dataid_vector_pipe[58][6].ACLR
ctl_reset_n => dataid_vector_pipe[58][7].ACLR
ctl_reset_n => dataid_vector_pipe[58][8].ACLR
ctl_reset_n => dataid_vector_pipe[58][9].ACLR
ctl_reset_n => dataid_vector_pipe[58][10].ACLR
ctl_reset_n => dataid_vector_pipe[58][11].ACLR
ctl_reset_n => dataid_vector_pipe[58][12].ACLR
ctl_reset_n => dataid_vector_pipe[58][13].ACLR
ctl_reset_n => dataid_vector_pipe[58][14].ACLR
ctl_reset_n => dataid_vector_pipe[58][15].ACLR
ctl_reset_n => dataid_vector_pipe[59][0].ACLR
ctl_reset_n => dataid_vector_pipe[59][1].ACLR
ctl_reset_n => dataid_vector_pipe[59][2].ACLR
ctl_reset_n => dataid_vector_pipe[59][3].ACLR
ctl_reset_n => dataid_vector_pipe[59][4].ACLR
ctl_reset_n => dataid_vector_pipe[59][5].ACLR
ctl_reset_n => dataid_vector_pipe[59][6].ACLR
ctl_reset_n => dataid_vector_pipe[59][7].ACLR
ctl_reset_n => dataid_vector_pipe[59][8].ACLR
ctl_reset_n => dataid_vector_pipe[59][9].ACLR
ctl_reset_n => dataid_vector_pipe[59][10].ACLR
ctl_reset_n => dataid_vector_pipe[59][11].ACLR
ctl_reset_n => dataid_vector_pipe[59][12].ACLR
ctl_reset_n => dataid_vector_pipe[59][13].ACLR
ctl_reset_n => dataid_vector_pipe[59][14].ACLR
ctl_reset_n => dataid_vector_pipe[59][15].ACLR
ctl_reset_n => dataid_vector_pipe[60][0].ACLR
ctl_reset_n => dataid_vector_pipe[60][1].ACLR
ctl_reset_n => dataid_vector_pipe[60][2].ACLR
ctl_reset_n => dataid_vector_pipe[60][3].ACLR
ctl_reset_n => dataid_vector_pipe[60][4].ACLR
ctl_reset_n => dataid_vector_pipe[60][5].ACLR
ctl_reset_n => dataid_vector_pipe[60][6].ACLR
ctl_reset_n => dataid_vector_pipe[60][7].ACLR
ctl_reset_n => dataid_vector_pipe[60][8].ACLR
ctl_reset_n => dataid_vector_pipe[60][9].ACLR
ctl_reset_n => dataid_vector_pipe[60][10].ACLR
ctl_reset_n => dataid_vector_pipe[60][11].ACLR
ctl_reset_n => dataid_vector_pipe[60][12].ACLR
ctl_reset_n => dataid_vector_pipe[60][13].ACLR
ctl_reset_n => dataid_vector_pipe[60][14].ACLR
ctl_reset_n => dataid_vector_pipe[60][15].ACLR
ctl_reset_n => dataid_vector_pipe[61][0].ACLR
ctl_reset_n => dataid_vector_pipe[61][1].ACLR
ctl_reset_n => dataid_vector_pipe[61][2].ACLR
ctl_reset_n => dataid_vector_pipe[61][3].ACLR
ctl_reset_n => dataid_vector_pipe[61][4].ACLR
ctl_reset_n => dataid_vector_pipe[61][5].ACLR
ctl_reset_n => dataid_vector_pipe[61][6].ACLR
ctl_reset_n => dataid_vector_pipe[61][7].ACLR
ctl_reset_n => dataid_vector_pipe[61][8].ACLR
ctl_reset_n => dataid_vector_pipe[61][9].ACLR
ctl_reset_n => dataid_vector_pipe[61][10].ACLR
ctl_reset_n => dataid_vector_pipe[61][11].ACLR
ctl_reset_n => dataid_vector_pipe[61][12].ACLR
ctl_reset_n => dataid_vector_pipe[61][13].ACLR
ctl_reset_n => dataid_vector_pipe[61][14].ACLR
ctl_reset_n => dataid_vector_pipe[61][15].ACLR
ctl_reset_n => dataid_vector_pipe[62][0].ACLR
ctl_reset_n => dataid_vector_pipe[62][1].ACLR
ctl_reset_n => dataid_vector_pipe[62][2].ACLR
ctl_reset_n => dataid_vector_pipe[62][3].ACLR
ctl_reset_n => dataid_vector_pipe[62][4].ACLR
ctl_reset_n => dataid_vector_pipe[62][5].ACLR
ctl_reset_n => dataid_vector_pipe[62][6].ACLR
ctl_reset_n => dataid_vector_pipe[62][7].ACLR
ctl_reset_n => dataid_vector_pipe[62][8].ACLR
ctl_reset_n => dataid_vector_pipe[62][9].ACLR
ctl_reset_n => dataid_vector_pipe[62][10].ACLR
ctl_reset_n => dataid_vector_pipe[62][11].ACLR
ctl_reset_n => dataid_vector_pipe[62][12].ACLR
ctl_reset_n => dataid_vector_pipe[62][13].ACLR
ctl_reset_n => dataid_vector_pipe[62][14].ACLR
ctl_reset_n => dataid_vector_pipe[62][15].ACLR
ctl_reset_n => dataid_vector_pipe[63][0].ACLR
ctl_reset_n => dataid_vector_pipe[63][1].ACLR
ctl_reset_n => dataid_vector_pipe[63][2].ACLR
ctl_reset_n => dataid_vector_pipe[63][3].ACLR
ctl_reset_n => dataid_vector_pipe[63][4].ACLR
ctl_reset_n => dataid_vector_pipe[63][5].ACLR
ctl_reset_n => dataid_vector_pipe[63][6].ACLR
ctl_reset_n => dataid_vector_pipe[63][7].ACLR
ctl_reset_n => dataid_vector_pipe[63][8].ACLR
ctl_reset_n => dataid_vector_pipe[63][9].ACLR
ctl_reset_n => dataid_vector_pipe[63][10].ACLR
ctl_reset_n => dataid_vector_pipe[63][11].ACLR
ctl_reset_n => dataid_vector_pipe[63][12].ACLR
ctl_reset_n => dataid_vector_pipe[63][13].ACLR
ctl_reset_n => dataid_vector_pipe[63][14].ACLR
ctl_reset_n => dataid_vector_pipe[63][15].ACLR
ctl_reset_n => dataid_pipe[0][0].ACLR
ctl_reset_n => dataid_pipe[0][1].ACLR
ctl_reset_n => dataid_pipe[0][2].ACLR
ctl_reset_n => dataid_pipe[0][3].ACLR
ctl_reset_n => dataid_pipe[1][0].ACLR
ctl_reset_n => dataid_pipe[1][1].ACLR
ctl_reset_n => dataid_pipe[1][2].ACLR
ctl_reset_n => dataid_pipe[1][3].ACLR
ctl_reset_n => dataid_pipe[2][0].ACLR
ctl_reset_n => dataid_pipe[2][1].ACLR
ctl_reset_n => dataid_pipe[2][2].ACLR
ctl_reset_n => dataid_pipe[2][3].ACLR
ctl_reset_n => dataid_pipe[3][0].ACLR
ctl_reset_n => dataid_pipe[3][1].ACLR
ctl_reset_n => dataid_pipe[3][2].ACLR
ctl_reset_n => dataid_pipe[3][3].ACLR
ctl_reset_n => dataid_pipe[4][0].ACLR
ctl_reset_n => dataid_pipe[4][1].ACLR
ctl_reset_n => dataid_pipe[4][2].ACLR
ctl_reset_n => dataid_pipe[4][3].ACLR
ctl_reset_n => dataid_pipe[5][0].ACLR
ctl_reset_n => dataid_pipe[5][1].ACLR
ctl_reset_n => dataid_pipe[5][2].ACLR
ctl_reset_n => dataid_pipe[5][3].ACLR
ctl_reset_n => dataid_pipe[6][0].ACLR
ctl_reset_n => dataid_pipe[6][1].ACLR
ctl_reset_n => dataid_pipe[6][2].ACLR
ctl_reset_n => dataid_pipe[6][3].ACLR
ctl_reset_n => dataid_pipe[7][0].ACLR
ctl_reset_n => dataid_pipe[7][1].ACLR
ctl_reset_n => dataid_pipe[7][2].ACLR
ctl_reset_n => dataid_pipe[7][3].ACLR
ctl_reset_n => dataid_pipe[8][0].ACLR
ctl_reset_n => dataid_pipe[8][1].ACLR
ctl_reset_n => dataid_pipe[8][2].ACLR
ctl_reset_n => dataid_pipe[8][3].ACLR
ctl_reset_n => dataid_pipe[9][0].ACLR
ctl_reset_n => dataid_pipe[9][1].ACLR
ctl_reset_n => dataid_pipe[9][2].ACLR
ctl_reset_n => dataid_pipe[9][3].ACLR
ctl_reset_n => dataid_pipe[10][0].ACLR
ctl_reset_n => dataid_pipe[10][1].ACLR
ctl_reset_n => dataid_pipe[10][2].ACLR
ctl_reset_n => dataid_pipe[10][3].ACLR
ctl_reset_n => dataid_pipe[11][0].ACLR
ctl_reset_n => dataid_pipe[11][1].ACLR
ctl_reset_n => dataid_pipe[11][2].ACLR
ctl_reset_n => dataid_pipe[11][3].ACLR
ctl_reset_n => dataid_pipe[12][0].ACLR
ctl_reset_n => dataid_pipe[12][1].ACLR
ctl_reset_n => dataid_pipe[12][2].ACLR
ctl_reset_n => dataid_pipe[12][3].ACLR
ctl_reset_n => dataid_pipe[13][0].ACLR
ctl_reset_n => dataid_pipe[13][1].ACLR
ctl_reset_n => dataid_pipe[13][2].ACLR
ctl_reset_n => dataid_pipe[13][3].ACLR
ctl_reset_n => dataid_pipe[14][0].ACLR
ctl_reset_n => dataid_pipe[14][1].ACLR
ctl_reset_n => dataid_pipe[14][2].ACLR
ctl_reset_n => dataid_pipe[14][3].ACLR
ctl_reset_n => dataid_pipe[15][0].ACLR
ctl_reset_n => dataid_pipe[15][1].ACLR
ctl_reset_n => dataid_pipe[15][2].ACLR
ctl_reset_n => dataid_pipe[15][3].ACLR
ctl_reset_n => dataid_pipe[16][0].ACLR
ctl_reset_n => dataid_pipe[16][1].ACLR
ctl_reset_n => dataid_pipe[16][2].ACLR
ctl_reset_n => dataid_pipe[16][3].ACLR
ctl_reset_n => dataid_pipe[17][0].ACLR
ctl_reset_n => dataid_pipe[17][1].ACLR
ctl_reset_n => dataid_pipe[17][2].ACLR
ctl_reset_n => dataid_pipe[17][3].ACLR
ctl_reset_n => dataid_pipe[18][0].ACLR
ctl_reset_n => dataid_pipe[18][1].ACLR
ctl_reset_n => dataid_pipe[18][2].ACLR
ctl_reset_n => dataid_pipe[18][3].ACLR
ctl_reset_n => dataid_pipe[19][0].ACLR
ctl_reset_n => dataid_pipe[19][1].ACLR
ctl_reset_n => dataid_pipe[19][2].ACLR
ctl_reset_n => dataid_pipe[19][3].ACLR
ctl_reset_n => dataid_pipe[20][0].ACLR
ctl_reset_n => dataid_pipe[20][1].ACLR
ctl_reset_n => dataid_pipe[20][2].ACLR
ctl_reset_n => dataid_pipe[20][3].ACLR
ctl_reset_n => dataid_pipe[21][0].ACLR
ctl_reset_n => dataid_pipe[21][1].ACLR
ctl_reset_n => dataid_pipe[21][2].ACLR
ctl_reset_n => dataid_pipe[21][3].ACLR
ctl_reset_n => dataid_pipe[22][0].ACLR
ctl_reset_n => dataid_pipe[22][1].ACLR
ctl_reset_n => dataid_pipe[22][2].ACLR
ctl_reset_n => dataid_pipe[22][3].ACLR
ctl_reset_n => dataid_pipe[23][0].ACLR
ctl_reset_n => dataid_pipe[23][1].ACLR
ctl_reset_n => dataid_pipe[23][2].ACLR
ctl_reset_n => dataid_pipe[23][3].ACLR
ctl_reset_n => dataid_pipe[24][0].ACLR
ctl_reset_n => dataid_pipe[24][1].ACLR
ctl_reset_n => dataid_pipe[24][2].ACLR
ctl_reset_n => dataid_pipe[24][3].ACLR
ctl_reset_n => dataid_pipe[25][0].ACLR
ctl_reset_n => dataid_pipe[25][1].ACLR
ctl_reset_n => dataid_pipe[25][2].ACLR
ctl_reset_n => dataid_pipe[25][3].ACLR
ctl_reset_n => dataid_pipe[26][0].ACLR
ctl_reset_n => dataid_pipe[26][1].ACLR
ctl_reset_n => dataid_pipe[26][2].ACLR
ctl_reset_n => dataid_pipe[26][3].ACLR
ctl_reset_n => dataid_pipe[27][0].ACLR
ctl_reset_n => dataid_pipe[27][1].ACLR
ctl_reset_n => dataid_pipe[27][2].ACLR
ctl_reset_n => dataid_pipe[27][3].ACLR
ctl_reset_n => dataid_pipe[28][0].ACLR
ctl_reset_n => dataid_pipe[28][1].ACLR
ctl_reset_n => dataid_pipe[28][2].ACLR
ctl_reset_n => dataid_pipe[28][3].ACLR
ctl_reset_n => dataid_pipe[29][0].ACLR
ctl_reset_n => dataid_pipe[29][1].ACLR
ctl_reset_n => dataid_pipe[29][2].ACLR
ctl_reset_n => dataid_pipe[29][3].ACLR
ctl_reset_n => dataid_pipe[30][0].ACLR
ctl_reset_n => dataid_pipe[30][1].ACLR
ctl_reset_n => dataid_pipe[30][2].ACLR
ctl_reset_n => dataid_pipe[30][3].ACLR
ctl_reset_n => dataid_pipe[31][0].ACLR
ctl_reset_n => dataid_pipe[31][1].ACLR
ctl_reset_n => dataid_pipe[31][2].ACLR
ctl_reset_n => dataid_pipe[31][3].ACLR
ctl_reset_n => dataid_pipe[32][0].ACLR
ctl_reset_n => dataid_pipe[32][1].ACLR
ctl_reset_n => dataid_pipe[32][2].ACLR
ctl_reset_n => dataid_pipe[32][3].ACLR
ctl_reset_n => dataid_pipe[33][0].ACLR
ctl_reset_n => dataid_pipe[33][1].ACLR
ctl_reset_n => dataid_pipe[33][2].ACLR
ctl_reset_n => dataid_pipe[33][3].ACLR
ctl_reset_n => dataid_pipe[34][0].ACLR
ctl_reset_n => dataid_pipe[34][1].ACLR
ctl_reset_n => dataid_pipe[34][2].ACLR
ctl_reset_n => dataid_pipe[34][3].ACLR
ctl_reset_n => dataid_pipe[35][0].ACLR
ctl_reset_n => dataid_pipe[35][1].ACLR
ctl_reset_n => dataid_pipe[35][2].ACLR
ctl_reset_n => dataid_pipe[35][3].ACLR
ctl_reset_n => dataid_pipe[36][0].ACLR
ctl_reset_n => dataid_pipe[36][1].ACLR
ctl_reset_n => dataid_pipe[36][2].ACLR
ctl_reset_n => dataid_pipe[36][3].ACLR
ctl_reset_n => dataid_pipe[37][0].ACLR
ctl_reset_n => dataid_pipe[37][1].ACLR
ctl_reset_n => dataid_pipe[37][2].ACLR
ctl_reset_n => dataid_pipe[37][3].ACLR
ctl_reset_n => dataid_pipe[38][0].ACLR
ctl_reset_n => dataid_pipe[38][1].ACLR
ctl_reset_n => dataid_pipe[38][2].ACLR
ctl_reset_n => dataid_pipe[38][3].ACLR
ctl_reset_n => dataid_pipe[39][0].ACLR
ctl_reset_n => dataid_pipe[39][1].ACLR
ctl_reset_n => dataid_pipe[39][2].ACLR
ctl_reset_n => dataid_pipe[39][3].ACLR
ctl_reset_n => dataid_pipe[40][0].ACLR
ctl_reset_n => dataid_pipe[40][1].ACLR
ctl_reset_n => dataid_pipe[40][2].ACLR
ctl_reset_n => dataid_pipe[40][3].ACLR
ctl_reset_n => dataid_pipe[41][0].ACLR
ctl_reset_n => dataid_pipe[41][1].ACLR
ctl_reset_n => dataid_pipe[41][2].ACLR
ctl_reset_n => dataid_pipe[41][3].ACLR
ctl_reset_n => dataid_pipe[42][0].ACLR
ctl_reset_n => dataid_pipe[42][1].ACLR
ctl_reset_n => dataid_pipe[42][2].ACLR
ctl_reset_n => dataid_pipe[42][3].ACLR
ctl_reset_n => dataid_pipe[43][0].ACLR
ctl_reset_n => dataid_pipe[43][1].ACLR
ctl_reset_n => dataid_pipe[43][2].ACLR
ctl_reset_n => dataid_pipe[43][3].ACLR
ctl_reset_n => dataid_pipe[44][0].ACLR
ctl_reset_n => dataid_pipe[44][1].ACLR
ctl_reset_n => dataid_pipe[44][2].ACLR
ctl_reset_n => dataid_pipe[44][3].ACLR
ctl_reset_n => dataid_pipe[45][0].ACLR
ctl_reset_n => dataid_pipe[45][1].ACLR
ctl_reset_n => dataid_pipe[45][2].ACLR
ctl_reset_n => dataid_pipe[45][3].ACLR
ctl_reset_n => dataid_pipe[46][0].ACLR
ctl_reset_n => dataid_pipe[46][1].ACLR
ctl_reset_n => dataid_pipe[46][2].ACLR
ctl_reset_n => dataid_pipe[46][3].ACLR
ctl_reset_n => dataid_pipe[47][0].ACLR
ctl_reset_n => dataid_pipe[47][1].ACLR
ctl_reset_n => dataid_pipe[47][2].ACLR
ctl_reset_n => dataid_pipe[47][3].ACLR
ctl_reset_n => dataid_pipe[48][0].ACLR
ctl_reset_n => dataid_pipe[48][1].ACLR
ctl_reset_n => dataid_pipe[48][2].ACLR
ctl_reset_n => dataid_pipe[48][3].ACLR
ctl_reset_n => dataid_pipe[49][0].ACLR
ctl_reset_n => dataid_pipe[49][1].ACLR
ctl_reset_n => dataid_pipe[49][2].ACLR
ctl_reset_n => dataid_pipe[49][3].ACLR
ctl_reset_n => dataid_pipe[50][0].ACLR
ctl_reset_n => dataid_pipe[50][1].ACLR
ctl_reset_n => dataid_pipe[50][2].ACLR
ctl_reset_n => dataid_pipe[50][3].ACLR
ctl_reset_n => dataid_pipe[51][0].ACLR
ctl_reset_n => dataid_pipe[51][1].ACLR
ctl_reset_n => dataid_pipe[51][2].ACLR
ctl_reset_n => dataid_pipe[51][3].ACLR
ctl_reset_n => dataid_pipe[52][0].ACLR
ctl_reset_n => dataid_pipe[52][1].ACLR
ctl_reset_n => dataid_pipe[52][2].ACLR
ctl_reset_n => dataid_pipe[52][3].ACLR
ctl_reset_n => dataid_pipe[53][0].ACLR
ctl_reset_n => dataid_pipe[53][1].ACLR
ctl_reset_n => dataid_pipe[53][2].ACLR
ctl_reset_n => dataid_pipe[53][3].ACLR
ctl_reset_n => dataid_pipe[54][0].ACLR
ctl_reset_n => dataid_pipe[54][1].ACLR
ctl_reset_n => dataid_pipe[54][2].ACLR
ctl_reset_n => dataid_pipe[54][3].ACLR
ctl_reset_n => dataid_pipe[55][0].ACLR
ctl_reset_n => dataid_pipe[55][1].ACLR
ctl_reset_n => dataid_pipe[55][2].ACLR
ctl_reset_n => dataid_pipe[55][3].ACLR
ctl_reset_n => dataid_pipe[56][0].ACLR
ctl_reset_n => dataid_pipe[56][1].ACLR
ctl_reset_n => dataid_pipe[56][2].ACLR
ctl_reset_n => dataid_pipe[56][3].ACLR
ctl_reset_n => dataid_pipe[57][0].ACLR
ctl_reset_n => dataid_pipe[57][1].ACLR
ctl_reset_n => dataid_pipe[57][2].ACLR
ctl_reset_n => dataid_pipe[57][3].ACLR
ctl_reset_n => dataid_pipe[58][0].ACLR
ctl_reset_n => dataid_pipe[58][1].ACLR
ctl_reset_n => dataid_pipe[58][2].ACLR
ctl_reset_n => dataid_pipe[58][3].ACLR
ctl_reset_n => dataid_pipe[59][0].ACLR
ctl_reset_n => dataid_pipe[59][1].ACLR
ctl_reset_n => dataid_pipe[59][2].ACLR
ctl_reset_n => dataid_pipe[59][3].ACLR
ctl_reset_n => dataid_pipe[60][0].ACLR
ctl_reset_n => dataid_pipe[60][1].ACLR
ctl_reset_n => dataid_pipe[60][2].ACLR
ctl_reset_n => dataid_pipe[60][3].ACLR
ctl_reset_n => dataid_pipe[61][0].ACLR
ctl_reset_n => dataid_pipe[61][1].ACLR
ctl_reset_n => dataid_pipe[61][2].ACLR
ctl_reset_n => dataid_pipe[61][3].ACLR
ctl_reset_n => dataid_pipe[62][0].ACLR
ctl_reset_n => dataid_pipe[62][1].ACLR
ctl_reset_n => dataid_pipe[62][2].ACLR
ctl_reset_n => dataid_pipe[62][3].ACLR
ctl_reset_n => dataid_pipe[63][0].ACLR
ctl_reset_n => dataid_pipe[63][1].ACLR
ctl_reset_n => dataid_pipe[63][2].ACLR
ctl_reset_n => dataid_pipe[63][3].ACLR
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => doing_write_pipe[32].ACLR
ctl_reset_n => doing_write_pipe[33].ACLR
ctl_reset_n => doing_write_pipe[34].ACLR
ctl_reset_n => doing_write_pipe[35].ACLR
ctl_reset_n => doing_write_pipe[36].ACLR
ctl_reset_n => doing_write_pipe[37].ACLR
ctl_reset_n => doing_write_pipe[38].ACLR
ctl_reset_n => doing_write_pipe[39].ACLR
ctl_reset_n => doing_write_pipe[40].ACLR
ctl_reset_n => doing_write_pipe[41].ACLR
ctl_reset_n => doing_write_pipe[42].ACLR
ctl_reset_n => doing_write_pipe[43].ACLR
ctl_reset_n => doing_write_pipe[44].ACLR
ctl_reset_n => doing_write_pipe[45].ACLR
ctl_reset_n => doing_write_pipe[46].ACLR
ctl_reset_n => doing_write_pipe[47].ACLR
ctl_reset_n => doing_write_pipe[48].ACLR
ctl_reset_n => doing_write_pipe[49].ACLR
ctl_reset_n => doing_write_pipe[50].ACLR
ctl_reset_n => doing_write_pipe[51].ACLR
ctl_reset_n => doing_write_pipe[52].ACLR
ctl_reset_n => doing_write_pipe[53].ACLR
ctl_reset_n => doing_write_pipe[54].ACLR
ctl_reset_n => doing_write_pipe[55].ACLR
ctl_reset_n => doing_write_pipe[56].ACLR
ctl_reset_n => doing_write_pipe[57].ACLR
ctl_reset_n => doing_write_pipe[58].ACLR
ctl_reset_n => doing_write_pipe[59].ACLR
ctl_reset_n => doing_write_pipe[60].ACLR
ctl_reset_n => doing_write_pipe[61].ACLR
ctl_reset_n => doing_write_pipe[62].ACLR
ctl_reset_n => doing_write_pipe[63].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[0].ACLR
ctl_reset_n => cfg_output_regd_for_wdata_path[1].ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[0]~reg0.ACLR
ctl_reset_n => cfg_output_regd_for_afi_output[1]~reg0.ACLR
ctl_reset_n => ecc_wdata_fifo_first_vector[0]~reg0.ACLR
ctl_reset_n => doing_read_full_r.ACLR
ctl_reset_n => doing_read_r.ACLR
ctl_reset_n => int_afi_doing_read_full_r[0].ACLR
ctl_reset_n => int_afi_doing_read_full_r[1].ACLR
ctl_reset_n => int_afi_doing_read_full_r[2].ACLR
ctl_reset_n => int_afi_doing_read_full_r[3].ACLR
ctl_reset_n => int_afi_doing_read_r[0].ACLR
ctl_reset_n => int_afi_doing_read_r[1].ACLR
ctl_reset_n => int_afi_doing_read_r[2].ACLR
ctl_reset_n => int_afi_doing_read_r[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => rdwr_data_valid_pipe[32].ACLR
ctl_reset_n => rdwr_data_valid_pipe[33].ACLR
ctl_reset_n => rdwr_data_valid_pipe[34].ACLR
ctl_reset_n => rdwr_data_valid_pipe[35].ACLR
ctl_reset_n => rdwr_data_valid_pipe[36].ACLR
ctl_reset_n => rdwr_data_valid_pipe[37].ACLR
ctl_reset_n => rdwr_data_valid_pipe[38].ACLR
ctl_reset_n => rdwr_data_valid_pipe[39].ACLR
ctl_reset_n => rdwr_data_valid_pipe[40].ACLR
ctl_reset_n => rdwr_data_valid_pipe[41].ACLR
ctl_reset_n => rdwr_data_valid_pipe[42].ACLR
ctl_reset_n => rdwr_data_valid_pipe[43].ACLR
ctl_reset_n => rdwr_data_valid_pipe[44].ACLR
ctl_reset_n => rdwr_data_valid_pipe[45].ACLR
ctl_reset_n => rdwr_data_valid_pipe[46].ACLR
ctl_reset_n => rdwr_data_valid_pipe[47].ACLR
ctl_reset_n => rdwr_data_valid_pipe[48].ACLR
ctl_reset_n => rdwr_data_valid_pipe[49].ACLR
ctl_reset_n => rdwr_data_valid_pipe[50].ACLR
ctl_reset_n => rdwr_data_valid_pipe[51].ACLR
ctl_reset_n => rdwr_data_valid_pipe[52].ACLR
ctl_reset_n => rdwr_data_valid_pipe[53].ACLR
ctl_reset_n => rdwr_data_valid_pipe[54].ACLR
ctl_reset_n => rdwr_data_valid_pipe[55].ACLR
ctl_reset_n => rdwr_data_valid_pipe[56].ACLR
ctl_reset_n => rdwr_data_valid_pipe[57].ACLR
ctl_reset_n => rdwr_data_valid_pipe[58].ACLR
ctl_reset_n => rdwr_data_valid_pipe[59].ACLR
ctl_reset_n => rdwr_data_valid_pipe[60].ACLR
ctl_reset_n => rdwr_data_valid_pipe[61].ACLR
ctl_reset_n => rdwr_data_valid_pipe[62].ACLR
ctl_reset_n => rdwr_data_valid_pipe[63].ACLR
ctl_reset_n => rmw_correct_pipe[0].ACLR
ctl_reset_n => rmw_correct_pipe[1].ACLR
ctl_reset_n => rmw_correct_pipe[2].ACLR
ctl_reset_n => rmw_correct_pipe[3].ACLR
ctl_reset_n => rmw_correct_pipe[4].ACLR
ctl_reset_n => rmw_correct_pipe[5].ACLR
ctl_reset_n => rmw_correct_pipe[6].ACLR
ctl_reset_n => rmw_correct_pipe[7].ACLR
ctl_reset_n => rmw_correct_pipe[8].ACLR
ctl_reset_n => rmw_correct_pipe[9].ACLR
ctl_reset_n => rmw_correct_pipe[10].ACLR
ctl_reset_n => rmw_correct_pipe[11].ACLR
ctl_reset_n => rmw_correct_pipe[12].ACLR
ctl_reset_n => rmw_correct_pipe[13].ACLR
ctl_reset_n => rmw_correct_pipe[14].ACLR
ctl_reset_n => rmw_correct_pipe[15].ACLR
ctl_reset_n => rmw_correct_pipe[16].ACLR
ctl_reset_n => rmw_correct_pipe[17].ACLR
ctl_reset_n => rmw_correct_pipe[18].ACLR
ctl_reset_n => rmw_correct_pipe[19].ACLR
ctl_reset_n => rmw_correct_pipe[20].ACLR
ctl_reset_n => rmw_correct_pipe[21].ACLR
ctl_reset_n => rmw_correct_pipe[22].ACLR
ctl_reset_n => rmw_correct_pipe[23].ACLR
ctl_reset_n => rmw_correct_pipe[24].ACLR
ctl_reset_n => rmw_correct_pipe[25].ACLR
ctl_reset_n => rmw_correct_pipe[26].ACLR
ctl_reset_n => rmw_correct_pipe[27].ACLR
ctl_reset_n => rmw_correct_pipe[28].ACLR
ctl_reset_n => rmw_correct_pipe[29].ACLR
ctl_reset_n => rmw_correct_pipe[30].ACLR
ctl_reset_n => rmw_correct_pipe[31].ACLR
ctl_reset_n => rmw_correct_pipe[32].ACLR
ctl_reset_n => rmw_correct_pipe[33].ACLR
ctl_reset_n => rmw_correct_pipe[34].ACLR
ctl_reset_n => rmw_correct_pipe[35].ACLR
ctl_reset_n => rmw_correct_pipe[36].ACLR
ctl_reset_n => rmw_correct_pipe[37].ACLR
ctl_reset_n => rmw_correct_pipe[38].ACLR
ctl_reset_n => rmw_correct_pipe[39].ACLR
ctl_reset_n => rmw_correct_pipe[40].ACLR
ctl_reset_n => rmw_correct_pipe[41].ACLR
ctl_reset_n => rmw_correct_pipe[42].ACLR
ctl_reset_n => rmw_correct_pipe[43].ACLR
ctl_reset_n => rmw_correct_pipe[44].ACLR
ctl_reset_n => rmw_correct_pipe[45].ACLR
ctl_reset_n => rmw_correct_pipe[46].ACLR
ctl_reset_n => rmw_correct_pipe[47].ACLR
ctl_reset_n => rmw_correct_pipe[48].ACLR
ctl_reset_n => rmw_correct_pipe[49].ACLR
ctl_reset_n => rmw_correct_pipe[50].ACLR
ctl_reset_n => rmw_correct_pipe[51].ACLR
ctl_reset_n => rmw_correct_pipe[52].ACLR
ctl_reset_n => rmw_correct_pipe[53].ACLR
ctl_reset_n => rmw_correct_pipe[54].ACLR
ctl_reset_n => rmw_correct_pipe[55].ACLR
ctl_reset_n => rmw_correct_pipe[56].ACLR
ctl_reset_n => rmw_correct_pipe[57].ACLR
ctl_reset_n => rmw_correct_pipe[58].ACLR
ctl_reset_n => rmw_correct_pipe[59].ACLR
ctl_reset_n => rmw_correct_pipe[60].ACLR
ctl_reset_n => rmw_correct_pipe[61].ACLR
ctl_reset_n => rmw_correct_pipe[62].ACLR
ctl_reset_n => rmw_correct_pipe[63].ACLR
ctl_reset_n => rmw_partial_pipe[0].ACLR
ctl_reset_n => rmw_partial_pipe[1].ACLR
ctl_reset_n => rmw_partial_pipe[2].ACLR
ctl_reset_n => rmw_partial_pipe[3].ACLR
ctl_reset_n => rmw_partial_pipe[4].ACLR
ctl_reset_n => rmw_partial_pipe[5].ACLR
ctl_reset_n => rmw_partial_pipe[6].ACLR
ctl_reset_n => rmw_partial_pipe[7].ACLR
ctl_reset_n => rmw_partial_pipe[8].ACLR
ctl_reset_n => rmw_partial_pipe[9].ACLR
ctl_reset_n => rmw_partial_pipe[10].ACLR
ctl_reset_n => rmw_partial_pipe[11].ACLR
ctl_reset_n => rmw_partial_pipe[12].ACLR
ctl_reset_n => rmw_partial_pipe[13].ACLR
ctl_reset_n => rmw_partial_pipe[14].ACLR
ctl_reset_n => rmw_partial_pipe[15].ACLR
ctl_reset_n => rmw_partial_pipe[16].ACLR
ctl_reset_n => rmw_partial_pipe[17].ACLR
ctl_reset_n => rmw_partial_pipe[18].ACLR
ctl_reset_n => rmw_partial_pipe[19].ACLR
ctl_reset_n => rmw_partial_pipe[20].ACLR
ctl_reset_n => rmw_partial_pipe[21].ACLR
ctl_reset_n => rmw_partial_pipe[22].ACLR
ctl_reset_n => rmw_partial_pipe[23].ACLR
ctl_reset_n => rmw_partial_pipe[24].ACLR
ctl_reset_n => rmw_partial_pipe[25].ACLR
ctl_reset_n => rmw_partial_pipe[26].ACLR
ctl_reset_n => rmw_partial_pipe[27].ACLR
ctl_reset_n => rmw_partial_pipe[28].ACLR
ctl_reset_n => rmw_partial_pipe[29].ACLR
ctl_reset_n => rmw_partial_pipe[30].ACLR
ctl_reset_n => rmw_partial_pipe[31].ACLR
ctl_reset_n => rmw_partial_pipe[32].ACLR
ctl_reset_n => rmw_partial_pipe[33].ACLR
ctl_reset_n => rmw_partial_pipe[34].ACLR
ctl_reset_n => rmw_partial_pipe[35].ACLR
ctl_reset_n => rmw_partial_pipe[36].ACLR
ctl_reset_n => rmw_partial_pipe[37].ACLR
ctl_reset_n => rmw_partial_pipe[38].ACLR
ctl_reset_n => rmw_partial_pipe[39].ACLR
ctl_reset_n => rmw_partial_pipe[40].ACLR
ctl_reset_n => rmw_partial_pipe[41].ACLR
ctl_reset_n => rmw_partial_pipe[42].ACLR
ctl_reset_n => rmw_partial_pipe[43].ACLR
ctl_reset_n => rmw_partial_pipe[44].ACLR
ctl_reset_n => rmw_partial_pipe[45].ACLR
ctl_reset_n => rmw_partial_pipe[46].ACLR
ctl_reset_n => rmw_partial_pipe[47].ACLR
ctl_reset_n => rmw_partial_pipe[48].ACLR
ctl_reset_n => rmw_partial_pipe[49].ACLR
ctl_reset_n => rmw_partial_pipe[50].ACLR
ctl_reset_n => rmw_partial_pipe[51].ACLR
ctl_reset_n => rmw_partial_pipe[52].ACLR
ctl_reset_n => rmw_partial_pipe[53].ACLR
ctl_reset_n => rmw_partial_pipe[54].ACLR
ctl_reset_n => rmw_partial_pipe[55].ACLR
ctl_reset_n => rmw_partial_pipe[56].ACLR
ctl_reset_n => rmw_partial_pipe[57].ACLR
ctl_reset_n => rmw_partial_pipe[58].ACLR
ctl_reset_n => rmw_partial_pipe[59].ACLR
ctl_reset_n => rmw_partial_pipe[60].ACLR
ctl_reset_n => rmw_partial_pipe[61].ACLR
ctl_reset_n => rmw_partial_pipe[62].ACLR
ctl_reset_n => rmw_partial_pipe[63].ACLR
ctl_reset_n => afi_wlat_minus_3[0][0].ACLR
ctl_reset_n => afi_wlat_minus_3[0][1].ACLR
ctl_reset_n => afi_wlat_minus_3[0][2].ACLR
ctl_reset_n => afi_wlat_minus_3[0][3].ACLR
ctl_reset_n => afi_wlat_minus_3[0][4].ACLR
ctl_reset_n => afi_wlat_minus_3[0][5].ACLR
ctl_reset_n => afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => afi_wlat_minus_1[0][0].ACLR
ctl_reset_n => afi_wlat_minus_1[0][1].ACLR
ctl_reset_n => afi_wlat_minus_1[0][2].ACLR
ctl_reset_n => afi_wlat_minus_1[0][3].ACLR
ctl_reset_n => afi_wlat_minus_1[0][4].ACLR
ctl_reset_n => afi_wlat_minus_1[0][5].ACLR
ctl_reset_n => afi_wlat_eq_0[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_1[0].ACLR
ctl_reset_n => doing_write_pipe_eq_afi_wlat_minus_0[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][4].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][5].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][6].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][7].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][8].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][9].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][10].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][11].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][12].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][13].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][14].ACLR
ctl_reset_n => dataid_vector_pipe_eq_afi_wlat_minus_2[0][15].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][0].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][1].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][2].ACLR
ctl_reset_n => dataid_pipe_eq_afi_wlat_minus_2[0][3].ACLR
ctl_reset_n => rmw_partial_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => rmw_correct_pipe_eq_afi_wlat_minus_2[0].ACLR
ctl_reset_n => smallest_afi_wlat[0][0].ACLR
ctl_reset_n => smallest_afi_wlat[0][1].ACLR
ctl_reset_n => smallest_afi_wlat[0][2].ACLR
ctl_reset_n => smallest_afi_wlat[0][3].ACLR
ctl_reset_n => smallest_afi_wlat[0][4].ACLR
ctl_reset_n => smallest_afi_wlat[0][5].ACLR
ctl_reset_n => int_dqs_burst_r[0].ACLR
ctl_reset_n => int_dqs_burst_half_rate_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[0].ACLR
ctl_reset_n => int_afi_dqs_burst_r[1].ACLR
ctl_reset_n => int_afi_dqs_burst_r[2].ACLR
ctl_reset_n => int_afi_dqs_burst_r[3].ACLR
ctl_reset_n => int_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[0].ACLR
ctl_reset_n => int_afi_wdata_valid_r[1].ACLR
ctl_reset_n => int_afi_wdata_valid_r[2].ACLR
ctl_reset_n => int_afi_wdata_valid_r[3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_read_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_partial_r[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_rmw_correct_r[0].ACLR
ctl_reset_n => ecc_wdata_fifo_read_r1[0].ACLR
ctl_reset_n => int_real_wdata_valid[0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][3].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][4].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][5].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][6].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][7].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][8].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][9].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][10].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][11].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][12].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][13].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][14].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_vector_r[0][15].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][0].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][1].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][2].ACLR
ctl_reset_n => int_ecc_wdata_fifo_dataid_r[0][3].ACLR
cfg_enable_ecc[0] => ~NO_FANOUT~
cfg_output_regd[0] => cfg_output_regd_for_afi_output_combi[0][0].DATAA
cfg_output_regd[0] => cfg_output_regd_for_wdata_path_combi[0][0].DATAA
cfg_output_regd[1] => cfg_output_regd_for_afi_output_combi[0][1].DATAA
cfg_output_regd[1] => cfg_output_regd_for_wdata_path_combi[0][1].DATAA
cfg_output_regd_for_afi_output[0] <= cfg_output_regd_for_afi_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_output_regd_for_afi_output[1] <= cfg_output_regd_for_afi_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => ~NO_FANOUT~
bg_do_read[1] => ~NO_FANOUT~
bg_do_write[0] => ~NO_FANOUT~
bg_do_write[1] => ~NO_FANOUT~
bg_doing_read => int_afi_doing_read_full[0].DATAA
bg_doing_read => int_afi_doing_read_full[1].DATAA
bg_doing_read => int_afi_doing_read_full[2].DATAA
bg_doing_read => int_afi_doing_read_full[3].DATAA
bg_doing_read => doing_read_full_r.DATAIN
bg_doing_read => always3.IN0
bg_doing_write => always34.IN1
bg_doing_write => always42.IN0
bg_doing_write => doing_write_pipe[0].DATAIN
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_1.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_doing_write => doing_write_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => always3.IN1
bg_rdwr_data_valid => always42.IN1
bg_rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
bg_rdwr_data_valid => rdwr_data_valid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[0] => int_ecc_wdata_fifo_dataid.DATAB
dataid[0] => dataid_pipe[0][0].DATAIN
dataid[0] => Equal1.IN31
dataid[0] => Equal2.IN0
dataid[0] => Equal3.IN31
dataid[0] => Equal4.IN1
dataid[0] => Equal5.IN31
dataid[0] => Equal6.IN1
dataid[0] => Equal7.IN31
dataid[0] => Equal8.IN2
dataid[0] => Equal9.IN31
dataid[0] => Equal10.IN1
dataid[0] => Equal11.IN31
dataid[0] => Equal12.IN2
dataid[0] => Equal13.IN31
dataid[0] => Equal14.IN2
dataid[0] => Equal15.IN31
dataid[0] => Equal16.IN3
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[1] => int_ecc_wdata_fifo_dataid.DATAB
dataid[1] => dataid_pipe[0][1].DATAIN
dataid[1] => Equal1.IN30
dataid[1] => Equal2.IN31
dataid[1] => Equal3.IN0
dataid[1] => Equal4.IN0
dataid[1] => Equal5.IN30
dataid[1] => Equal6.IN31
dataid[1] => Equal7.IN1
dataid[1] => Equal8.IN1
dataid[1] => Equal9.IN30
dataid[1] => Equal10.IN31
dataid[1] => Equal11.IN1
dataid[1] => Equal12.IN1
dataid[1] => Equal13.IN30
dataid[1] => Equal14.IN31
dataid[1] => Equal15.IN2
dataid[1] => Equal16.IN2
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[2] => int_ecc_wdata_fifo_dataid.DATAB
dataid[2] => dataid_pipe[0][2].DATAIN
dataid[2] => Equal1.IN29
dataid[2] => Equal2.IN30
dataid[2] => Equal3.IN30
dataid[2] => Equal4.IN31
dataid[2] => Equal5.IN0
dataid[2] => Equal6.IN0
dataid[2] => Equal7.IN0
dataid[2] => Equal8.IN0
dataid[2] => Equal9.IN29
dataid[2] => Equal10.IN30
dataid[2] => Equal11.IN30
dataid[2] => Equal12.IN31
dataid[2] => Equal13.IN1
dataid[2] => Equal14.IN1
dataid[2] => Equal15.IN1
dataid[2] => Equal16.IN1
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => dataid_pipe_eq_afi_wlat_minus_2.DATAB
dataid[3] => int_ecc_wdata_fifo_dataid.DATAB
dataid[3] => dataid_pipe[0][3].DATAIN
dataid[3] => Equal1.IN28
dataid[3] => Equal2.IN29
dataid[3] => Equal3.IN29
dataid[3] => Equal4.IN30
dataid[3] => Equal5.IN29
dataid[3] => Equal6.IN30
dataid[3] => Equal7.IN30
dataid[3] => Equal8.IN31
dataid[3] => Equal9.IN0
dataid[3] => Equal10.IN0
dataid[3] => Equal11.IN0
dataid[3] => Equal12.IN0
dataid[3] => Equal13.IN0
dataid[3] => Equal14.IN0
dataid[3] => Equal15.IN0
dataid[3] => Equal16.IN0
bg_do_rmw_correct[0] => WideOr1.IN0
bg_do_rmw_correct[1] => WideOr1.IN1
bg_do_rmw_partial[0] => WideOr2.IN0
bg_do_rmw_partial[1] => WideOr2.IN1
bg_to_chip[0] => ~NO_FANOUT~
bg_to_chip[1] => ~NO_FANOUT~
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_wdata[32] => afi_wdata[32].DATAIN
ecc_wdata[33] => afi_wdata[33].DATAIN
ecc_wdata[34] => afi_wdata[34].DATAIN
ecc_wdata[35] => afi_wdata[35].DATAIN
ecc_wdata[36] => afi_wdata[36].DATAIN
ecc_wdata[37] => afi_wdata[37].DATAIN
ecc_wdata[38] => afi_wdata[38].DATAIN
ecc_wdata[39] => afi_wdata[39].DATAIN
ecc_wdata[40] => afi_wdata[40].DATAIN
ecc_wdata[41] => afi_wdata[41].DATAIN
ecc_wdata[42] => afi_wdata[42].DATAIN
ecc_wdata[43] => afi_wdata[43].DATAIN
ecc_wdata[44] => afi_wdata[44].DATAIN
ecc_wdata[45] => afi_wdata[45].DATAIN
ecc_wdata[46] => afi_wdata[46].DATAIN
ecc_wdata[47] => afi_wdata[47].DATAIN
ecc_wdata[48] => afi_wdata[48].DATAIN
ecc_wdata[49] => afi_wdata[49].DATAIN
ecc_wdata[50] => afi_wdata[50].DATAIN
ecc_wdata[51] => afi_wdata[51].DATAIN
ecc_wdata[52] => afi_wdata[52].DATAIN
ecc_wdata[53] => afi_wdata[53].DATAIN
ecc_wdata[54] => afi_wdata[54].DATAIN
ecc_wdata[55] => afi_wdata[55].DATAIN
ecc_wdata[56] => afi_wdata[56].DATAIN
ecc_wdata[57] => afi_wdata[57].DATAIN
ecc_wdata[58] => afi_wdata[58].DATAIN
ecc_wdata[59] => afi_wdata[59].DATAIN
ecc_wdata[60] => afi_wdata[60].DATAIN
ecc_wdata[61] => afi_wdata[61].DATAIN
ecc_wdata[62] => afi_wdata[62].DATAIN
ecc_wdata[63] => afi_wdata[63].DATAIN
ecc_dm[0] => afi_dm.IN1
ecc_dm[1] => afi_dm.IN1
ecc_dm[2] => afi_dm.IN1
ecc_dm[3] => afi_dm.IN1
ecc_dm[4] => afi_dm.IN1
ecc_dm[5] => afi_dm.IN1
ecc_dm[6] => afi_dm.IN1
ecc_dm[7] => afi_dm.IN1
afi_wlat[0] => Add0.IN12
afi_wlat[0] => Add2.IN12
afi_wlat[0] => Equal21.IN11
afi_wlat[0] => afi_wlat_minus_2[0][0].DATAIN
afi_wlat[0] => LessThan0.IN12
afi_wlat[0] => smallest_afi_wlat[0][0].DATAIN
afi_wlat[0] => Equal17.IN31
afi_wlat[0] => Equal18.IN0
afi_wlat[0] => Equal19.IN31
afi_wlat[0] => Equal20.IN1
afi_wlat[1] => Add0.IN11
afi_wlat[1] => Add1.IN10
afi_wlat[1] => Add2.IN11
afi_wlat[1] => Equal21.IN10
afi_wlat[1] => LessThan0.IN11
afi_wlat[1] => smallest_afi_wlat[0][1].DATAIN
afi_wlat[1] => Equal17.IN30
afi_wlat[1] => Equal18.IN31
afi_wlat[1] => Equal19.IN0
afi_wlat[1] => Equal20.IN0
afi_wlat[2] => Add0.IN10
afi_wlat[2] => Add1.IN9
afi_wlat[2] => Add2.IN10
afi_wlat[2] => Equal21.IN9
afi_wlat[2] => LessThan0.IN10
afi_wlat[2] => smallest_afi_wlat[0][2].DATAIN
afi_wlat[2] => Equal17.IN29
afi_wlat[2] => Equal18.IN30
afi_wlat[2] => Equal19.IN30
afi_wlat[2] => Equal20.IN31
afi_wlat[3] => Add0.IN9
afi_wlat[3] => Add1.IN8
afi_wlat[3] => Add2.IN9
afi_wlat[3] => Equal21.IN8
afi_wlat[3] => LessThan0.IN9
afi_wlat[3] => smallest_afi_wlat[0][3].DATAIN
afi_wlat[3] => Equal17.IN28
afi_wlat[3] => Equal18.IN29
afi_wlat[3] => Equal19.IN29
afi_wlat[3] => Equal20.IN30
afi_wlat[4] => Add0.IN8
afi_wlat[4] => Add1.IN7
afi_wlat[4] => Add2.IN8
afi_wlat[4] => Equal21.IN7
afi_wlat[4] => LessThan0.IN8
afi_wlat[4] => smallest_afi_wlat[0][4].DATAIN
afi_wlat[4] => Equal17.IN27
afi_wlat[4] => Equal18.IN28
afi_wlat[4] => Equal19.IN28
afi_wlat[4] => Equal20.IN29
afi_wlat[5] => Add0.IN7
afi_wlat[5] => Add1.IN6
afi_wlat[5] => Add2.IN7
afi_wlat[5] => Equal21.IN6
afi_wlat[5] => LessThan0.IN7
afi_wlat[5] => smallest_afi_wlat[0][5].DATAIN
afi_wlat[5] => Equal17.IN26
afi_wlat[5] => Equal18.IN27
afi_wlat[5] => Equal19.IN27
afi_wlat[5] => Equal20.IN28
afi_doing_read[0] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[1] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[2] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[3] <= afi_doing_read.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[0] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[1] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[2] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[3] <= afi_doing_read_full.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read[0] <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct[0] <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial[0] <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_first <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_first[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_first[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_first <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_first <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_first_vector[0] <= ecc_wdata_fifo_first_vector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_read_last <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[0] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[1] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[2] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_last[3] <= ecc_wdata_fifo_dataid.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[0] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[1] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[2] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[3] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[4] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[5] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[6] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[7] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[8] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[9] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[10] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[11] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[12] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[13] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[14] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_dataid_vector_last[15] <= ecc_wdata_fifo_dataid_vector.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_correct_last <= ecc_wdata_fifo_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata_fifo_rmw_partial_last <= ecc_wdata_fifo_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
afi_rrank[0] <= <GND>
afi_rrank[1] <= <GND>
afi_rrank[2] <= <GND>
afi_rrank[3] <= <GND>
afi_wrank[0] <= <GND>
afi_wrank[1] <= <GND>
afi_wrank[2] <= <GND>
afi_wrank[3] <= <GND>
afi_dqs_burst[0] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[1] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[2] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[3] <= afi_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[0] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[1] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[2] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[3] <= afi_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] <= ecc_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[1] <= ecc_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[2] <= ecc_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[3] <= ecc_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[4] <= ecc_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[5] <= ecc_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[6] <= ecc_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[7] <= ecc_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[8] <= ecc_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[9] <= ecc_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[10] <= ecc_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[11] <= ecc_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[12] <= ecc_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[13] <= ecc_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[14] <= ecc_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[15] <= ecc_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[16] <= ecc_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[17] <= ecc_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[18] <= ecc_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[19] <= ecc_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[20] <= ecc_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[21] <= ecc_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[22] <= ecc_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[23] <= ecc_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[24] <= ecc_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[25] <= ecc_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[26] <= ecc_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[27] <= ecc_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[28] <= ecc_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[29] <= ecc_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[30] <= ecc_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[31] <= ecc_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[32] <= ecc_wdata[32].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[33] <= ecc_wdata[33].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[34] <= ecc_wdata[34].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[35] <= ecc_wdata[35].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[36] <= ecc_wdata[36].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[37] <= ecc_wdata[37].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[38] <= ecc_wdata[38].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[39] <= ecc_wdata[39].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[40] <= ecc_wdata[40].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[41] <= ecc_wdata[41].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[42] <= ecc_wdata[42].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[43] <= ecc_wdata[43].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[44] <= ecc_wdata[44].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[45] <= ecc_wdata[45].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[46] <= ecc_wdata[46].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[47] <= ecc_wdata[47].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[48] <= ecc_wdata[48].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[49] <= ecc_wdata[49].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[50] <= ecc_wdata[50].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[51] <= ecc_wdata[51].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[52] <= ecc_wdata[52].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[53] <= ecc_wdata[53].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[54] <= ecc_wdata[54].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[55] <= ecc_wdata[55].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[56] <= ecc_wdata[56].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[57] <= ecc_wdata[57].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[58] <= ecc_wdata[58].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[59] <= ecc_wdata[59].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[60] <= ecc_wdata[60].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[61] <= ecc_wdata[61].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[62] <= ecc_wdata[62].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[63] <= ecc_wdata[63].DB_MAX_OUTPUT_PORT_TYPE
afi_dm[0] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[1] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[2] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[3] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[4] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[5] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[6] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[7] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
ctl_clk => ctl_clk.IN13
ctl_reset_n => ctl_reset_n.IN13
cfg_burst_length[0] => cfg_burst_length[0].IN1
cfg_burst_length[1] => cfg_burst_length[1].IN1
cfg_burst_length[2] => cfg_burst_length[2].IN1
cfg_burst_length[3] => cfg_burst_length[3].IN1
cfg_burst_length[4] => cfg_burst_length[4].IN1
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN1
cfg_enable_auto_corr[0] => cfg_enable_auto_corr[0].IN1
cfg_enable_no_dm[0] => cfg_enable_no_dm[0].IN1
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_enable_ecc_code_overwrites[0] => wdatap_ecc_code_overwrite.OUTPUTSELECT
cfg_interface_width[0] => ~NO_FANOUT~
cfg_interface_width[1] => ~NO_FANOUT~
cfg_interface_width[2] => ~NO_FANOUT~
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_dram_data_width.DATAA
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_dram_data_width.DATAA
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_dram_data_width.DATAA
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_dram_data_width.DATAA
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_dram_data_width.DATAA
wdatap_free_id_valid <= wdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[0] <= wdatap_free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[1] <= wdatap_free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[2] <= wdatap_free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
wdatap_free_id_dataid[3] <= wdatap_free_id_dataid[3].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => wdatap_cmdload_valid.IN0
proc_load => wdatap_cmdload_valid.IN1
proc_load_dataid => wdatap_cmdload_valid.IN1
proc_write => wdatap_cmdload_valid.IN1
tbp_load_index[0] => wdatap_cmdload_tbp_index[0].IN1
tbp_load_index[1] => wdatap_cmdload_tbp_index[1].IN1
tbp_load_index[2] => wdatap_cmdload_tbp_index[2].IN1
tbp_load_index[3] => wdatap_cmdload_tbp_index[3].IN1
proc_size[0] => wdatap_cmdload_burstcount[0].IN1
proc_size[1] => wdatap_cmdload_burstcount[1].IN1
proc_size[2] => wdatap_cmdload_burstcount[2].IN1
wr_data_mem_full <= wdatap_datawrite_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_en => wdatap_datawrite_valid.IN2
write_data[0] => wdatap_datawrite_data[0].IN1
write_data[1] => wdatap_datawrite_data[1].IN1
write_data[2] => wdatap_datawrite_data[2].IN1
write_data[3] => wdatap_datawrite_data[3].IN1
write_data[4] => wdatap_datawrite_data[4].IN1
write_data[5] => wdatap_datawrite_data[5].IN1
write_data[6] => wdatap_datawrite_data[6].IN1
write_data[7] => wdatap_datawrite_data[7].IN1
write_data[8] => wdatap_datawrite_data[8].IN1
write_data[9] => wdatap_datawrite_data[9].IN1
write_data[10] => wdatap_datawrite_data[10].IN1
write_data[11] => wdatap_datawrite_data[11].IN1
write_data[12] => wdatap_datawrite_data[12].IN1
write_data[13] => wdatap_datawrite_data[13].IN1
write_data[14] => wdatap_datawrite_data[14].IN1
write_data[15] => wdatap_datawrite_data[15].IN1
write_data[16] => wdatap_datawrite_data[16].IN1
write_data[17] => wdatap_datawrite_data[17].IN1
write_data[18] => wdatap_datawrite_data[18].IN1
write_data[19] => wdatap_datawrite_data[19].IN1
write_data[20] => wdatap_datawrite_data[20].IN1
write_data[21] => wdatap_datawrite_data[21].IN1
write_data[22] => wdatap_datawrite_data[22].IN1
write_data[23] => wdatap_datawrite_data[23].IN1
write_data[24] => wdatap_datawrite_data[24].IN1
write_data[25] => wdatap_datawrite_data[25].IN1
write_data[26] => wdatap_datawrite_data[26].IN1
write_data[27] => wdatap_datawrite_data[27].IN1
write_data[28] => wdatap_datawrite_data[28].IN1
write_data[29] => wdatap_datawrite_data[29].IN1
write_data[30] => wdatap_datawrite_data[30].IN1
write_data[31] => wdatap_datawrite_data[31].IN1
write_data[32] => wdatap_datawrite_data[32].IN1
write_data[33] => wdatap_datawrite_data[33].IN1
write_data[34] => wdatap_datawrite_data[34].IN1
write_data[35] => wdatap_datawrite_data[35].IN1
write_data[36] => wdatap_datawrite_data[36].IN1
write_data[37] => wdatap_datawrite_data[37].IN1
write_data[38] => wdatap_datawrite_data[38].IN1
write_data[39] => wdatap_datawrite_data[39].IN1
write_data[40] => wdatap_datawrite_data[40].IN1
write_data[41] => wdatap_datawrite_data[41].IN1
write_data[42] => wdatap_datawrite_data[42].IN1
write_data[43] => wdatap_datawrite_data[43].IN1
write_data[44] => wdatap_datawrite_data[44].IN1
write_data[45] => wdatap_datawrite_data[45].IN1
write_data[46] => wdatap_datawrite_data[46].IN1
write_data[47] => wdatap_datawrite_data[47].IN1
write_data[48] => wdatap_datawrite_data[48].IN1
write_data[49] => wdatap_datawrite_data[49].IN1
write_data[50] => wdatap_datawrite_data[50].IN1
write_data[51] => wdatap_datawrite_data[51].IN1
write_data[52] => wdatap_datawrite_data[52].IN1
write_data[53] => wdatap_datawrite_data[53].IN1
write_data[54] => wdatap_datawrite_data[54].IN1
write_data[55] => wdatap_datawrite_data[55].IN1
write_data[56] => wdatap_datawrite_data[56].IN1
write_data[57] => wdatap_datawrite_data[57].IN1
write_data[58] => wdatap_datawrite_data[58].IN1
write_data[59] => wdatap_datawrite_data[59].IN1
write_data[60] => wdatap_datawrite_data[60].IN1
write_data[61] => wdatap_datawrite_data[61].IN1
write_data[62] => wdatap_datawrite_data[62].IN1
write_data[63] => wdatap_datawrite_data[63].IN1
byte_en[0] => int_datawrite_dm_unused1[0][0].DATAB
byte_en[0] => int_datawrite_dm_unused0[0][0].DATAB
byte_en[1] => int_datawrite_dm_unused1[0][1].DATAB
byte_en[1] => int_datawrite_dm_unused0[0][1].DATAB
byte_en[2] => int_datawrite_dm_unused1[1][0].DATAB
byte_en[2] => int_datawrite_dm_unused0[1][0].DATAB
byte_en[3] => int_datawrite_dm_unused1[1][1].DATAB
byte_en[3] => int_datawrite_dm_unused0[1][1].DATAB
byte_en[4] => int_datawrite_dm_unused1[2][0].DATAB
byte_en[4] => int_datawrite_dm_unused0[2][0].DATAB
byte_en[5] => int_datawrite_dm_unused1[2][1].DATAB
byte_en[5] => int_datawrite_dm_unused0[2][1].DATAB
byte_en[6] => int_datawrite_dm_unused1[3][0].DATAB
byte_en[6] => int_datawrite_dm_unused0[3][0].DATAB
byte_en[7] => int_datawrite_dm_unused1[3][1].DATAB
byte_en[7] => int_datawrite_dm_unused0[3][1].DATAB
data_complete[0] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[1] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[2] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_complete[3] <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_ready
data_rmw_complete <= data_rmw_complete.DB_MAX_OUTPUT_PORT_TYPE
data_rmw_fetch => rmwfifo_output_valid_handshake.OUTPUTSELECT
data_partial_be <= alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst.notify_tbp_data_partial_be
doing_write[0] => wdatap_dataread_valid.IN0
dataid[0] => wdatap_dataread_dataid[0].IN1
dataid[1] => wdatap_dataread_dataid[1].IN1
dataid[2] => wdatap_dataread_dataid[2].IN1
dataid[3] => wdatap_dataread_dataid[3].IN1
dataid_vector[0] => wdatap_dataread_dataid_vector[0].IN1
dataid_vector[1] => wdatap_dataread_dataid_vector[1].IN1
dataid_vector[2] => wdatap_dataread_dataid_vector[2].IN1
dataid_vector[3] => wdatap_dataread_dataid_vector[3].IN1
dataid_vector[4] => wdatap_dataread_dataid_vector[4].IN1
dataid_vector[5] => wdatap_dataread_dataid_vector[5].IN1
dataid_vector[6] => wdatap_dataread_dataid_vector[6].IN1
dataid_vector[7] => wdatap_dataread_dataid_vector[7].IN1
dataid_vector[8] => wdatap_dataread_dataid_vector[8].IN1
dataid_vector[9] => wdatap_dataread_dataid_vector[9].IN1
dataid_vector[10] => wdatap_dataread_dataid_vector[10].IN1
dataid_vector[11] => wdatap_dataread_dataid_vector[11].IN1
dataid_vector[12] => wdatap_dataread_dataid_vector[12].IN1
dataid_vector[13] => wdatap_dataread_dataid_vector[13].IN1
dataid_vector[14] => wdatap_dataread_dataid_vector[14].IN1
dataid_vector[15] => wdatap_dataread_dataid_vector[15].IN1
rdwr_data_valid[0] => wdatap_dataread_valid.IN1
rmw_correct[0] => rmw_correct_r1.DATAIN
rmw_correct[0] => wdatap_dataread_valid.IN1
rmw_partial[0] => rmw_partial_r1.DATAIN
doing_write_first => wdatap_dataread_valid_first.IN0
dataid_first[0] => wdatap_dataread_dataid_first[0].IN1
dataid_first[1] => wdatap_dataread_dataid_first[1].IN1
dataid_first[2] => wdatap_dataread_dataid_first[2].IN1
dataid_first[3] => wdatap_dataread_dataid_first[3].IN1
dataid_vector_first[0] => wdatap_dataread_dataid_vector_first[0].IN1
dataid_vector_first[1] => wdatap_dataread_dataid_vector_first[1].IN1
dataid_vector_first[2] => wdatap_dataread_dataid_vector_first[2].IN1
dataid_vector_first[3] => wdatap_dataread_dataid_vector_first[3].IN1
dataid_vector_first[4] => wdatap_dataread_dataid_vector_first[4].IN1
dataid_vector_first[5] => wdatap_dataread_dataid_vector_first[5].IN1
dataid_vector_first[6] => wdatap_dataread_dataid_vector_first[6].IN1
dataid_vector_first[7] => wdatap_dataread_dataid_vector_first[7].IN1
dataid_vector_first[8] => wdatap_dataread_dataid_vector_first[8].IN1
dataid_vector_first[9] => wdatap_dataread_dataid_vector_first[9].IN1
dataid_vector_first[10] => wdatap_dataread_dataid_vector_first[10].IN1
dataid_vector_first[11] => wdatap_dataread_dataid_vector_first[11].IN1
dataid_vector_first[12] => wdatap_dataread_dataid_vector_first[12].IN1
dataid_vector_first[13] => wdatap_dataread_dataid_vector_first[13].IN1
dataid_vector_first[14] => wdatap_dataread_dataid_vector_first[14].IN1
dataid_vector_first[15] => wdatap_dataread_dataid_vector_first[15].IN1
rdwr_data_valid_first => wdatap_dataread_valid_first.IN1
rmw_correct_first => wdatap_dataread_valid_first.IN1
rmw_partial_first => ~NO_FANOUT~
doing_write_first_vector[0] => ~NO_FANOUT~
rdwr_data_valid_first_vector[0] => wdatap_dataread_valid_first_vector[0].IN1
doing_write_last => wdatap_dataread_valid_last.IN0
dataid_last[0] => wdatap_dataread_dataid_last[0].IN1
dataid_last[1] => wdatap_dataread_dataid_last[1].IN1
dataid_last[2] => wdatap_dataread_dataid_last[2].IN1
dataid_last[3] => wdatap_dataread_dataid_last[3].IN1
dataid_vector_last[0] => wdatap_dataread_dataid_vector_last[0].IN1
dataid_vector_last[1] => wdatap_dataread_dataid_vector_last[1].IN1
dataid_vector_last[2] => wdatap_dataread_dataid_vector_last[2].IN1
dataid_vector_last[3] => wdatap_dataread_dataid_vector_last[3].IN1
dataid_vector_last[4] => wdatap_dataread_dataid_vector_last[4].IN1
dataid_vector_last[5] => wdatap_dataread_dataid_vector_last[5].IN1
dataid_vector_last[6] => wdatap_dataread_dataid_vector_last[6].IN1
dataid_vector_last[7] => wdatap_dataread_dataid_vector_last[7].IN1
dataid_vector_last[8] => wdatap_dataread_dataid_vector_last[8].IN1
dataid_vector_last[9] => wdatap_dataread_dataid_vector_last[9].IN1
dataid_vector_last[10] => wdatap_dataread_dataid_vector_last[10].IN1
dataid_vector_last[11] => wdatap_dataread_dataid_vector_last[11].IN1
dataid_vector_last[12] => wdatap_dataread_dataid_vector_last[12].IN1
dataid_vector_last[13] => wdatap_dataread_dataid_vector_last[13].IN1
dataid_vector_last[14] => wdatap_dataread_dataid_vector_last[14].IN1
dataid_vector_last[15] => wdatap_dataread_dataid_vector_last[15].IN1
rdwr_data_valid_last => wdatap_dataread_valid_last.IN1
rmw_correct_last => wdatap_dataread_valid_last.IN1
rmw_partial_last => ~NO_FANOUT~
wdatap_data[0] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[1] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[2] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[3] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[4] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[5] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[6] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[7] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[8] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[9] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[10] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[11] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[12] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[13] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[14] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[15] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[16] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[17] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[18] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[19] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[20] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[21] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[22] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[23] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[24] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[25] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[26] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[27] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[28] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[29] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[30] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[31] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[32] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[33] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[34] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[35] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[36] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[37] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[38] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[39] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[40] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[41] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[42] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[43] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[44] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[45] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[46] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[47] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[48] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[49] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[50] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[51] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[52] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[53] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[54] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[55] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[56] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[57] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[58] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[59] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[60] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[61] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[62] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_data[63] <= alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst.read_data
wdatap_rmw_partial_data[0] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[1] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[2] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[3] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[4] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[5] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[6] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[7] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[8] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[9] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[10] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[11] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[12] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[13] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[14] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[15] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[16] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[17] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[18] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[19] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[20] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[21] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[22] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[23] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[24] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[25] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[26] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[27] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[28] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[29] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[30] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[31] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[32] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[33] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[34] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[35] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[36] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[37] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[38] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[39] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[40] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[41] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[42] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[43] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[44] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[45] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[46] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[47] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[48] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[49] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[50] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[51] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[52] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[53] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[54] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[55] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[56] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[57] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[58] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[59] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[60] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[61] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[62] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial_data[63] <= wdatap_dataread_rmw_partial_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[0] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[1] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[2] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[3] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[4] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[5] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[6] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[7] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[8] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[9] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[10] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[11] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[12] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[13] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[14] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[15] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[16] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[17] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[18] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[19] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[20] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[21] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[22] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[23] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[24] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[25] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[26] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[27] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[28] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[29] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[30] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[31] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[32] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[33] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[34] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[35] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[36] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[37] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[38] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[39] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[40] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[41] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[42] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[43] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[44] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[45] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[46] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[47] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[48] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[49] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[50] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[51] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[52] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[53] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[54] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[55] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[56] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[57] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[58] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[59] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[60] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[61] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[62] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct_data[63] <= wdatap_dataread_rmw_correct_data.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_partial <= wdatap_dataread_rmw_partial.DB_MAX_OUTPUT_PORT_TYPE
wdatap_rmw_correct <= wdatap_dataread_rmw_correct.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[0] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[1] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[2] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[3] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[4] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[5] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[6] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_dm[7] <= wdatap_dataread_dm.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code[0] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[1] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[2] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[3] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[4] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[5] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[6] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[7] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[8] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[9] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[10] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[11] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[12] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[13] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[14] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[15] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[16] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[17] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[18] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[19] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[20] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[21] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[22] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[23] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[24] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[25] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[26] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[27] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[28] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[29] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[30] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code[31] <= alt_mem_ddrx_fifo:rmw_data_fifo_inst.get_data
wdatap_ecc_code_overwrite[0] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[1] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[2] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
wdatap_ecc_code_overwrite[3] <= wdatap_ecc_code_overwrite.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid => rmwfifo_data_valid.IN1
rmwfifo_data[0] => rmwfifo_input[0].IN1
rmwfifo_data[1] => rmwfifo_input[1].IN1
rmwfifo_data[2] => rmwfifo_input[2].IN1
rmwfifo_data[3] => rmwfifo_input[3].IN1
rmwfifo_data[4] => rmwfifo_input[4].IN1
rmwfifo_data[5] => rmwfifo_input[5].IN1
rmwfifo_data[6] => rmwfifo_input[6].IN1
rmwfifo_data[7] => rmwfifo_input[7].IN1
rmwfifo_data[8] => rmwfifo_input[8].IN1
rmwfifo_data[9] => rmwfifo_input[9].IN1
rmwfifo_data[10] => rmwfifo_input[10].IN1
rmwfifo_data[11] => rmwfifo_input[11].IN1
rmwfifo_data[12] => rmwfifo_input[12].IN1
rmwfifo_data[13] => rmwfifo_input[13].IN1
rmwfifo_data[14] => rmwfifo_input[14].IN1
rmwfifo_data[15] => rmwfifo_input[15].IN1
rmwfifo_data[16] => rmwfifo_input[16].IN1
rmwfifo_data[17] => rmwfifo_input[17].IN1
rmwfifo_data[18] => rmwfifo_input[18].IN1
rmwfifo_data[19] => rmwfifo_input[19].IN1
rmwfifo_data[20] => rmwfifo_input[20].IN1
rmwfifo_data[21] => rmwfifo_input[21].IN1
rmwfifo_data[22] => rmwfifo_input[22].IN1
rmwfifo_data[23] => rmwfifo_input[23].IN1
rmwfifo_data[24] => rmwfifo_input[24].IN1
rmwfifo_data[25] => rmwfifo_input[25].IN1
rmwfifo_data[26] => rmwfifo_input[26].IN1
rmwfifo_data[27] => rmwfifo_input[27].IN1
rmwfifo_data[28] => rmwfifo_input[28].IN1
rmwfifo_data[29] => rmwfifo_input[29].IN1
rmwfifo_data[30] => rmwfifo_input[30].IN1
rmwfifo_data[31] => rmwfifo_input[31].IN1
rmwfifo_data[32] => rmwfifo_input[32].IN1
rmwfifo_data[33] => rmwfifo_input[33].IN1
rmwfifo_data[34] => rmwfifo_input[34].IN1
rmwfifo_data[35] => rmwfifo_input[35].IN1
rmwfifo_data[36] => rmwfifo_input[36].IN1
rmwfifo_data[37] => rmwfifo_input[37].IN1
rmwfifo_data[38] => rmwfifo_input[38].IN1
rmwfifo_data[39] => rmwfifo_input[39].IN1
rmwfifo_data[40] => rmwfifo_input[40].IN1
rmwfifo_data[41] => rmwfifo_input[41].IN1
rmwfifo_data[42] => rmwfifo_input[42].IN1
rmwfifo_data[43] => rmwfifo_input[43].IN1
rmwfifo_data[44] => rmwfifo_input[44].IN1
rmwfifo_data[45] => rmwfifo_input[45].IN1
rmwfifo_data[46] => rmwfifo_input[46].IN1
rmwfifo_data[47] => rmwfifo_input[47].IN1
rmwfifo_data[48] => rmwfifo_input[48].IN1
rmwfifo_data[49] => rmwfifo_input[49].IN1
rmwfifo_data[50] => rmwfifo_input[50].IN1
rmwfifo_data[51] => rmwfifo_input[51].IN1
rmwfifo_data[52] => rmwfifo_input[52].IN1
rmwfifo_data[53] => rmwfifo_input[53].IN1
rmwfifo_data[54] => rmwfifo_input[54].IN1
rmwfifo_data[55] => rmwfifo_input[55].IN1
rmwfifo_data[56] => rmwfifo_input[56].IN1
rmwfifo_data[57] => rmwfifo_input[57].IN1
rmwfifo_data[58] => rmwfifo_input[58].IN1
rmwfifo_data[59] => rmwfifo_input[59].IN1
rmwfifo_data[60] => rmwfifo_input[60].IN1
rmwfifo_data[61] => rmwfifo_input[61].IN1
rmwfifo_data[62] => rmwfifo_input[62].IN1
rmwfifo_data[63] => rmwfifo_input[63].IN1
rmwfifo_ecc_dbe[0] => rmwfifo_input[64].IN1
rmwfifo_ecc_dbe[1] => rmwfifo_input[65].IN1
rmwfifo_ecc_dbe[2] => rmwfifo_input[66].IN1
rmwfifo_ecc_dbe[3] => rmwfifo_input[67].IN1
rmwfifo_ecc_code[0] => rmwfifo_input[68].IN1
rmwfifo_ecc_code[1] => rmwfifo_input[69].IN1
rmwfifo_ecc_code[2] => rmwfifo_input[70].IN1
rmwfifo_ecc_code[3] => rmwfifo_input[71].IN1
rmwfifo_ecc_code[4] => rmwfifo_input[72].IN1
rmwfifo_ecc_code[5] => rmwfifo_input[73].IN1
rmwfifo_ecc_code[6] => rmwfifo_input[74].IN1
rmwfifo_ecc_code[7] => rmwfifo_input[75].IN1
rmwfifo_ecc_code[8] => rmwfifo_input[76].IN1
rmwfifo_ecc_code[9] => rmwfifo_input[77].IN1
rmwfifo_ecc_code[10] => rmwfifo_input[78].IN1
rmwfifo_ecc_code[11] => rmwfifo_input[79].IN1
rmwfifo_ecc_code[12] => rmwfifo_input[80].IN1
rmwfifo_ecc_code[13] => rmwfifo_input[81].IN1
rmwfifo_ecc_code[14] => rmwfifo_input[82].IN1
rmwfifo_ecc_code[15] => rmwfifo_input[83].IN1
rmwfifo_ecc_code[16] => rmwfifo_input[84].IN1
rmwfifo_ecc_code[17] => rmwfifo_input[85].IN1
rmwfifo_ecc_code[18] => rmwfifo_input[86].IN1
rmwfifo_ecc_code[19] => rmwfifo_input[87].IN1
rmwfifo_ecc_code[20] => rmwfifo_input[88].IN1
rmwfifo_ecc_code[21] => rmwfifo_input[89].IN1
rmwfifo_ecc_code[22] => rmwfifo_input[90].IN1
rmwfifo_ecc_code[23] => rmwfifo_input[91].IN1
rmwfifo_ecc_code[24] => rmwfifo_input[92].IN1
rmwfifo_ecc_code[25] => rmwfifo_input[93].IN1
rmwfifo_ecc_code[26] => rmwfifo_input[94].IN1
rmwfifo_ecc_code[27] => rmwfifo_input[95].IN1
rmwfifo_ecc_code[28] => rmwfifo_input[96].IN1
rmwfifo_ecc_code[29] => rmwfifo_input[97].IN1
rmwfifo_ecc_code[30] => rmwfifo_input[98].IN1
rmwfifo_ecc_code[31] => rmwfifo_input[99].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list_v[8].PRESET
ctl_reset_n => list_v[9].PRESET
ctl_reset_n => list_v[10].PRESET
ctl_reset_n => list_v[11].PRESET
ctl_reset_n => list_v[12].PRESET
ctl_reset_n => list_v[13].PRESET
ctl_reset_n => list_v[14].PRESET
ctl_reset_n => list_v[15].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].PRESET
ctl_reset_n => list[9][0].PRESET
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].PRESET
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].PRESET
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].PRESET
ctl_reset_n => list[11][0].PRESET
ctl_reset_n => list[11][1].PRESET
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].PRESET
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].PRESET
ctl_reset_n => list[12][3].PRESET
ctl_reset_n => list[13][0].PRESET
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].PRESET
ctl_reset_n => list[13][3].PRESET
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].PRESET
ctl_reset_n => list[14][2].PRESET
ctl_reset_n => list[14][3].PRESET
ctl_reset_n => list[15][0].PRESET
ctl_reset_n => list[15][1].PRESET
ctl_reset_n => list[15][2].PRESET
ctl_reset_n => list[15][3].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list_v[8].ACLR
ctl_reset_n => list_v[9].ACLR
ctl_reset_n => list_v[10].ACLR
ctl_reset_n => list_v[11].ACLR
ctl_reset_n => list_v[12].ACLR
ctl_reset_n => list_v[13].ACLR
ctl_reset_n => list_v[14].ACLR
ctl_reset_n => list_v[15].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].ACLR
ctl_reset_n => list[9][0].ACLR
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].ACLR
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].ACLR
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].ACLR
ctl_reset_n => list[11][0].ACLR
ctl_reset_n => list[11][1].ACLR
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].ACLR
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].ACLR
ctl_reset_n => list[12][3].ACLR
ctl_reset_n => list[13][0].ACLR
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].ACLR
ctl_reset_n => list[13][3].ACLR
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].ACLR
ctl_reset_n => list[14][2].ACLR
ctl_reset_n => list[14][3].ACLR
ctl_reset_n => list[15][0].ACLR
ctl_reset_n => list[15][1].ACLR
ctl_reset_n => list[15][2].ACLR
ctl_reset_n => list[15][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_clk => burst_counter[3].CLK
ctl_clk => burst_counter[4].CLK
ctl_clk => burst_counter[5].CLK
ctl_clk => burst_counter[6].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => burst_counter[3].ACLR
ctl_reset_n => burst_counter[4].ACLR
ctl_reset_n => burst_counter[5].ACLR
ctl_reset_n => burst_counter[6].ACLR
burst_ready => burst_accepted.IN0
burst_valid => burst_accepted.IN1
burst_pending_burstcount[0] <= burst_counter[0].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[1] <= burst_counter[1].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[2] <= burst_counter[2].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[3] <= burst_counter[3].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[4] <= burst_counter[4].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[5] <= burst_counter[5].DB_MAX_OUTPUT_PORT_TYPE
burst_pending_burstcount[6] <= burst_counter[6].DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[0] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[1] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[2] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[3] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[4] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[5] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_next_pending_burstcount[6] <= burst_counter_next.DB_MAX_OUTPUT_PORT_TYPE
burst_consumed_valid => always0.IN1
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_consumed_valid => burst_counter_next.OUTPUTSELECT
burst_counsumed_burstcount[0] => Add2.IN7
burst_counsumed_burstcount[0] => Add0.IN16
burst_counsumed_burstcount[1] => Add2.IN6
burst_counsumed_burstcount[1] => Add0.IN15
burst_counsumed_burstcount[2] => Add2.IN5
burst_counsumed_burstcount[2] => Add0.IN14


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => Add35.IN12
cfg_burst_length[3] => Add35.IN11
cfg_burst_length[4] => Add35.IN10
cfg_enable_ecc => cfg_enable_partial_be_notification.IN0
cfg_enable_auto_corr => cfg_enable_partial_be_notification.IN1
cfg_enable_no_dm => cfg_enable_partial_be_notification.IN1
update_cmd_if_ready <= update_cmd_if_address_blocked.DB_MAX_OUTPUT_PORT_TYPE
update_cmd_if_valid => update_cmd_if_accepted.IN1
update_cmd_if_data_id[0] => Equal1.IN31
update_cmd_if_data_id[0] => Equal3.IN0
update_cmd_if_data_id[0] => Equal5.IN31
update_cmd_if_data_id[0] => Equal7.IN1
update_cmd_if_data_id[0] => Equal9.IN31
update_cmd_if_data_id[0] => Equal11.IN1
update_cmd_if_data_id[0] => Equal13.IN31
update_cmd_if_data_id[0] => Equal15.IN2
update_cmd_if_data_id[0] => Equal17.IN31
update_cmd_if_data_id[0] => Equal19.IN1
update_cmd_if_data_id[0] => Equal21.IN31
update_cmd_if_data_id[0] => Equal23.IN2
update_cmd_if_data_id[0] => Equal25.IN31
update_cmd_if_data_id[0] => Equal27.IN2
update_cmd_if_data_id[0] => Equal29.IN31
update_cmd_if_data_id[0] => Equal31.IN3
update_cmd_if_data_id[1] => Equal1.IN30
update_cmd_if_data_id[1] => Equal3.IN31
update_cmd_if_data_id[1] => Equal5.IN0
update_cmd_if_data_id[1] => Equal7.IN0
update_cmd_if_data_id[1] => Equal9.IN30
update_cmd_if_data_id[1] => Equal11.IN31
update_cmd_if_data_id[1] => Equal13.IN1
update_cmd_if_data_id[1] => Equal15.IN1
update_cmd_if_data_id[1] => Equal17.IN30
update_cmd_if_data_id[1] => Equal19.IN31
update_cmd_if_data_id[1] => Equal21.IN1
update_cmd_if_data_id[1] => Equal23.IN1
update_cmd_if_data_id[1] => Equal25.IN30
update_cmd_if_data_id[1] => Equal27.IN31
update_cmd_if_data_id[1] => Equal29.IN2
update_cmd_if_data_id[1] => Equal31.IN2
update_cmd_if_data_id[2] => Equal1.IN29
update_cmd_if_data_id[2] => Equal3.IN30
update_cmd_if_data_id[2] => Equal5.IN30
update_cmd_if_data_id[2] => Equal7.IN31
update_cmd_if_data_id[2] => Equal9.IN0
update_cmd_if_data_id[2] => Equal11.IN0
update_cmd_if_data_id[2] => Equal13.IN0
update_cmd_if_data_id[2] => Equal15.IN0
update_cmd_if_data_id[2] => Equal17.IN29
update_cmd_if_data_id[2] => Equal19.IN30
update_cmd_if_data_id[2] => Equal21.IN30
update_cmd_if_data_id[2] => Equal23.IN31
update_cmd_if_data_id[2] => Equal25.IN1
update_cmd_if_data_id[2] => Equal27.IN1
update_cmd_if_data_id[2] => Equal29.IN1
update_cmd_if_data_id[2] => Equal31.IN1
update_cmd_if_data_id[3] => Equal1.IN28
update_cmd_if_data_id[3] => Equal3.IN29
update_cmd_if_data_id[3] => Equal5.IN29
update_cmd_if_data_id[3] => Equal7.IN30
update_cmd_if_data_id[3] => Equal9.IN29
update_cmd_if_data_id[3] => Equal11.IN30
update_cmd_if_data_id[3] => Equal13.IN30
update_cmd_if_data_id[3] => Equal15.IN31
update_cmd_if_data_id[3] => Equal17.IN0
update_cmd_if_data_id[3] => Equal19.IN0
update_cmd_if_data_id[3] => Equal21.IN0
update_cmd_if_data_id[3] => Equal23.IN0
update_cmd_if_data_id[3] => Equal25.IN0
update_cmd_if_data_id[3] => Equal27.IN0
update_cmd_if_data_id[3] => Equal29.IN0
update_cmd_if_data_id[3] => Equal31.IN0
update_cmd_if_burstcount[0] => burstcount_list_write_data[0].IN1
update_cmd_if_burstcount[1] => burstcount_list_write_data[1].IN1
update_cmd_if_burstcount[2] => burstcount_list_write_data[2].IN1
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[0][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[1][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[2][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[3][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[4][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[5][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[6][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[7][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[8][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[9][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[10][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[11][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[12][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[13][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[14][0].DATAIN
update_cmd_if_tbp_id[0] => dataid_array_tbp_id[15][0].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[0][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[1][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[2][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[3][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[4][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[5][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[6][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[7][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[8][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[9][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[10][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[11][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[12][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[13][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[14][1].DATAIN
update_cmd_if_tbp_id[1] => dataid_array_tbp_id[15][1].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[0][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[1][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[2][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[3][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[4][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[5][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[6][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[7][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[8][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[9][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[10][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[11][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[12][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[13][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[14][2].DATAIN
update_cmd_if_tbp_id[2] => dataid_array_tbp_id[15][2].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[0][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[1][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[2][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[3][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[4][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[5][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[6][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[7][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[8][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[9][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[10][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[11][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[12][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[13][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[14][3].DATAIN
update_cmd_if_tbp_id[3] => dataid_array_tbp_id[15][3].DATAIN
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => update_data_if_burstcount_greatereq.IN0
update_data_if_valid => notify_tbp_data_partial_be.IN1
update_data_if_valid => always67.IN0
update_data_if_valid => always67.IN0
update_data_if_valid => update_data_bc_gt_update_cmd_unnotified_bc.IN1
update_data_if_data_id[0] => ~NO_FANOUT~
update_data_if_data_id[1] => ~NO_FANOUT~
update_data_if_data_id[2] => ~NO_FANOUT~
update_data_if_data_id[3] => ~NO_FANOUT~
update_data_if_data_id_vector[0] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[1] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[2] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[3] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[4] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[5] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[6] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[7] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[8] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[9] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[10] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[11] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[12] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[13] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[14] => update_data_if_burstcount_greatereq.IN1
update_data_if_data_id_vector[15] => update_data_if_burstcount_greatereq.IN1
update_data_if_burstcount[0] => LessThan0.IN11
update_data_if_burstcount[0] => Equal0.IN10
update_data_if_burstcount[0] => LessThan66.IN7
update_data_if_burstcount[1] => LessThan0.IN10
update_data_if_burstcount[1] => Equal0.IN9
update_data_if_burstcount[1] => LessThan66.IN6
update_data_if_burstcount[2] => LessThan0.IN9
update_data_if_burstcount[2] => Equal0.IN8
update_data_if_burstcount[2] => LessThan66.IN5
update_data_if_burstcount[3] => LessThan0.IN8
update_data_if_burstcount[3] => LessThan66.IN4
update_data_if_burstcount[3] => Equal0.IN3
update_data_if_burstcount[4] => LessThan0.IN7
update_data_if_burstcount[4] => LessThan66.IN3
update_data_if_burstcount[4] => Equal0.IN2
update_data_if_burstcount[5] => LessThan0.IN6
update_data_if_burstcount[5] => LessThan66.IN2
update_data_if_burstcount[5] => Equal0.IN1
update_data_if_burstcount[6] => LessThan0.IN5
update_data_if_burstcount[6] => LessThan66.IN1
update_data_if_burstcount[6] => Equal0.IN0
update_data_if_next_burstcount[0] => ~NO_FANOUT~
update_data_if_next_burstcount[1] => ~NO_FANOUT~
update_data_if_next_burstcount[2] => ~NO_FANOUT~
update_data_if_next_burstcount[3] => ~NO_FANOUT~
update_data_if_next_burstcount[4] => ~NO_FANOUT~
update_data_if_next_burstcount[5] => ~NO_FANOUT~
update_data_if_next_burstcount[6] => ~NO_FANOUT~
notify_data_if_valid <= burstcount_list_read.DB_MAX_OUTPUT_PORT_TYPE
notify_data_if_burstcount[0] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[1] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_data_if_burstcount[2] <= alt_mem_ddrx_list:burstcount_list.list_get_entry_id
notify_tbp_data_ready[0] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[1] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[2] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_ready[3] <= mux_tbp_data_ready.DB_MAX_OUTPUT_PORT_TYPE
notify_tbp_data_partial_be <= notify_tbp_data_partial_be.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_ready <= write_data_if_ready.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_valid => write_data_if_accepted.IN1
write_data_if_accepted <= write_data_if_accepted.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[0] <= write_data_if_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[1] <= write_data_if_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[2] <= write_data_if_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[3] <= write_data_if_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[4] <= write_data_if_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_address[5] <= write_data_if_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_if_partial_be => partial_be_detected.IN1
write_data_if_allzeros_be => ~NO_FANOUT~
read_data_if_valid[0] => read_data_if_datavalid[0]~reg0.DATAIN
read_data_if_data_id[0] => ~NO_FANOUT~
read_data_if_data_id[1] => ~NO_FANOUT~
read_data_if_data_id[2] => ~NO_FANOUT~
read_data_if_data_id[3] => ~NO_FANOUT~
read_data_if_data_id_vector[0] => ~NO_FANOUT~
read_data_if_data_id_vector[1] => ~NO_FANOUT~
read_data_if_data_id_vector[2] => ~NO_FANOUT~
read_data_if_data_id_vector[3] => ~NO_FANOUT~
read_data_if_data_id_vector[4] => ~NO_FANOUT~
read_data_if_data_id_vector[5] => ~NO_FANOUT~
read_data_if_data_id_vector[6] => ~NO_FANOUT~
read_data_if_data_id_vector[7] => ~NO_FANOUT~
read_data_if_data_id_vector[8] => ~NO_FANOUT~
read_data_if_data_id_vector[9] => ~NO_FANOUT~
read_data_if_data_id_vector[10] => ~NO_FANOUT~
read_data_if_data_id_vector[11] => ~NO_FANOUT~
read_data_if_data_id_vector[12] => ~NO_FANOUT~
read_data_if_data_id_vector[13] => ~NO_FANOUT~
read_data_if_data_id_vector[14] => ~NO_FANOUT~
read_data_if_data_id_vector[15] => ~NO_FANOUT~
read_data_if_valid_first => always3.IN0
read_data_if_valid_first => always5.IN0
read_data_if_valid_first => always7.IN0
read_data_if_valid_first => always9.IN0
read_data_if_valid_first => always11.IN0
read_data_if_valid_first => always13.IN0
read_data_if_valid_first => always15.IN0
read_data_if_valid_first => always17.IN0
read_data_if_valid_first => always19.IN0
read_data_if_valid_first => always21.IN0
read_data_if_valid_first => always23.IN0
read_data_if_valid_first => always25.IN0
read_data_if_valid_first => always27.IN0
read_data_if_valid_first => always29.IN0
read_data_if_valid_first => always31.IN0
read_data_if_valid_first => always33.IN0
read_data_if_data_id_first[0] => ~NO_FANOUT~
read_data_if_data_id_first[1] => ~NO_FANOUT~
read_data_if_data_id_first[2] => ~NO_FANOUT~
read_data_if_data_id_first[3] => ~NO_FANOUT~
read_data_if_data_id_vector_first[0] => always3.IN1
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][5].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][4].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][3].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][2].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][1].OUTPUTSELECT
read_data_if_data_id_vector_first[0] => mux_read_data_if_address[0][0].OUTPUTSELECT
read_data_if_data_id_vector_first[1] => always5.IN1
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[1] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => always7.IN1
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[2] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => always9.IN1
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[3] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => always11.IN1
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[4] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => always13.IN1
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[5] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => always15.IN1
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[6] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => always17.IN1
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[7] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => always19.IN1
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[8] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => always21.IN1
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[9] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => always23.IN1
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[10] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => always25.IN1
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[11] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => always27.IN1
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[12] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => always29.IN1
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[13] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => always31.IN1
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[14] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => always33.IN1
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_data_id_vector_first[15] => mux_read_data_if_address.OUTPUTSELECT
read_data_if_valid_first_vector[0] => ~NO_FANOUT~
read_data_if_valid_last => always65.IN1
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter.OUTPUTSELECT
read_data_if_valid_last => buffer_valid_counter_full.OUTPUTSELECT
read_data_if_data_id_last[0] => ~NO_FANOUT~
read_data_if_data_id_last[1] => ~NO_FANOUT~
read_data_if_data_id_last[2] => ~NO_FANOUT~
read_data_if_data_id_last[3] => ~NO_FANOUT~
read_data_if_data_id_vector_last[0] => ~NO_FANOUT~
read_data_if_data_id_vector_last[1] => ~NO_FANOUT~
read_data_if_data_id_vector_last[2] => ~NO_FANOUT~
read_data_if_data_id_vector_last[3] => ~NO_FANOUT~
read_data_if_data_id_vector_last[4] => ~NO_FANOUT~
read_data_if_data_id_vector_last[5] => ~NO_FANOUT~
read_data_if_data_id_vector_last[6] => ~NO_FANOUT~
read_data_if_data_id_vector_last[7] => ~NO_FANOUT~
read_data_if_data_id_vector_last[8] => ~NO_FANOUT~
read_data_if_data_id_vector_last[9] => ~NO_FANOUT~
read_data_if_data_id_vector_last[10] => ~NO_FANOUT~
read_data_if_data_id_vector_last[11] => ~NO_FANOUT~
read_data_if_data_id_vector_last[12] => ~NO_FANOUT~
read_data_if_data_id_vector_last[13] => ~NO_FANOUT~
read_data_if_data_id_vector_last[14] => ~NO_FANOUT~
read_data_if_data_id_vector_last[15] => ~NO_FANOUT~
read_data_if_address[0] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[1] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[2] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[3] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[4] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_address[5] <= mux_read_data_if_address.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_datavalid[0] <= read_data_if_datavalid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data_if_done <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list_v[8].ACLR
ctl_reset_n => list_v[9].ACLR
ctl_reset_n => list_v[10].ACLR
ctl_reset_n => list_v[11].ACLR
ctl_reset_n => list_v[12].ACLR
ctl_reset_n => list_v[13].ACLR
ctl_reset_n => list_v[14].ACLR
ctl_reset_n => list_v[15].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[9][0].ACLR
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].ACLR
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[11][0].ACLR
ctl_reset_n => list[11][1].ACLR
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].ACLR
ctl_reset_n => list[13][0].ACLR
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].ACLR
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].ACLR
ctl_reset_n => list[14][2].ACLR
ctl_reset_n => list[15][0].ACLR
ctl_reset_n => list[15][1].ACLR
ctl_reset_n => list[15][2].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal8.IN63
list_put_entry_id[0] => Equal9.IN63
list_put_entry_id[0] => Equal10.IN63
list_put_entry_id[0] => Equal11.IN63
list_put_entry_id[0] => Equal12.IN63
list_put_entry_id[0] => Equal13.IN63
list_put_entry_id[0] => Equal14.IN63
list_put_entry_id[0] => Equal15.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal8.IN62
list_put_entry_id[1] => Equal9.IN62
list_put_entry_id[1] => Equal10.IN62
list_put_entry_id[1] => Equal11.IN62
list_put_entry_id[1] => Equal12.IN62
list_put_entry_id[1] => Equal13.IN62
list_put_entry_id[1] => Equal14.IN62
list_put_entry_id[1] => Equal15.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal8.IN61
list_put_entry_id[2] => Equal9.IN61
list_put_entry_id[2] => Equal10.IN61
list_put_entry_id[2] => Equal11.IN61
list_put_entry_id[2] => Equal12.IN61
list_put_entry_id[2] => Equal13.IN61
list_put_entry_id[2] => Equal14.IN61
list_put_entry_id[2] => Equal15.IN61


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_fsr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fsr1:auto_generated.data_a[0]
data_a[1] => altsyncram_fsr1:auto_generated.data_a[1]
data_a[2] => altsyncram_fsr1:auto_generated.data_a[2]
data_a[3] => altsyncram_fsr1:auto_generated.data_a[3]
data_a[4] => altsyncram_fsr1:auto_generated.data_a[4]
data_a[5] => altsyncram_fsr1:auto_generated.data_a[5]
data_a[6] => altsyncram_fsr1:auto_generated.data_a[6]
data_a[7] => altsyncram_fsr1:auto_generated.data_a[7]
data_a[8] => altsyncram_fsr1:auto_generated.data_a[8]
data_a[9] => altsyncram_fsr1:auto_generated.data_a[9]
data_a[10] => altsyncram_fsr1:auto_generated.data_a[10]
data_a[11] => altsyncram_fsr1:auto_generated.data_a[11]
data_a[12] => altsyncram_fsr1:auto_generated.data_a[12]
data_a[13] => altsyncram_fsr1:auto_generated.data_a[13]
data_a[14] => altsyncram_fsr1:auto_generated.data_a[14]
data_a[15] => altsyncram_fsr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_fsr1:auto_generated.address_a[0]
address_a[1] => altsyncram_fsr1:auto_generated.address_a[1]
address_a[2] => altsyncram_fsr1:auto_generated.address_a[2]
address_a[3] => altsyncram_fsr1:auto_generated.address_a[3]
address_a[4] => altsyncram_fsr1:auto_generated.address_a[4]
address_a[5] => altsyncram_fsr1:auto_generated.address_a[5]
address_b[0] => altsyncram_fsr1:auto_generated.address_b[0]
address_b[1] => altsyncram_fsr1:auto_generated.address_b[1]
address_b[2] => altsyncram_fsr1:auto_generated.address_b[2]
address_b[3] => altsyncram_fsr1:auto_generated.address_b[3]
address_b[4] => altsyncram_fsr1:auto_generated.address_b[4]
address_b[5] => altsyncram_fsr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fsr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_fsr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_fsr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_fsr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_fsr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_fsr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_fsr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_fsr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_fsr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_fsr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_fsr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_fsr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_fsr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_fsr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_fsr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_fsr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_fsr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_5pr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5pr1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_5pr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pr1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pr1:auto_generated.address_a[5]
address_b[0] => altsyncram_5pr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5pr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5pr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5pr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5pr1:auto_generated.address_b[4]
address_b[5] => altsyncram_5pr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_5pr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pr1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_fsr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fsr1:auto_generated.data_a[0]
data_a[1] => altsyncram_fsr1:auto_generated.data_a[1]
data_a[2] => altsyncram_fsr1:auto_generated.data_a[2]
data_a[3] => altsyncram_fsr1:auto_generated.data_a[3]
data_a[4] => altsyncram_fsr1:auto_generated.data_a[4]
data_a[5] => altsyncram_fsr1:auto_generated.data_a[5]
data_a[6] => altsyncram_fsr1:auto_generated.data_a[6]
data_a[7] => altsyncram_fsr1:auto_generated.data_a[7]
data_a[8] => altsyncram_fsr1:auto_generated.data_a[8]
data_a[9] => altsyncram_fsr1:auto_generated.data_a[9]
data_a[10] => altsyncram_fsr1:auto_generated.data_a[10]
data_a[11] => altsyncram_fsr1:auto_generated.data_a[11]
data_a[12] => altsyncram_fsr1:auto_generated.data_a[12]
data_a[13] => altsyncram_fsr1:auto_generated.data_a[13]
data_a[14] => altsyncram_fsr1:auto_generated.data_a[14]
data_a[15] => altsyncram_fsr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_fsr1:auto_generated.address_a[0]
address_a[1] => altsyncram_fsr1:auto_generated.address_a[1]
address_a[2] => altsyncram_fsr1:auto_generated.address_a[2]
address_a[3] => altsyncram_fsr1:auto_generated.address_a[3]
address_a[4] => altsyncram_fsr1:auto_generated.address_a[4]
address_a[5] => altsyncram_fsr1:auto_generated.address_a[5]
address_b[0] => altsyncram_fsr1:auto_generated.address_b[0]
address_b[1] => altsyncram_fsr1:auto_generated.address_b[1]
address_b[2] => altsyncram_fsr1:auto_generated.address_b[2]
address_b[3] => altsyncram_fsr1:auto_generated.address_b[3]
address_b[4] => altsyncram_fsr1:auto_generated.address_b[4]
address_b[5] => altsyncram_fsr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fsr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_fsr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_fsr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_fsr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_fsr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_fsr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_fsr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_fsr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_fsr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_fsr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_fsr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_fsr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_fsr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_fsr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_fsr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_fsr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_fsr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_5pr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5pr1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_5pr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pr1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pr1:auto_generated.address_a[5]
address_b[0] => altsyncram_5pr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5pr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5pr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5pr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5pr1:auto_generated.address_b[4]
address_b[5] => altsyncram_5pr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_5pr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pr1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_fsr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fsr1:auto_generated.data_a[0]
data_a[1] => altsyncram_fsr1:auto_generated.data_a[1]
data_a[2] => altsyncram_fsr1:auto_generated.data_a[2]
data_a[3] => altsyncram_fsr1:auto_generated.data_a[3]
data_a[4] => altsyncram_fsr1:auto_generated.data_a[4]
data_a[5] => altsyncram_fsr1:auto_generated.data_a[5]
data_a[6] => altsyncram_fsr1:auto_generated.data_a[6]
data_a[7] => altsyncram_fsr1:auto_generated.data_a[7]
data_a[8] => altsyncram_fsr1:auto_generated.data_a[8]
data_a[9] => altsyncram_fsr1:auto_generated.data_a[9]
data_a[10] => altsyncram_fsr1:auto_generated.data_a[10]
data_a[11] => altsyncram_fsr1:auto_generated.data_a[11]
data_a[12] => altsyncram_fsr1:auto_generated.data_a[12]
data_a[13] => altsyncram_fsr1:auto_generated.data_a[13]
data_a[14] => altsyncram_fsr1:auto_generated.data_a[14]
data_a[15] => altsyncram_fsr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_fsr1:auto_generated.address_a[0]
address_a[1] => altsyncram_fsr1:auto_generated.address_a[1]
address_a[2] => altsyncram_fsr1:auto_generated.address_a[2]
address_a[3] => altsyncram_fsr1:auto_generated.address_a[3]
address_a[4] => altsyncram_fsr1:auto_generated.address_a[4]
address_a[5] => altsyncram_fsr1:auto_generated.address_a[5]
address_b[0] => altsyncram_fsr1:auto_generated.address_b[0]
address_b[1] => altsyncram_fsr1:auto_generated.address_b[1]
address_b[2] => altsyncram_fsr1:auto_generated.address_b[2]
address_b[3] => altsyncram_fsr1:auto_generated.address_b[3]
address_b[4] => altsyncram_fsr1:auto_generated.address_b[4]
address_b[5] => altsyncram_fsr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fsr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_fsr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_fsr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_fsr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_fsr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_fsr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_fsr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_fsr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_fsr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_fsr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_fsr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_fsr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_fsr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_fsr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_fsr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_fsr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_fsr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_5pr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5pr1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_5pr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pr1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pr1:auto_generated.address_a[5]
address_b[0] => altsyncram_5pr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5pr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5pr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5pr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5pr1:auto_generated.address_b[4]
address_b[5] => altsyncram_5pr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_5pr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pr1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
wren_a => altsyncram_fsr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fsr1:auto_generated.data_a[0]
data_a[1] => altsyncram_fsr1:auto_generated.data_a[1]
data_a[2] => altsyncram_fsr1:auto_generated.data_a[2]
data_a[3] => altsyncram_fsr1:auto_generated.data_a[3]
data_a[4] => altsyncram_fsr1:auto_generated.data_a[4]
data_a[5] => altsyncram_fsr1:auto_generated.data_a[5]
data_a[6] => altsyncram_fsr1:auto_generated.data_a[6]
data_a[7] => altsyncram_fsr1:auto_generated.data_a[7]
data_a[8] => altsyncram_fsr1:auto_generated.data_a[8]
data_a[9] => altsyncram_fsr1:auto_generated.data_a[9]
data_a[10] => altsyncram_fsr1:auto_generated.data_a[10]
data_a[11] => altsyncram_fsr1:auto_generated.data_a[11]
data_a[12] => altsyncram_fsr1:auto_generated.data_a[12]
data_a[13] => altsyncram_fsr1:auto_generated.data_a[13]
data_a[14] => altsyncram_fsr1:auto_generated.data_a[14]
data_a[15] => altsyncram_fsr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_fsr1:auto_generated.address_a[0]
address_a[1] => altsyncram_fsr1:auto_generated.address_a[1]
address_a[2] => altsyncram_fsr1:auto_generated.address_a[2]
address_a[3] => altsyncram_fsr1:auto_generated.address_a[3]
address_a[4] => altsyncram_fsr1:auto_generated.address_a[4]
address_a[5] => altsyncram_fsr1:auto_generated.address_a[5]
address_b[0] => altsyncram_fsr1:auto_generated.address_b[0]
address_b[1] => altsyncram_fsr1:auto_generated.address_b[1]
address_b[2] => altsyncram_fsr1:auto_generated.address_b[2]
address_b[3] => altsyncram_fsr1:auto_generated.address_b[3]
address_b[4] => altsyncram_fsr1:auto_generated.address_b[4]
address_b[5] => altsyncram_fsr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fsr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_fsr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_fsr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_fsr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_fsr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_fsr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_fsr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_fsr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_fsr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_fsr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_fsr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_fsr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_fsr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_fsr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_fsr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_fsr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_fsr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
wren_a => altsyncram_5pr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5pr1:auto_generated.data_a[0]
data_a[1] => altsyncram_5pr1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_5pr1:auto_generated.address_a[0]
address_a[1] => altsyncram_5pr1:auto_generated.address_a[1]
address_a[2] => altsyncram_5pr1:auto_generated.address_a[2]
address_a[3] => altsyncram_5pr1:auto_generated.address_a[3]
address_a[4] => altsyncram_5pr1:auto_generated.address_a[4]
address_a[5] => altsyncram_5pr1:auto_generated.address_a[5]
address_b[0] => altsyncram_5pr1:auto_generated.address_b[0]
address_b[1] => altsyncram_5pr1:auto_generated.address_b[1]
address_b[2] => altsyncram_5pr1:auto_generated.address_b[2]
address_b[3] => altsyncram_5pr1:auto_generated.address_b[3]
address_b[4] => altsyncram_5pr1:auto_generated.address_b[4]
address_b[5] => altsyncram_5pr1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5pr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_5pr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5pr1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[46] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[47] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[48] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[49] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[50] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[51] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[52] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[53] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[54] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[55] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[56] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[57] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[58] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[59] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[60] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[61] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[62] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[63] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[64] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[65] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[66] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[67] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[68] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[69] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[70] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[71] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[72] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[73] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[74] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[75] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[76] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[77] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[78] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[79] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[80] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[81] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[82] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[83] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[84] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[85] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[86] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[87] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[88] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[89] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[90] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[91] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[92] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[93] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[94] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[95] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[96] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[97] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[98] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[99] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1
put_data[46] => put_data[46].IN1
put_data[47] => put_data[47].IN1
put_data[48] => put_data[48].IN1
put_data[49] => put_data[49].IN1
put_data[50] => put_data[50].IN1
put_data[51] => put_data[51].IN1
put_data[52] => put_data[52].IN1
put_data[53] => put_data[53].IN1
put_data[54] => put_data[54].IN1
put_data[55] => put_data[55].IN1
put_data[56] => put_data[56].IN1
put_data[57] => put_data[57].IN1
put_data[58] => put_data[58].IN1
put_data[59] => put_data[59].IN1
put_data[60] => put_data[60].IN1
put_data[61] => put_data[61].IN1
put_data[62] => put_data[62].IN1
put_data[63] => put_data[63].IN1
put_data[64] => put_data[64].IN1
put_data[65] => put_data[65].IN1
put_data[66] => put_data[66].IN1
put_data[67] => put_data[67].IN1
put_data[68] => put_data[68].IN1
put_data[69] => put_data[69].IN1
put_data[70] => put_data[70].IN1
put_data[71] => put_data[71].IN1
put_data[72] => put_data[72].IN1
put_data[73] => put_data[73].IN1
put_data[74] => put_data[74].IN1
put_data[75] => put_data[75].IN1
put_data[76] => put_data[76].IN1
put_data[77] => put_data[77].IN1
put_data[78] => put_data[78].IN1
put_data[79] => put_data[79].IN1
put_data[80] => put_data[80].IN1
put_data[81] => put_data[81].IN1
put_data[82] => put_data[82].IN1
put_data[83] => put_data[83].IN1
put_data[84] => put_data[84].IN1
put_data[85] => put_data[85].IN1
put_data[86] => put_data[86].IN1
put_data[87] => put_data[87].IN1
put_data[88] => put_data[88].IN1
put_data[89] => put_data[89].IN1
put_data[90] => put_data[90].IN1
put_data[91] => put_data[91].IN1
put_data[92] => put_data[92].IN1
put_data[93] => put_data[93].IN1
put_data[94] => put_data[94].IN1
put_data[95] => put_data[95].IN1
put_data[96] => put_data[96].IN1
put_data[97] => put_data[97].IN1
put_data[98] => put_data[98].IN1
put_data[99] => put_data[99].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_sfa1:auto_generated.data[0]
data[1] => scfifo_sfa1:auto_generated.data[1]
data[2] => scfifo_sfa1:auto_generated.data[2]
data[3] => scfifo_sfa1:auto_generated.data[3]
data[4] => scfifo_sfa1:auto_generated.data[4]
data[5] => scfifo_sfa1:auto_generated.data[5]
data[6] => scfifo_sfa1:auto_generated.data[6]
data[7] => scfifo_sfa1:auto_generated.data[7]
data[8] => scfifo_sfa1:auto_generated.data[8]
data[9] => scfifo_sfa1:auto_generated.data[9]
data[10] => scfifo_sfa1:auto_generated.data[10]
data[11] => scfifo_sfa1:auto_generated.data[11]
data[12] => scfifo_sfa1:auto_generated.data[12]
data[13] => scfifo_sfa1:auto_generated.data[13]
data[14] => scfifo_sfa1:auto_generated.data[14]
data[15] => scfifo_sfa1:auto_generated.data[15]
data[16] => scfifo_sfa1:auto_generated.data[16]
data[17] => scfifo_sfa1:auto_generated.data[17]
data[18] => scfifo_sfa1:auto_generated.data[18]
data[19] => scfifo_sfa1:auto_generated.data[19]
data[20] => scfifo_sfa1:auto_generated.data[20]
data[21] => scfifo_sfa1:auto_generated.data[21]
data[22] => scfifo_sfa1:auto_generated.data[22]
data[23] => scfifo_sfa1:auto_generated.data[23]
data[24] => scfifo_sfa1:auto_generated.data[24]
data[25] => scfifo_sfa1:auto_generated.data[25]
data[26] => scfifo_sfa1:auto_generated.data[26]
data[27] => scfifo_sfa1:auto_generated.data[27]
data[28] => scfifo_sfa1:auto_generated.data[28]
data[29] => scfifo_sfa1:auto_generated.data[29]
data[30] => scfifo_sfa1:auto_generated.data[30]
data[31] => scfifo_sfa1:auto_generated.data[31]
data[32] => scfifo_sfa1:auto_generated.data[32]
data[33] => scfifo_sfa1:auto_generated.data[33]
data[34] => scfifo_sfa1:auto_generated.data[34]
data[35] => scfifo_sfa1:auto_generated.data[35]
data[36] => scfifo_sfa1:auto_generated.data[36]
data[37] => scfifo_sfa1:auto_generated.data[37]
data[38] => scfifo_sfa1:auto_generated.data[38]
data[39] => scfifo_sfa1:auto_generated.data[39]
data[40] => scfifo_sfa1:auto_generated.data[40]
data[41] => scfifo_sfa1:auto_generated.data[41]
data[42] => scfifo_sfa1:auto_generated.data[42]
data[43] => scfifo_sfa1:auto_generated.data[43]
data[44] => scfifo_sfa1:auto_generated.data[44]
data[45] => scfifo_sfa1:auto_generated.data[45]
data[46] => scfifo_sfa1:auto_generated.data[46]
data[47] => scfifo_sfa1:auto_generated.data[47]
data[48] => scfifo_sfa1:auto_generated.data[48]
data[49] => scfifo_sfa1:auto_generated.data[49]
data[50] => scfifo_sfa1:auto_generated.data[50]
data[51] => scfifo_sfa1:auto_generated.data[51]
data[52] => scfifo_sfa1:auto_generated.data[52]
data[53] => scfifo_sfa1:auto_generated.data[53]
data[54] => scfifo_sfa1:auto_generated.data[54]
data[55] => scfifo_sfa1:auto_generated.data[55]
data[56] => scfifo_sfa1:auto_generated.data[56]
data[57] => scfifo_sfa1:auto_generated.data[57]
data[58] => scfifo_sfa1:auto_generated.data[58]
data[59] => scfifo_sfa1:auto_generated.data[59]
data[60] => scfifo_sfa1:auto_generated.data[60]
data[61] => scfifo_sfa1:auto_generated.data[61]
data[62] => scfifo_sfa1:auto_generated.data[62]
data[63] => scfifo_sfa1:auto_generated.data[63]
data[64] => scfifo_sfa1:auto_generated.data[64]
data[65] => scfifo_sfa1:auto_generated.data[65]
data[66] => scfifo_sfa1:auto_generated.data[66]
data[67] => scfifo_sfa1:auto_generated.data[67]
data[68] => scfifo_sfa1:auto_generated.data[68]
data[69] => scfifo_sfa1:auto_generated.data[69]
data[70] => scfifo_sfa1:auto_generated.data[70]
data[71] => scfifo_sfa1:auto_generated.data[71]
data[72] => scfifo_sfa1:auto_generated.data[72]
data[73] => scfifo_sfa1:auto_generated.data[73]
data[74] => scfifo_sfa1:auto_generated.data[74]
data[75] => scfifo_sfa1:auto_generated.data[75]
data[76] => scfifo_sfa1:auto_generated.data[76]
data[77] => scfifo_sfa1:auto_generated.data[77]
data[78] => scfifo_sfa1:auto_generated.data[78]
data[79] => scfifo_sfa1:auto_generated.data[79]
data[80] => scfifo_sfa1:auto_generated.data[80]
data[81] => scfifo_sfa1:auto_generated.data[81]
data[82] => scfifo_sfa1:auto_generated.data[82]
data[83] => scfifo_sfa1:auto_generated.data[83]
data[84] => scfifo_sfa1:auto_generated.data[84]
data[85] => scfifo_sfa1:auto_generated.data[85]
data[86] => scfifo_sfa1:auto_generated.data[86]
data[87] => scfifo_sfa1:auto_generated.data[87]
data[88] => scfifo_sfa1:auto_generated.data[88]
data[89] => scfifo_sfa1:auto_generated.data[89]
data[90] => scfifo_sfa1:auto_generated.data[90]
data[91] => scfifo_sfa1:auto_generated.data[91]
data[92] => scfifo_sfa1:auto_generated.data[92]
data[93] => scfifo_sfa1:auto_generated.data[93]
data[94] => scfifo_sfa1:auto_generated.data[94]
data[95] => scfifo_sfa1:auto_generated.data[95]
data[96] => scfifo_sfa1:auto_generated.data[96]
data[97] => scfifo_sfa1:auto_generated.data[97]
data[98] => scfifo_sfa1:auto_generated.data[98]
data[99] => scfifo_sfa1:auto_generated.data[99]
q[0] <= scfifo_sfa1:auto_generated.q[0]
q[1] <= scfifo_sfa1:auto_generated.q[1]
q[2] <= scfifo_sfa1:auto_generated.q[2]
q[3] <= scfifo_sfa1:auto_generated.q[3]
q[4] <= scfifo_sfa1:auto_generated.q[4]
q[5] <= scfifo_sfa1:auto_generated.q[5]
q[6] <= scfifo_sfa1:auto_generated.q[6]
q[7] <= scfifo_sfa1:auto_generated.q[7]
q[8] <= scfifo_sfa1:auto_generated.q[8]
q[9] <= scfifo_sfa1:auto_generated.q[9]
q[10] <= scfifo_sfa1:auto_generated.q[10]
q[11] <= scfifo_sfa1:auto_generated.q[11]
q[12] <= scfifo_sfa1:auto_generated.q[12]
q[13] <= scfifo_sfa1:auto_generated.q[13]
q[14] <= scfifo_sfa1:auto_generated.q[14]
q[15] <= scfifo_sfa1:auto_generated.q[15]
q[16] <= scfifo_sfa1:auto_generated.q[16]
q[17] <= scfifo_sfa1:auto_generated.q[17]
q[18] <= scfifo_sfa1:auto_generated.q[18]
q[19] <= scfifo_sfa1:auto_generated.q[19]
q[20] <= scfifo_sfa1:auto_generated.q[20]
q[21] <= scfifo_sfa1:auto_generated.q[21]
q[22] <= scfifo_sfa1:auto_generated.q[22]
q[23] <= scfifo_sfa1:auto_generated.q[23]
q[24] <= scfifo_sfa1:auto_generated.q[24]
q[25] <= scfifo_sfa1:auto_generated.q[25]
q[26] <= scfifo_sfa1:auto_generated.q[26]
q[27] <= scfifo_sfa1:auto_generated.q[27]
q[28] <= scfifo_sfa1:auto_generated.q[28]
q[29] <= scfifo_sfa1:auto_generated.q[29]
q[30] <= scfifo_sfa1:auto_generated.q[30]
q[31] <= scfifo_sfa1:auto_generated.q[31]
q[32] <= scfifo_sfa1:auto_generated.q[32]
q[33] <= scfifo_sfa1:auto_generated.q[33]
q[34] <= scfifo_sfa1:auto_generated.q[34]
q[35] <= scfifo_sfa1:auto_generated.q[35]
q[36] <= scfifo_sfa1:auto_generated.q[36]
q[37] <= scfifo_sfa1:auto_generated.q[37]
q[38] <= scfifo_sfa1:auto_generated.q[38]
q[39] <= scfifo_sfa1:auto_generated.q[39]
q[40] <= scfifo_sfa1:auto_generated.q[40]
q[41] <= scfifo_sfa1:auto_generated.q[41]
q[42] <= scfifo_sfa1:auto_generated.q[42]
q[43] <= scfifo_sfa1:auto_generated.q[43]
q[44] <= scfifo_sfa1:auto_generated.q[44]
q[45] <= scfifo_sfa1:auto_generated.q[45]
q[46] <= scfifo_sfa1:auto_generated.q[46]
q[47] <= scfifo_sfa1:auto_generated.q[47]
q[48] <= scfifo_sfa1:auto_generated.q[48]
q[49] <= scfifo_sfa1:auto_generated.q[49]
q[50] <= scfifo_sfa1:auto_generated.q[50]
q[51] <= scfifo_sfa1:auto_generated.q[51]
q[52] <= scfifo_sfa1:auto_generated.q[52]
q[53] <= scfifo_sfa1:auto_generated.q[53]
q[54] <= scfifo_sfa1:auto_generated.q[54]
q[55] <= scfifo_sfa1:auto_generated.q[55]
q[56] <= scfifo_sfa1:auto_generated.q[56]
q[57] <= scfifo_sfa1:auto_generated.q[57]
q[58] <= scfifo_sfa1:auto_generated.q[58]
q[59] <= scfifo_sfa1:auto_generated.q[59]
q[60] <= scfifo_sfa1:auto_generated.q[60]
q[61] <= scfifo_sfa1:auto_generated.q[61]
q[62] <= scfifo_sfa1:auto_generated.q[62]
q[63] <= scfifo_sfa1:auto_generated.q[63]
q[64] <= scfifo_sfa1:auto_generated.q[64]
q[65] <= scfifo_sfa1:auto_generated.q[65]
q[66] <= scfifo_sfa1:auto_generated.q[66]
q[67] <= scfifo_sfa1:auto_generated.q[67]
q[68] <= scfifo_sfa1:auto_generated.q[68]
q[69] <= scfifo_sfa1:auto_generated.q[69]
q[70] <= scfifo_sfa1:auto_generated.q[70]
q[71] <= scfifo_sfa1:auto_generated.q[71]
q[72] <= scfifo_sfa1:auto_generated.q[72]
q[73] <= scfifo_sfa1:auto_generated.q[73]
q[74] <= scfifo_sfa1:auto_generated.q[74]
q[75] <= scfifo_sfa1:auto_generated.q[75]
q[76] <= scfifo_sfa1:auto_generated.q[76]
q[77] <= scfifo_sfa1:auto_generated.q[77]
q[78] <= scfifo_sfa1:auto_generated.q[78]
q[79] <= scfifo_sfa1:auto_generated.q[79]
q[80] <= scfifo_sfa1:auto_generated.q[80]
q[81] <= scfifo_sfa1:auto_generated.q[81]
q[82] <= scfifo_sfa1:auto_generated.q[82]
q[83] <= scfifo_sfa1:auto_generated.q[83]
q[84] <= scfifo_sfa1:auto_generated.q[84]
q[85] <= scfifo_sfa1:auto_generated.q[85]
q[86] <= scfifo_sfa1:auto_generated.q[86]
q[87] <= scfifo_sfa1:auto_generated.q[87]
q[88] <= scfifo_sfa1:auto_generated.q[88]
q[89] <= scfifo_sfa1:auto_generated.q[89]
q[90] <= scfifo_sfa1:auto_generated.q[90]
q[91] <= scfifo_sfa1:auto_generated.q[91]
q[92] <= scfifo_sfa1:auto_generated.q[92]
q[93] <= scfifo_sfa1:auto_generated.q[93]
q[94] <= scfifo_sfa1:auto_generated.q[94]
q[95] <= scfifo_sfa1:auto_generated.q[95]
q[96] <= scfifo_sfa1:auto_generated.q[96]
q[97] <= scfifo_sfa1:auto_generated.q[97]
q[98] <= scfifo_sfa1:auto_generated.q[98]
q[99] <= scfifo_sfa1:auto_generated.q[99]
wrreq => scfifo_sfa1:auto_generated.wrreq
rdreq => scfifo_sfa1:auto_generated.rdreq
clock => scfifo_sfa1:auto_generated.clock
aclr => scfifo_sfa1:auto_generated.aclr
sclr => scfifo_sfa1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_sfa1:auto_generated.empty
full <= scfifo_sfa1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated
aclr => a_dpfifo_5r91:dpfifo.aclr
clock => a_dpfifo_5r91:dpfifo.clock
data[0] => a_dpfifo_5r91:dpfifo.data[0]
data[1] => a_dpfifo_5r91:dpfifo.data[1]
data[2] => a_dpfifo_5r91:dpfifo.data[2]
data[3] => a_dpfifo_5r91:dpfifo.data[3]
data[4] => a_dpfifo_5r91:dpfifo.data[4]
data[5] => a_dpfifo_5r91:dpfifo.data[5]
data[6] => a_dpfifo_5r91:dpfifo.data[6]
data[7] => a_dpfifo_5r91:dpfifo.data[7]
data[8] => a_dpfifo_5r91:dpfifo.data[8]
data[9] => a_dpfifo_5r91:dpfifo.data[9]
data[10] => a_dpfifo_5r91:dpfifo.data[10]
data[11] => a_dpfifo_5r91:dpfifo.data[11]
data[12] => a_dpfifo_5r91:dpfifo.data[12]
data[13] => a_dpfifo_5r91:dpfifo.data[13]
data[14] => a_dpfifo_5r91:dpfifo.data[14]
data[15] => a_dpfifo_5r91:dpfifo.data[15]
data[16] => a_dpfifo_5r91:dpfifo.data[16]
data[17] => a_dpfifo_5r91:dpfifo.data[17]
data[18] => a_dpfifo_5r91:dpfifo.data[18]
data[19] => a_dpfifo_5r91:dpfifo.data[19]
data[20] => a_dpfifo_5r91:dpfifo.data[20]
data[21] => a_dpfifo_5r91:dpfifo.data[21]
data[22] => a_dpfifo_5r91:dpfifo.data[22]
data[23] => a_dpfifo_5r91:dpfifo.data[23]
data[24] => a_dpfifo_5r91:dpfifo.data[24]
data[25] => a_dpfifo_5r91:dpfifo.data[25]
data[26] => a_dpfifo_5r91:dpfifo.data[26]
data[27] => a_dpfifo_5r91:dpfifo.data[27]
data[28] => a_dpfifo_5r91:dpfifo.data[28]
data[29] => a_dpfifo_5r91:dpfifo.data[29]
data[30] => a_dpfifo_5r91:dpfifo.data[30]
data[31] => a_dpfifo_5r91:dpfifo.data[31]
data[32] => a_dpfifo_5r91:dpfifo.data[32]
data[33] => a_dpfifo_5r91:dpfifo.data[33]
data[34] => a_dpfifo_5r91:dpfifo.data[34]
data[35] => a_dpfifo_5r91:dpfifo.data[35]
data[36] => a_dpfifo_5r91:dpfifo.data[36]
data[37] => a_dpfifo_5r91:dpfifo.data[37]
data[38] => a_dpfifo_5r91:dpfifo.data[38]
data[39] => a_dpfifo_5r91:dpfifo.data[39]
data[40] => a_dpfifo_5r91:dpfifo.data[40]
data[41] => a_dpfifo_5r91:dpfifo.data[41]
data[42] => a_dpfifo_5r91:dpfifo.data[42]
data[43] => a_dpfifo_5r91:dpfifo.data[43]
data[44] => a_dpfifo_5r91:dpfifo.data[44]
data[45] => a_dpfifo_5r91:dpfifo.data[45]
data[46] => a_dpfifo_5r91:dpfifo.data[46]
data[47] => a_dpfifo_5r91:dpfifo.data[47]
data[48] => a_dpfifo_5r91:dpfifo.data[48]
data[49] => a_dpfifo_5r91:dpfifo.data[49]
data[50] => a_dpfifo_5r91:dpfifo.data[50]
data[51] => a_dpfifo_5r91:dpfifo.data[51]
data[52] => a_dpfifo_5r91:dpfifo.data[52]
data[53] => a_dpfifo_5r91:dpfifo.data[53]
data[54] => a_dpfifo_5r91:dpfifo.data[54]
data[55] => a_dpfifo_5r91:dpfifo.data[55]
data[56] => a_dpfifo_5r91:dpfifo.data[56]
data[57] => a_dpfifo_5r91:dpfifo.data[57]
data[58] => a_dpfifo_5r91:dpfifo.data[58]
data[59] => a_dpfifo_5r91:dpfifo.data[59]
data[60] => a_dpfifo_5r91:dpfifo.data[60]
data[61] => a_dpfifo_5r91:dpfifo.data[61]
data[62] => a_dpfifo_5r91:dpfifo.data[62]
data[63] => a_dpfifo_5r91:dpfifo.data[63]
data[64] => a_dpfifo_5r91:dpfifo.data[64]
data[65] => a_dpfifo_5r91:dpfifo.data[65]
data[66] => a_dpfifo_5r91:dpfifo.data[66]
data[67] => a_dpfifo_5r91:dpfifo.data[67]
data[68] => a_dpfifo_5r91:dpfifo.data[68]
data[69] => a_dpfifo_5r91:dpfifo.data[69]
data[70] => a_dpfifo_5r91:dpfifo.data[70]
data[71] => a_dpfifo_5r91:dpfifo.data[71]
data[72] => a_dpfifo_5r91:dpfifo.data[72]
data[73] => a_dpfifo_5r91:dpfifo.data[73]
data[74] => a_dpfifo_5r91:dpfifo.data[74]
data[75] => a_dpfifo_5r91:dpfifo.data[75]
data[76] => a_dpfifo_5r91:dpfifo.data[76]
data[77] => a_dpfifo_5r91:dpfifo.data[77]
data[78] => a_dpfifo_5r91:dpfifo.data[78]
data[79] => a_dpfifo_5r91:dpfifo.data[79]
data[80] => a_dpfifo_5r91:dpfifo.data[80]
data[81] => a_dpfifo_5r91:dpfifo.data[81]
data[82] => a_dpfifo_5r91:dpfifo.data[82]
data[83] => a_dpfifo_5r91:dpfifo.data[83]
data[84] => a_dpfifo_5r91:dpfifo.data[84]
data[85] => a_dpfifo_5r91:dpfifo.data[85]
data[86] => a_dpfifo_5r91:dpfifo.data[86]
data[87] => a_dpfifo_5r91:dpfifo.data[87]
data[88] => a_dpfifo_5r91:dpfifo.data[88]
data[89] => a_dpfifo_5r91:dpfifo.data[89]
data[90] => a_dpfifo_5r91:dpfifo.data[90]
data[91] => a_dpfifo_5r91:dpfifo.data[91]
data[92] => a_dpfifo_5r91:dpfifo.data[92]
data[93] => a_dpfifo_5r91:dpfifo.data[93]
data[94] => a_dpfifo_5r91:dpfifo.data[94]
data[95] => a_dpfifo_5r91:dpfifo.data[95]
data[96] => a_dpfifo_5r91:dpfifo.data[96]
data[97] => a_dpfifo_5r91:dpfifo.data[97]
data[98] => a_dpfifo_5r91:dpfifo.data[98]
data[99] => a_dpfifo_5r91:dpfifo.data[99]
empty <= a_dpfifo_5r91:dpfifo.empty
full <= a_dpfifo_5r91:dpfifo.full
q[0] <= a_dpfifo_5r91:dpfifo.q[0]
q[1] <= a_dpfifo_5r91:dpfifo.q[1]
q[2] <= a_dpfifo_5r91:dpfifo.q[2]
q[3] <= a_dpfifo_5r91:dpfifo.q[3]
q[4] <= a_dpfifo_5r91:dpfifo.q[4]
q[5] <= a_dpfifo_5r91:dpfifo.q[5]
q[6] <= a_dpfifo_5r91:dpfifo.q[6]
q[7] <= a_dpfifo_5r91:dpfifo.q[7]
q[8] <= a_dpfifo_5r91:dpfifo.q[8]
q[9] <= a_dpfifo_5r91:dpfifo.q[9]
q[10] <= a_dpfifo_5r91:dpfifo.q[10]
q[11] <= a_dpfifo_5r91:dpfifo.q[11]
q[12] <= a_dpfifo_5r91:dpfifo.q[12]
q[13] <= a_dpfifo_5r91:dpfifo.q[13]
q[14] <= a_dpfifo_5r91:dpfifo.q[14]
q[15] <= a_dpfifo_5r91:dpfifo.q[15]
q[16] <= a_dpfifo_5r91:dpfifo.q[16]
q[17] <= a_dpfifo_5r91:dpfifo.q[17]
q[18] <= a_dpfifo_5r91:dpfifo.q[18]
q[19] <= a_dpfifo_5r91:dpfifo.q[19]
q[20] <= a_dpfifo_5r91:dpfifo.q[20]
q[21] <= a_dpfifo_5r91:dpfifo.q[21]
q[22] <= a_dpfifo_5r91:dpfifo.q[22]
q[23] <= a_dpfifo_5r91:dpfifo.q[23]
q[24] <= a_dpfifo_5r91:dpfifo.q[24]
q[25] <= a_dpfifo_5r91:dpfifo.q[25]
q[26] <= a_dpfifo_5r91:dpfifo.q[26]
q[27] <= a_dpfifo_5r91:dpfifo.q[27]
q[28] <= a_dpfifo_5r91:dpfifo.q[28]
q[29] <= a_dpfifo_5r91:dpfifo.q[29]
q[30] <= a_dpfifo_5r91:dpfifo.q[30]
q[31] <= a_dpfifo_5r91:dpfifo.q[31]
q[32] <= a_dpfifo_5r91:dpfifo.q[32]
q[33] <= a_dpfifo_5r91:dpfifo.q[33]
q[34] <= a_dpfifo_5r91:dpfifo.q[34]
q[35] <= a_dpfifo_5r91:dpfifo.q[35]
q[36] <= a_dpfifo_5r91:dpfifo.q[36]
q[37] <= a_dpfifo_5r91:dpfifo.q[37]
q[38] <= a_dpfifo_5r91:dpfifo.q[38]
q[39] <= a_dpfifo_5r91:dpfifo.q[39]
q[40] <= a_dpfifo_5r91:dpfifo.q[40]
q[41] <= a_dpfifo_5r91:dpfifo.q[41]
q[42] <= a_dpfifo_5r91:dpfifo.q[42]
q[43] <= a_dpfifo_5r91:dpfifo.q[43]
q[44] <= a_dpfifo_5r91:dpfifo.q[44]
q[45] <= a_dpfifo_5r91:dpfifo.q[45]
q[46] <= a_dpfifo_5r91:dpfifo.q[46]
q[47] <= a_dpfifo_5r91:dpfifo.q[47]
q[48] <= a_dpfifo_5r91:dpfifo.q[48]
q[49] <= a_dpfifo_5r91:dpfifo.q[49]
q[50] <= a_dpfifo_5r91:dpfifo.q[50]
q[51] <= a_dpfifo_5r91:dpfifo.q[51]
q[52] <= a_dpfifo_5r91:dpfifo.q[52]
q[53] <= a_dpfifo_5r91:dpfifo.q[53]
q[54] <= a_dpfifo_5r91:dpfifo.q[54]
q[55] <= a_dpfifo_5r91:dpfifo.q[55]
q[56] <= a_dpfifo_5r91:dpfifo.q[56]
q[57] <= a_dpfifo_5r91:dpfifo.q[57]
q[58] <= a_dpfifo_5r91:dpfifo.q[58]
q[59] <= a_dpfifo_5r91:dpfifo.q[59]
q[60] <= a_dpfifo_5r91:dpfifo.q[60]
q[61] <= a_dpfifo_5r91:dpfifo.q[61]
q[62] <= a_dpfifo_5r91:dpfifo.q[62]
q[63] <= a_dpfifo_5r91:dpfifo.q[63]
q[64] <= a_dpfifo_5r91:dpfifo.q[64]
q[65] <= a_dpfifo_5r91:dpfifo.q[65]
q[66] <= a_dpfifo_5r91:dpfifo.q[66]
q[67] <= a_dpfifo_5r91:dpfifo.q[67]
q[68] <= a_dpfifo_5r91:dpfifo.q[68]
q[69] <= a_dpfifo_5r91:dpfifo.q[69]
q[70] <= a_dpfifo_5r91:dpfifo.q[70]
q[71] <= a_dpfifo_5r91:dpfifo.q[71]
q[72] <= a_dpfifo_5r91:dpfifo.q[72]
q[73] <= a_dpfifo_5r91:dpfifo.q[73]
q[74] <= a_dpfifo_5r91:dpfifo.q[74]
q[75] <= a_dpfifo_5r91:dpfifo.q[75]
q[76] <= a_dpfifo_5r91:dpfifo.q[76]
q[77] <= a_dpfifo_5r91:dpfifo.q[77]
q[78] <= a_dpfifo_5r91:dpfifo.q[78]
q[79] <= a_dpfifo_5r91:dpfifo.q[79]
q[80] <= a_dpfifo_5r91:dpfifo.q[80]
q[81] <= a_dpfifo_5r91:dpfifo.q[81]
q[82] <= a_dpfifo_5r91:dpfifo.q[82]
q[83] <= a_dpfifo_5r91:dpfifo.q[83]
q[84] <= a_dpfifo_5r91:dpfifo.q[84]
q[85] <= a_dpfifo_5r91:dpfifo.q[85]
q[86] <= a_dpfifo_5r91:dpfifo.q[86]
q[87] <= a_dpfifo_5r91:dpfifo.q[87]
q[88] <= a_dpfifo_5r91:dpfifo.q[88]
q[89] <= a_dpfifo_5r91:dpfifo.q[89]
q[90] <= a_dpfifo_5r91:dpfifo.q[90]
q[91] <= a_dpfifo_5r91:dpfifo.q[91]
q[92] <= a_dpfifo_5r91:dpfifo.q[92]
q[93] <= a_dpfifo_5r91:dpfifo.q[93]
q[94] <= a_dpfifo_5r91:dpfifo.q[94]
q[95] <= a_dpfifo_5r91:dpfifo.q[95]
q[96] <= a_dpfifo_5r91:dpfifo.q[96]
q[97] <= a_dpfifo_5r91:dpfifo.q[97]
q[98] <= a_dpfifo_5r91:dpfifo.q[98]
q[99] <= a_dpfifo_5r91:dpfifo.q[99]
rdreq => a_dpfifo_5r91:dpfifo.rreq
sclr => a_dpfifo_5r91:dpfifo.sclr
wrreq => a_dpfifo_5r91:dpfifo.wreq


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[1].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_egb:rd_ptr_msb.aclr
aclr => cntr_rg7:usedw_counter.aclr
aclr => cntr_fgb:wr_ptr.aclr
clock => altsyncram_bgn1:FIFOram.clock0
clock => altsyncram_bgn1:FIFOram.clock1
clock => cntr_egb:rd_ptr_msb.clock
clock => cntr_rg7:usedw_counter.clock
clock => cntr_fgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_bgn1:FIFOram.data_a[0]
data[1] => altsyncram_bgn1:FIFOram.data_a[1]
data[2] => altsyncram_bgn1:FIFOram.data_a[2]
data[3] => altsyncram_bgn1:FIFOram.data_a[3]
data[4] => altsyncram_bgn1:FIFOram.data_a[4]
data[5] => altsyncram_bgn1:FIFOram.data_a[5]
data[6] => altsyncram_bgn1:FIFOram.data_a[6]
data[7] => altsyncram_bgn1:FIFOram.data_a[7]
data[8] => altsyncram_bgn1:FIFOram.data_a[8]
data[9] => altsyncram_bgn1:FIFOram.data_a[9]
data[10] => altsyncram_bgn1:FIFOram.data_a[10]
data[11] => altsyncram_bgn1:FIFOram.data_a[11]
data[12] => altsyncram_bgn1:FIFOram.data_a[12]
data[13] => altsyncram_bgn1:FIFOram.data_a[13]
data[14] => altsyncram_bgn1:FIFOram.data_a[14]
data[15] => altsyncram_bgn1:FIFOram.data_a[15]
data[16] => altsyncram_bgn1:FIFOram.data_a[16]
data[17] => altsyncram_bgn1:FIFOram.data_a[17]
data[18] => altsyncram_bgn1:FIFOram.data_a[18]
data[19] => altsyncram_bgn1:FIFOram.data_a[19]
data[20] => altsyncram_bgn1:FIFOram.data_a[20]
data[21] => altsyncram_bgn1:FIFOram.data_a[21]
data[22] => altsyncram_bgn1:FIFOram.data_a[22]
data[23] => altsyncram_bgn1:FIFOram.data_a[23]
data[24] => altsyncram_bgn1:FIFOram.data_a[24]
data[25] => altsyncram_bgn1:FIFOram.data_a[25]
data[26] => altsyncram_bgn1:FIFOram.data_a[26]
data[27] => altsyncram_bgn1:FIFOram.data_a[27]
data[28] => altsyncram_bgn1:FIFOram.data_a[28]
data[29] => altsyncram_bgn1:FIFOram.data_a[29]
data[30] => altsyncram_bgn1:FIFOram.data_a[30]
data[31] => altsyncram_bgn1:FIFOram.data_a[31]
data[32] => altsyncram_bgn1:FIFOram.data_a[32]
data[33] => altsyncram_bgn1:FIFOram.data_a[33]
data[34] => altsyncram_bgn1:FIFOram.data_a[34]
data[35] => altsyncram_bgn1:FIFOram.data_a[35]
data[36] => altsyncram_bgn1:FIFOram.data_a[36]
data[37] => altsyncram_bgn1:FIFOram.data_a[37]
data[38] => altsyncram_bgn1:FIFOram.data_a[38]
data[39] => altsyncram_bgn1:FIFOram.data_a[39]
data[40] => altsyncram_bgn1:FIFOram.data_a[40]
data[41] => altsyncram_bgn1:FIFOram.data_a[41]
data[42] => altsyncram_bgn1:FIFOram.data_a[42]
data[43] => altsyncram_bgn1:FIFOram.data_a[43]
data[44] => altsyncram_bgn1:FIFOram.data_a[44]
data[45] => altsyncram_bgn1:FIFOram.data_a[45]
data[46] => altsyncram_bgn1:FIFOram.data_a[46]
data[47] => altsyncram_bgn1:FIFOram.data_a[47]
data[48] => altsyncram_bgn1:FIFOram.data_a[48]
data[49] => altsyncram_bgn1:FIFOram.data_a[49]
data[50] => altsyncram_bgn1:FIFOram.data_a[50]
data[51] => altsyncram_bgn1:FIFOram.data_a[51]
data[52] => altsyncram_bgn1:FIFOram.data_a[52]
data[53] => altsyncram_bgn1:FIFOram.data_a[53]
data[54] => altsyncram_bgn1:FIFOram.data_a[54]
data[55] => altsyncram_bgn1:FIFOram.data_a[55]
data[56] => altsyncram_bgn1:FIFOram.data_a[56]
data[57] => altsyncram_bgn1:FIFOram.data_a[57]
data[58] => altsyncram_bgn1:FIFOram.data_a[58]
data[59] => altsyncram_bgn1:FIFOram.data_a[59]
data[60] => altsyncram_bgn1:FIFOram.data_a[60]
data[61] => altsyncram_bgn1:FIFOram.data_a[61]
data[62] => altsyncram_bgn1:FIFOram.data_a[62]
data[63] => altsyncram_bgn1:FIFOram.data_a[63]
data[64] => altsyncram_bgn1:FIFOram.data_a[64]
data[65] => altsyncram_bgn1:FIFOram.data_a[65]
data[66] => altsyncram_bgn1:FIFOram.data_a[66]
data[67] => altsyncram_bgn1:FIFOram.data_a[67]
data[68] => altsyncram_bgn1:FIFOram.data_a[68]
data[69] => altsyncram_bgn1:FIFOram.data_a[69]
data[70] => altsyncram_bgn1:FIFOram.data_a[70]
data[71] => altsyncram_bgn1:FIFOram.data_a[71]
data[72] => altsyncram_bgn1:FIFOram.data_a[72]
data[73] => altsyncram_bgn1:FIFOram.data_a[73]
data[74] => altsyncram_bgn1:FIFOram.data_a[74]
data[75] => altsyncram_bgn1:FIFOram.data_a[75]
data[76] => altsyncram_bgn1:FIFOram.data_a[76]
data[77] => altsyncram_bgn1:FIFOram.data_a[77]
data[78] => altsyncram_bgn1:FIFOram.data_a[78]
data[79] => altsyncram_bgn1:FIFOram.data_a[79]
data[80] => altsyncram_bgn1:FIFOram.data_a[80]
data[81] => altsyncram_bgn1:FIFOram.data_a[81]
data[82] => altsyncram_bgn1:FIFOram.data_a[82]
data[83] => altsyncram_bgn1:FIFOram.data_a[83]
data[84] => altsyncram_bgn1:FIFOram.data_a[84]
data[85] => altsyncram_bgn1:FIFOram.data_a[85]
data[86] => altsyncram_bgn1:FIFOram.data_a[86]
data[87] => altsyncram_bgn1:FIFOram.data_a[87]
data[88] => altsyncram_bgn1:FIFOram.data_a[88]
data[89] => altsyncram_bgn1:FIFOram.data_a[89]
data[90] => altsyncram_bgn1:FIFOram.data_a[90]
data[91] => altsyncram_bgn1:FIFOram.data_a[91]
data[92] => altsyncram_bgn1:FIFOram.data_a[92]
data[93] => altsyncram_bgn1:FIFOram.data_a[93]
data[94] => altsyncram_bgn1:FIFOram.data_a[94]
data[95] => altsyncram_bgn1:FIFOram.data_a[95]
data[96] => altsyncram_bgn1:FIFOram.data_a[96]
data[97] => altsyncram_bgn1:FIFOram.data_a[97]
data[98] => altsyncram_bgn1:FIFOram.data_a[98]
data[99] => altsyncram_bgn1:FIFOram.data_a[99]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_bgn1:FIFOram.q_b[0]
q[1] <= altsyncram_bgn1:FIFOram.q_b[1]
q[2] <= altsyncram_bgn1:FIFOram.q_b[2]
q[3] <= altsyncram_bgn1:FIFOram.q_b[3]
q[4] <= altsyncram_bgn1:FIFOram.q_b[4]
q[5] <= altsyncram_bgn1:FIFOram.q_b[5]
q[6] <= altsyncram_bgn1:FIFOram.q_b[6]
q[7] <= altsyncram_bgn1:FIFOram.q_b[7]
q[8] <= altsyncram_bgn1:FIFOram.q_b[8]
q[9] <= altsyncram_bgn1:FIFOram.q_b[9]
q[10] <= altsyncram_bgn1:FIFOram.q_b[10]
q[11] <= altsyncram_bgn1:FIFOram.q_b[11]
q[12] <= altsyncram_bgn1:FIFOram.q_b[12]
q[13] <= altsyncram_bgn1:FIFOram.q_b[13]
q[14] <= altsyncram_bgn1:FIFOram.q_b[14]
q[15] <= altsyncram_bgn1:FIFOram.q_b[15]
q[16] <= altsyncram_bgn1:FIFOram.q_b[16]
q[17] <= altsyncram_bgn1:FIFOram.q_b[17]
q[18] <= altsyncram_bgn1:FIFOram.q_b[18]
q[19] <= altsyncram_bgn1:FIFOram.q_b[19]
q[20] <= altsyncram_bgn1:FIFOram.q_b[20]
q[21] <= altsyncram_bgn1:FIFOram.q_b[21]
q[22] <= altsyncram_bgn1:FIFOram.q_b[22]
q[23] <= altsyncram_bgn1:FIFOram.q_b[23]
q[24] <= altsyncram_bgn1:FIFOram.q_b[24]
q[25] <= altsyncram_bgn1:FIFOram.q_b[25]
q[26] <= altsyncram_bgn1:FIFOram.q_b[26]
q[27] <= altsyncram_bgn1:FIFOram.q_b[27]
q[28] <= altsyncram_bgn1:FIFOram.q_b[28]
q[29] <= altsyncram_bgn1:FIFOram.q_b[29]
q[30] <= altsyncram_bgn1:FIFOram.q_b[30]
q[31] <= altsyncram_bgn1:FIFOram.q_b[31]
q[32] <= altsyncram_bgn1:FIFOram.q_b[32]
q[33] <= altsyncram_bgn1:FIFOram.q_b[33]
q[34] <= altsyncram_bgn1:FIFOram.q_b[34]
q[35] <= altsyncram_bgn1:FIFOram.q_b[35]
q[36] <= altsyncram_bgn1:FIFOram.q_b[36]
q[37] <= altsyncram_bgn1:FIFOram.q_b[37]
q[38] <= altsyncram_bgn1:FIFOram.q_b[38]
q[39] <= altsyncram_bgn1:FIFOram.q_b[39]
q[40] <= altsyncram_bgn1:FIFOram.q_b[40]
q[41] <= altsyncram_bgn1:FIFOram.q_b[41]
q[42] <= altsyncram_bgn1:FIFOram.q_b[42]
q[43] <= altsyncram_bgn1:FIFOram.q_b[43]
q[44] <= altsyncram_bgn1:FIFOram.q_b[44]
q[45] <= altsyncram_bgn1:FIFOram.q_b[45]
q[46] <= altsyncram_bgn1:FIFOram.q_b[46]
q[47] <= altsyncram_bgn1:FIFOram.q_b[47]
q[48] <= altsyncram_bgn1:FIFOram.q_b[48]
q[49] <= altsyncram_bgn1:FIFOram.q_b[49]
q[50] <= altsyncram_bgn1:FIFOram.q_b[50]
q[51] <= altsyncram_bgn1:FIFOram.q_b[51]
q[52] <= altsyncram_bgn1:FIFOram.q_b[52]
q[53] <= altsyncram_bgn1:FIFOram.q_b[53]
q[54] <= altsyncram_bgn1:FIFOram.q_b[54]
q[55] <= altsyncram_bgn1:FIFOram.q_b[55]
q[56] <= altsyncram_bgn1:FIFOram.q_b[56]
q[57] <= altsyncram_bgn1:FIFOram.q_b[57]
q[58] <= altsyncram_bgn1:FIFOram.q_b[58]
q[59] <= altsyncram_bgn1:FIFOram.q_b[59]
q[60] <= altsyncram_bgn1:FIFOram.q_b[60]
q[61] <= altsyncram_bgn1:FIFOram.q_b[61]
q[62] <= altsyncram_bgn1:FIFOram.q_b[62]
q[63] <= altsyncram_bgn1:FIFOram.q_b[63]
q[64] <= altsyncram_bgn1:FIFOram.q_b[64]
q[65] <= altsyncram_bgn1:FIFOram.q_b[65]
q[66] <= altsyncram_bgn1:FIFOram.q_b[66]
q[67] <= altsyncram_bgn1:FIFOram.q_b[67]
q[68] <= altsyncram_bgn1:FIFOram.q_b[68]
q[69] <= altsyncram_bgn1:FIFOram.q_b[69]
q[70] <= altsyncram_bgn1:FIFOram.q_b[70]
q[71] <= altsyncram_bgn1:FIFOram.q_b[71]
q[72] <= altsyncram_bgn1:FIFOram.q_b[72]
q[73] <= altsyncram_bgn1:FIFOram.q_b[73]
q[74] <= altsyncram_bgn1:FIFOram.q_b[74]
q[75] <= altsyncram_bgn1:FIFOram.q_b[75]
q[76] <= altsyncram_bgn1:FIFOram.q_b[76]
q[77] <= altsyncram_bgn1:FIFOram.q_b[77]
q[78] <= altsyncram_bgn1:FIFOram.q_b[78]
q[79] <= altsyncram_bgn1:FIFOram.q_b[79]
q[80] <= altsyncram_bgn1:FIFOram.q_b[80]
q[81] <= altsyncram_bgn1:FIFOram.q_b[81]
q[82] <= altsyncram_bgn1:FIFOram.q_b[82]
q[83] <= altsyncram_bgn1:FIFOram.q_b[83]
q[84] <= altsyncram_bgn1:FIFOram.q_b[84]
q[85] <= altsyncram_bgn1:FIFOram.q_b[85]
q[86] <= altsyncram_bgn1:FIFOram.q_b[86]
q[87] <= altsyncram_bgn1:FIFOram.q_b[87]
q[88] <= altsyncram_bgn1:FIFOram.q_b[88]
q[89] <= altsyncram_bgn1:FIFOram.q_b[89]
q[90] <= altsyncram_bgn1:FIFOram.q_b[90]
q[91] <= altsyncram_bgn1:FIFOram.q_b[91]
q[92] <= altsyncram_bgn1:FIFOram.q_b[92]
q[93] <= altsyncram_bgn1:FIFOram.q_b[93]
q[94] <= altsyncram_bgn1:FIFOram.q_b[94]
q[95] <= altsyncram_bgn1:FIFOram.q_b[95]
q[96] <= altsyncram_bgn1:FIFOram.q_b[96]
q[97] <= altsyncram_bgn1:FIFOram.q_b[97]
q[98] <= altsyncram_bgn1:FIFOram.q_b[98]
q[99] <= altsyncram_bgn1:FIFOram.q_b[99]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_egb:rd_ptr_msb.sclr
sclr => cntr_rg7:usedw_counter.sclr
sclr => cntr_fgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_bgn1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_rg7:usedw_counter.updown
wreq => cntr_fgb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|altsyncram_bgn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|cmpr_1l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|cmpr_1l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|cntr_egb:rd_ptr_msb
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|cntr_rg7:usedw_counter
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_sfa1:auto_generated|a_dpfifo_5r91:dpfifo|cntr_fgb:wr_ptr
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
ctl_clk => ctl_clk.IN6
ctl_reset_n => ctl_reset_n.IN6
cfg_type[0] => Equal2.IN2
cfg_type[1] => Equal2.IN0
cfg_type[2] => Equal2.IN1
cfg_enable_ecc[0] => always8.IN0
cfg_enable_auto_corr[0] => rout_sbecmd_valid.OUTPUTSELECT
cfg_enable_no_dm[0] => always8.IN1
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => errcmd_fifo_in[8].IN1
cfg_burst_length[3] => errcmd_fifo_in[9].IN1
cfg_burst_length[4] => errcmd_fifo_in[10].IN1
cfg_addr_order[0] => Equal3.IN0
cfg_addr_order[0] => Equal4.IN1
cfg_addr_order[1] => Equal3.IN1
cfg_addr_order[1] => Equal4.IN0
cfg_col_addr_width[0] => LessThan0.IN10
cfg_col_addr_width[0] => LessThan1.IN10
cfg_col_addr_width[0] => Add21.IN10
cfg_col_addr_width[0] => cfg_addr_bitsel_row.DATAB
cfg_col_addr_width[0] => Add23.IN5
cfg_col_addr_width[0] => cfg_addr_bitsel_bank.DATAA
cfg_col_addr_width[0] => Add26.IN7
cfg_col_addr_width[0] => Add29.IN12
cfg_col_addr_width[1] => LessThan0.IN9
cfg_col_addr_width[1] => LessThan1.IN9
cfg_col_addr_width[1] => Add21.IN9
cfg_col_addr_width[1] => Add23.IN4
cfg_col_addr_width[1] => Add25.IN8
cfg_col_addr_width[1] => Add26.IN6
cfg_col_addr_width[1] => Add29.IN11
cfg_col_addr_width[2] => LessThan0.IN8
cfg_col_addr_width[2] => LessThan1.IN8
cfg_col_addr_width[2] => Add21.IN8
cfg_col_addr_width[2] => Add23.IN3
cfg_col_addr_width[2] => Add25.IN7
cfg_col_addr_width[2] => Add26.IN5
cfg_col_addr_width[2] => Add29.IN10
cfg_col_addr_width[3] => LessThan0.IN7
cfg_col_addr_width[3] => LessThan1.IN7
cfg_col_addr_width[3] => Add21.IN7
cfg_col_addr_width[3] => Add23.IN2
cfg_col_addr_width[3] => Add25.IN6
cfg_col_addr_width[3] => Add26.IN4
cfg_col_addr_width[3] => Add29.IN9
cfg_col_addr_width[4] => LessThan0.IN6
cfg_col_addr_width[4] => LessThan1.IN6
cfg_col_addr_width[4] => Add21.IN6
cfg_col_addr_width[4] => Add23.IN1
cfg_col_addr_width[4] => Add25.IN5
cfg_col_addr_width[4] => Add26.IN3
cfg_col_addr_width[4] => Add29.IN8
cfg_row_addr_width[0] => LessThan13.IN10
cfg_row_addr_width[0] => LessThan15.IN10
cfg_row_addr_width[0] => LessThan17.IN10
cfg_row_addr_width[0] => Add23.IN10
cfg_row_addr_width[0] => Add28.IN7
cfg_row_addr_width[1] => LessThan13.IN9
cfg_row_addr_width[1] => LessThan15.IN9
cfg_row_addr_width[1] => LessThan17.IN9
cfg_row_addr_width[1] => Add23.IN9
cfg_row_addr_width[1] => Add28.IN6
cfg_row_addr_width[2] => LessThan13.IN8
cfg_row_addr_width[2] => LessThan15.IN8
cfg_row_addr_width[2] => LessThan17.IN8
cfg_row_addr_width[2] => Add23.IN8
cfg_row_addr_width[2] => Add28.IN5
cfg_row_addr_width[3] => LessThan13.IN7
cfg_row_addr_width[3] => LessThan15.IN7
cfg_row_addr_width[3] => LessThan17.IN7
cfg_row_addr_width[3] => Add23.IN7
cfg_row_addr_width[3] => Add28.IN4
cfg_row_addr_width[4] => LessThan13.IN6
cfg_row_addr_width[4] => LessThan15.IN6
cfg_row_addr_width[4] => LessThan17.IN6
cfg_row_addr_width[4] => Add23.IN6
cfg_row_addr_width[4] => Add28.IN3
cfg_bank_addr_width[0] => LessThan20.IN6
cfg_bank_addr_width[0] => Add20.IN3
cfg_bank_addr_width[0] => Add26.IN10
cfg_bank_addr_width[0] => Add28.IN10
cfg_bank_addr_width[1] => LessThan20.IN5
cfg_bank_addr_width[1] => Add20.IN2
cfg_bank_addr_width[1] => Add26.IN9
cfg_bank_addr_width[1] => Add28.IN9
cfg_bank_addr_width[2] => LessThan20.IN4
cfg_bank_addr_width[2] => Add20.IN1
cfg_bank_addr_width[2] => Add26.IN8
cfg_bank_addr_width[2] => Add28.IN8
cfg_cs_addr_width[0] => LessThan22.IN6
cfg_cs_addr_width[0] => Add20.IN6
cfg_cs_addr_width[1] => LessThan22.IN5
cfg_cs_addr_width[1] => Add20.IN5
cfg_cs_addr_width[2] => LessThan22.IN4
cfg_cs_addr_width[2] => Add20.IN4
rdatap_free_id_valid <= rdatap_free_id_valid.DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[0] <= free_id_dataid[0].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[1] <= free_id_dataid[1].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[2] <= free_id_dataid[2].DB_MAX_OUTPUT_PORT_TYPE
rdatap_free_id_dataid[3] <= free_id_dataid[3].DB_MAX_OUTPUT_PORT_TYPE
proc_busy => cmd_counter_load.IN0
proc_load => cmd_counter_load.IN1
proc_load_dataid => cmdload_valid.IN1
proc_read => cmd_counter_load.IN1
proc_size[0] => inordr_info_input[0].IN1
proc_size[1] => inordr_info_input[1].IN1
proc_size[2] => inordr_info_input[2].IN1
proc_localid[0] => inordr_info_input[3].IN1
proc_localid[1] => inordr_info_input[4].IN1
proc_localid[2] => inordr_info_input[5].IN1
proc_localid[3] => inordr_info_input[6].IN1
proc_localid[4] => inordr_info_input[7].IN1
proc_localid[5] => inordr_info_input[8].IN1
proc_localid[6] => inordr_info_input[9].IN1
proc_localid[7] => inordr_info_input[10].IN1
read_data_valid <= inordr_read_data_valid_r.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[1] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[2] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[3] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[4] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[5] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[6] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[7] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[8] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[9] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[10] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[11] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[12] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[13] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[14] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[15] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[16] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[17] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[18] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[19] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[20] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[21] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[22] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[23] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[24] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[25] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[26] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[27] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[28] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[29] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[30] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[31] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[32] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[33] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[34] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[35] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[36] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[37] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[38] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[39] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[40] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[41] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[42] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[43] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[44] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[45] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[46] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[47] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[48] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[49] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[50] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[51] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[52] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[53] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[54] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[55] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[56] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[57] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[58] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[59] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[60] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[61] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[62] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data[63] <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_error <= alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst.read_data
read_data_localid[0] <= inordr_id_localid_r[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[1] <= inordr_id_localid_r[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[2] <= inordr_id_localid_r[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[3] <= inordr_id_localid_r[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[4] <= inordr_id_localid_r[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[5] <= inordr_id_localid_r[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[6] <= inordr_id_localid_r[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_localid[7] <= inordr_id_localid_r[7].DB_MAX_OUTPUT_PORT_TYPE
bg_do_read[0] => mux_pfifo_input_rmw[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_rmw_partial[0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_chipsel[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_bank[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][14].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][13].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][12].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][11].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][10].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_row[0][0].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][9].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][8].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][7].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][6].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][5].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][4].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][3].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][2].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][1].OUTPUTSELECT
bg_do_read[0] => mux_pfifo_input_column[0][0].OUTPUTSELECT
bg_do_read[0] => WideOr0.IN0
bg_do_read[1] => mux_pfifo_input_rmw.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_rmw_partial.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_chipsel.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_bank.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_row.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => mux_pfifo_input_column.OUTPUTSELECT
bg_do_read[1] => WideOr0.IN1
bg_to_chipsel[0] => mux_pfifo_input_chipsel[0][0].DATAB
bg_to_chipsel[1] => mux_pfifo_input_chipsel.DATAB
bg_to_bank[0] => mux_pfifo_input_bank[0][0].DATAB
bg_to_bank[1] => mux_pfifo_input_bank[0][1].DATAB
bg_to_bank[2] => mux_pfifo_input_bank[0][2].DATAB
bg_to_bank[3] => mux_pfifo_input_bank.DATAB
bg_to_bank[4] => mux_pfifo_input_bank.DATAB
bg_to_bank[5] => mux_pfifo_input_bank.DATAB
bg_to_row[0] => mux_pfifo_input_row[0][0].DATAB
bg_to_row[1] => mux_pfifo_input_row[0][1].DATAB
bg_to_row[2] => mux_pfifo_input_row[0][2].DATAB
bg_to_row[3] => mux_pfifo_input_row[0][3].DATAB
bg_to_row[4] => mux_pfifo_input_row[0][4].DATAB
bg_to_row[5] => mux_pfifo_input_row[0][5].DATAB
bg_to_row[6] => mux_pfifo_input_row[0][6].DATAB
bg_to_row[7] => mux_pfifo_input_row[0][7].DATAB
bg_to_row[8] => mux_pfifo_input_row[0][8].DATAB
bg_to_row[9] => mux_pfifo_input_row[0][9].DATAB
bg_to_row[10] => mux_pfifo_input_row[0][10].DATAB
bg_to_row[11] => mux_pfifo_input_row[0][11].DATAB
bg_to_row[12] => mux_pfifo_input_row[0][12].DATAB
bg_to_row[13] => mux_pfifo_input_row[0][13].DATAB
bg_to_row[14] => mux_pfifo_input_row[0][14].DATAB
bg_to_row[15] => mux_pfifo_input_row.DATAB
bg_to_row[16] => mux_pfifo_input_row.DATAB
bg_to_row[17] => mux_pfifo_input_row.DATAB
bg_to_row[18] => mux_pfifo_input_row.DATAB
bg_to_row[19] => mux_pfifo_input_row.DATAB
bg_to_row[20] => mux_pfifo_input_row.DATAB
bg_to_row[21] => mux_pfifo_input_row.DATAB
bg_to_row[22] => mux_pfifo_input_row.DATAB
bg_to_row[23] => mux_pfifo_input_row.DATAB
bg_to_row[24] => mux_pfifo_input_row.DATAB
bg_to_row[25] => mux_pfifo_input_row.DATAB
bg_to_row[26] => mux_pfifo_input_row.DATAB
bg_to_row[27] => mux_pfifo_input_row.DATAB
bg_to_row[28] => mux_pfifo_input_row.DATAB
bg_to_row[29] => mux_pfifo_input_row.DATAB
bg_to_column[0] => mux_pfifo_input_column[0][0].DATAB
bg_to_column[1] => mux_pfifo_input_column[0][1].DATAB
bg_to_column[2] => mux_pfifo_input_column[0][2].DATAB
bg_to_column[3] => mux_pfifo_input_column[0][3].DATAB
bg_to_column[4] => mux_pfifo_input_column[0][4].DATAB
bg_to_column[5] => mux_pfifo_input_column[0][5].DATAB
bg_to_column[6] => mux_pfifo_input_column[0][6].DATAB
bg_to_column[7] => mux_pfifo_input_column[0][7].DATAB
bg_to_column[8] => mux_pfifo_input_column[0][8].DATAB
bg_to_column[9] => mux_pfifo_input_column[0][9].DATAB
bg_to_column[10] => mux_pfifo_input_column.DATAB
bg_to_column[11] => mux_pfifo_input_column.DATAB
bg_to_column[12] => mux_pfifo_input_column.DATAB
bg_to_column[13] => mux_pfifo_input_column.DATAB
bg_to_column[14] => mux_pfifo_input_column.DATAB
bg_to_column[15] => mux_pfifo_input_column.DATAB
bg_to_column[16] => mux_pfifo_input_column.DATAB
bg_to_column[17] => mux_pfifo_input_column.DATAB
bg_to_column[18] => mux_pfifo_input_column.DATAB
bg_to_column[19] => mux_pfifo_input_column.DATAB
bg_dataid[0] => pfifo_input[0].IN1
bg_dataid[1] => pfifo_input[1].IN1
bg_dataid[2] => pfifo_input[2].IN1
bg_dataid[3] => pfifo_input[3].IN1
bg_localid[0] => pfifo_input[9].IN1
bg_localid[1] => pfifo_input[10].IN1
bg_localid[2] => pfifo_input[11].IN1
bg_localid[3] => pfifo_input[12].IN1
bg_localid[4] => pfifo_input[13].IN1
bg_localid[5] => pfifo_input[14].IN1
bg_localid[6] => pfifo_input[15].IN1
bg_localid[7] => pfifo_input[16].IN1
bg_size[0] => pfifo_input[6].IN1
bg_size[1] => pfifo_input[7].IN1
bg_size[2] => pfifo_input[8].IN1
bg_do_rmw_correct[0] => mux_pfifo_input_rmw[0].DATAB
bg_do_rmw_correct[1] => mux_pfifo_input_rmw.DATAB
bg_do_rmw_partial[0] => mux_pfifo_input_rmw_partial[0].DATAB
bg_do_rmw_partial[1] => mux_pfifo_input_rmw_partial.DATAB
ecc_rdata[0] => buffwrite_data[0].IN1
ecc_rdata[1] => buffwrite_data[1].IN1
ecc_rdata[2] => buffwrite_data[2].IN1
ecc_rdata[3] => buffwrite_data[3].IN1
ecc_rdata[4] => buffwrite_data[4].IN1
ecc_rdata[5] => buffwrite_data[5].IN1
ecc_rdata[6] => buffwrite_data[6].IN1
ecc_rdata[7] => buffwrite_data[7].IN1
ecc_rdata[8] => buffwrite_data[8].IN1
ecc_rdata[9] => buffwrite_data[9].IN1
ecc_rdata[10] => buffwrite_data[10].IN1
ecc_rdata[11] => buffwrite_data[11].IN1
ecc_rdata[12] => buffwrite_data[12].IN1
ecc_rdata[13] => buffwrite_data[13].IN1
ecc_rdata[14] => buffwrite_data[14].IN1
ecc_rdata[15] => buffwrite_data[15].IN1
ecc_rdata[16] => buffwrite_data[16].IN1
ecc_rdata[17] => buffwrite_data[17].IN1
ecc_rdata[18] => buffwrite_data[18].IN1
ecc_rdata[19] => buffwrite_data[19].IN1
ecc_rdata[20] => buffwrite_data[20].IN1
ecc_rdata[21] => buffwrite_data[21].IN1
ecc_rdata[22] => buffwrite_data[22].IN1
ecc_rdata[23] => buffwrite_data[23].IN1
ecc_rdata[24] => buffwrite_data[24].IN1
ecc_rdata[25] => buffwrite_data[25].IN1
ecc_rdata[26] => buffwrite_data[26].IN1
ecc_rdata[27] => buffwrite_data[27].IN1
ecc_rdata[28] => buffwrite_data[28].IN1
ecc_rdata[29] => buffwrite_data[29].IN1
ecc_rdata[30] => buffwrite_data[30].IN1
ecc_rdata[31] => buffwrite_data[31].IN1
ecc_rdata[32] => buffwrite_data[32].IN1
ecc_rdata[33] => buffwrite_data[33].IN1
ecc_rdata[34] => buffwrite_data[34].IN1
ecc_rdata[35] => buffwrite_data[35].IN1
ecc_rdata[36] => buffwrite_data[36].IN1
ecc_rdata[37] => buffwrite_data[37].IN1
ecc_rdata[38] => buffwrite_data[38].IN1
ecc_rdata[39] => buffwrite_data[39].IN1
ecc_rdata[40] => buffwrite_data[40].IN1
ecc_rdata[41] => buffwrite_data[41].IN1
ecc_rdata[42] => buffwrite_data[42].IN1
ecc_rdata[43] => buffwrite_data[43].IN1
ecc_rdata[44] => buffwrite_data[44].IN1
ecc_rdata[45] => buffwrite_data[45].IN1
ecc_rdata[46] => buffwrite_data[46].IN1
ecc_rdata[47] => buffwrite_data[47].IN1
ecc_rdata[48] => buffwrite_data[48].IN1
ecc_rdata[49] => buffwrite_data[49].IN1
ecc_rdata[50] => buffwrite_data[50].IN1
ecc_rdata[51] => buffwrite_data[51].IN1
ecc_rdata[52] => buffwrite_data[52].IN1
ecc_rdata[53] => buffwrite_data[53].IN1
ecc_rdata[54] => buffwrite_data[54].IN1
ecc_rdata[55] => buffwrite_data[55].IN1
ecc_rdata[56] => buffwrite_data[56].IN1
ecc_rdata[57] => buffwrite_data[57].IN1
ecc_rdata[58] => buffwrite_data[58].IN1
ecc_rdata[59] => buffwrite_data[59].IN1
ecc_rdata[60] => buffwrite_data[60].IN1
ecc_rdata[61] => buffwrite_data[61].IN1
ecc_rdata[62] => buffwrite_data[62].IN1
ecc_rdata[63] => buffwrite_data[63].IN1
ecc_rdatav => rout_data_rmwfifo_valid.IN1
ecc_rdatav => rout_data_valid.IN1
ecc_rdatav => rout_data_valid.DATAB
ecc_rdatav => int_ecc_sbe.IN1
ecc_rdatav => int_ecc_dbe.IN1
ecc_rdatav => ecc_rdata_current_count[2].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[1].OUTPUTSELECT
ecc_rdatav => ecc_rdata_current_count[0].OUTPUTSELECT
ecc_sbe[0] => WideOr1.IN0
ecc_sbe[1] => WideOr1.IN1
ecc_sbe[2] => WideOr1.IN2
ecc_sbe[3] => WideOr1.IN3
ecc_dbe[0] => WideOr2.IN0
ecc_dbe[0] => rmwfifo_ecc_dbe[0].DATAIN
ecc_dbe[1] => WideOr2.IN1
ecc_dbe[1] => rmwfifo_ecc_dbe[1].DATAIN
ecc_dbe[2] => WideOr2.IN2
ecc_dbe[2] => rmwfifo_ecc_dbe[2].DATAIN
ecc_dbe[3] => WideOr2.IN3
ecc_dbe[3] => rmwfifo_ecc_dbe[3].DATAIN
ecc_code[0] => rmwfifo_ecc_code[0].DATAIN
ecc_code[1] => rmwfifo_ecc_code[1].DATAIN
ecc_code[2] => rmwfifo_ecc_code[2].DATAIN
ecc_code[3] => rmwfifo_ecc_code[3].DATAIN
ecc_code[4] => rmwfifo_ecc_code[4].DATAIN
ecc_code[5] => rmwfifo_ecc_code[5].DATAIN
ecc_code[6] => rmwfifo_ecc_code[6].DATAIN
ecc_code[7] => rmwfifo_ecc_code[7].DATAIN
ecc_code[8] => rmwfifo_ecc_code[8].DATAIN
ecc_code[9] => rmwfifo_ecc_code[9].DATAIN
ecc_code[10] => rmwfifo_ecc_code[10].DATAIN
ecc_code[11] => rmwfifo_ecc_code[11].DATAIN
ecc_code[12] => rmwfifo_ecc_code[12].DATAIN
ecc_code[13] => rmwfifo_ecc_code[13].DATAIN
ecc_code[14] => rmwfifo_ecc_code[14].DATAIN
ecc_code[15] => rmwfifo_ecc_code[15].DATAIN
ecc_code[16] => rmwfifo_ecc_code[16].DATAIN
ecc_code[17] => rmwfifo_ecc_code[17].DATAIN
ecc_code[18] => rmwfifo_ecc_code[18].DATAIN
ecc_code[19] => rmwfifo_ecc_code[19].DATAIN
ecc_code[20] => rmwfifo_ecc_code[20].DATAIN
ecc_code[21] => rmwfifo_ecc_code[21].DATAIN
ecc_code[22] => rmwfifo_ecc_code[22].DATAIN
ecc_code[23] => rmwfifo_ecc_code[23].DATAIN
ecc_code[24] => rmwfifo_ecc_code[24].DATAIN
ecc_code[25] => rmwfifo_ecc_code[25].DATAIN
ecc_code[26] => rmwfifo_ecc_code[26].DATAIN
ecc_code[27] => rmwfifo_ecc_code[27].DATAIN
ecc_code[28] => rmwfifo_ecc_code[28].DATAIN
ecc_code[29] => rmwfifo_ecc_code[29].DATAIN
ecc_code[30] => rmwfifo_ecc_code[30].DATAIN
ecc_code[31] => rmwfifo_ecc_code[31].DATAIN
errcmd_ready => errcmd_ready.IN1
errcmd_valid <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_valid
errcmd_chipsel[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_bank[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[10] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[11] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[12] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[13] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_row[14] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[8] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_column[9] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_size[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[0] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[1] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[2] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[3] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[4] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[5] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[6] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
errcmd_localid[7] <= alt_mem_ddrx_fifo:errcmd_fifo_inst.get_data
rdatap_rcvd_addr[0] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[1] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[2] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[3] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[4] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[5] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[6] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[7] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[8] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[9] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[10] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[11] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[12] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[13] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[14] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[15] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[16] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[17] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[18] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[19] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[20] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[21] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[22] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[23] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[24] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_addr[25] <= pfifo_addr.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_cmd <= rdatap_rcvd_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdatap_rcvd_corr_dropped <= rdatap_rcvd_corr_dropped~reg0.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data_valid <= rout_data_rmwfifo_valid.DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[0] <= buffwrite_data[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[1] <= buffwrite_data[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[2] <= buffwrite_data[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[3] <= buffwrite_data[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[4] <= buffwrite_data[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[5] <= buffwrite_data[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[6] <= buffwrite_data[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[7] <= buffwrite_data[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[8] <= buffwrite_data[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[9] <= buffwrite_data[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[10] <= buffwrite_data[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[11] <= buffwrite_data[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[12] <= buffwrite_data[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[13] <= buffwrite_data[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[14] <= buffwrite_data[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[15] <= buffwrite_data[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[16] <= buffwrite_data[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[17] <= buffwrite_data[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[18] <= buffwrite_data[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[19] <= buffwrite_data[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[20] <= buffwrite_data[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[21] <= buffwrite_data[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[22] <= buffwrite_data[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[23] <= buffwrite_data[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[24] <= buffwrite_data[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[25] <= buffwrite_data[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[26] <= buffwrite_data[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[27] <= buffwrite_data[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[28] <= buffwrite_data[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[29] <= buffwrite_data[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[30] <= buffwrite_data[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[31] <= buffwrite_data[31].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[32] <= buffwrite_data[32].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[33] <= buffwrite_data[33].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[34] <= buffwrite_data[34].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[35] <= buffwrite_data[35].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[36] <= buffwrite_data[36].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[37] <= buffwrite_data[37].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[38] <= buffwrite_data[38].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[39] <= buffwrite_data[39].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[40] <= buffwrite_data[40].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[41] <= buffwrite_data[41].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[42] <= buffwrite_data[42].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[43] <= buffwrite_data[43].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[44] <= buffwrite_data[44].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[45] <= buffwrite_data[45].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[46] <= buffwrite_data[46].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[47] <= buffwrite_data[47].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[48] <= buffwrite_data[48].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[49] <= buffwrite_data[49].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[50] <= buffwrite_data[50].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[51] <= buffwrite_data[51].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[52] <= buffwrite_data[52].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[53] <= buffwrite_data[53].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[54] <= buffwrite_data[54].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[55] <= buffwrite_data[55].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[56] <= buffwrite_data[56].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[57] <= buffwrite_data[57].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[58] <= buffwrite_data[58].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[59] <= buffwrite_data[59].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[60] <= buffwrite_data[60].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[61] <= buffwrite_data[61].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[62] <= buffwrite_data[62].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_data[63] <= buffwrite_data[63].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[0] <= ecc_dbe[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[1] <= ecc_dbe[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[2] <= ecc_dbe[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_dbe[3] <= ecc_dbe[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[0] <= ecc_code[0].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[1] <= ecc_code[1].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[2] <= ecc_code[2].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[3] <= ecc_code[3].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[4] <= ecc_code[4].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[5] <= ecc_code[5].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[6] <= ecc_code[6].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[7] <= ecc_code[7].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[8] <= ecc_code[8].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[9] <= ecc_code[9].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[10] <= ecc_code[10].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[11] <= ecc_code[11].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[12] <= ecc_code[12].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[13] <= ecc_code[13].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[14] <= ecc_code[14].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[15] <= ecc_code[15].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[16] <= ecc_code[16].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[17] <= ecc_code[17].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[18] <= ecc_code[18].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[19] <= ecc_code[19].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[20] <= ecc_code[20].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[21] <= ecc_code[21].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[22] <= ecc_code[22].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[23] <= ecc_code[23].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[24] <= ecc_code[24].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[25] <= ecc_code[25].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[26] <= ecc_code[26].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[27] <= ecc_code[27].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[28] <= ecc_code[28].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[29] <= ecc_code[29].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[30] <= ecc_code[30].DB_MAX_OUTPUT_PORT_TYPE
rmwfifo_ecc_code[31] <= ecc_code[31].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[40] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[41] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[42] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[43] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[44] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[45] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1
put_data[40] => put_data[40].IN1
put_data[41] => put_data[41].IN1
put_data[42] => put_data[42].IN1
put_data[43] => put_data[43].IN1
put_data[44] => put_data[44].IN1
put_data[45] => put_data[45].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_9ga1:auto_generated.data[0]
data[1] => scfifo_9ga1:auto_generated.data[1]
data[2] => scfifo_9ga1:auto_generated.data[2]
data[3] => scfifo_9ga1:auto_generated.data[3]
data[4] => scfifo_9ga1:auto_generated.data[4]
data[5] => scfifo_9ga1:auto_generated.data[5]
data[6] => scfifo_9ga1:auto_generated.data[6]
data[7] => scfifo_9ga1:auto_generated.data[7]
data[8] => scfifo_9ga1:auto_generated.data[8]
data[9] => scfifo_9ga1:auto_generated.data[9]
data[10] => scfifo_9ga1:auto_generated.data[10]
data[11] => scfifo_9ga1:auto_generated.data[11]
data[12] => scfifo_9ga1:auto_generated.data[12]
data[13] => scfifo_9ga1:auto_generated.data[13]
data[14] => scfifo_9ga1:auto_generated.data[14]
data[15] => scfifo_9ga1:auto_generated.data[15]
data[16] => scfifo_9ga1:auto_generated.data[16]
data[17] => scfifo_9ga1:auto_generated.data[17]
data[18] => scfifo_9ga1:auto_generated.data[18]
data[19] => scfifo_9ga1:auto_generated.data[19]
data[20] => scfifo_9ga1:auto_generated.data[20]
data[21] => scfifo_9ga1:auto_generated.data[21]
data[22] => scfifo_9ga1:auto_generated.data[22]
data[23] => scfifo_9ga1:auto_generated.data[23]
data[24] => scfifo_9ga1:auto_generated.data[24]
data[25] => scfifo_9ga1:auto_generated.data[25]
data[26] => scfifo_9ga1:auto_generated.data[26]
data[27] => scfifo_9ga1:auto_generated.data[27]
data[28] => scfifo_9ga1:auto_generated.data[28]
data[29] => scfifo_9ga1:auto_generated.data[29]
data[30] => scfifo_9ga1:auto_generated.data[30]
data[31] => scfifo_9ga1:auto_generated.data[31]
data[32] => scfifo_9ga1:auto_generated.data[32]
data[33] => scfifo_9ga1:auto_generated.data[33]
data[34] => scfifo_9ga1:auto_generated.data[34]
data[35] => scfifo_9ga1:auto_generated.data[35]
data[36] => scfifo_9ga1:auto_generated.data[36]
data[37] => scfifo_9ga1:auto_generated.data[37]
data[38] => scfifo_9ga1:auto_generated.data[38]
data[39] => scfifo_9ga1:auto_generated.data[39]
data[40] => scfifo_9ga1:auto_generated.data[40]
data[41] => scfifo_9ga1:auto_generated.data[41]
data[42] => scfifo_9ga1:auto_generated.data[42]
data[43] => scfifo_9ga1:auto_generated.data[43]
data[44] => scfifo_9ga1:auto_generated.data[44]
data[45] => scfifo_9ga1:auto_generated.data[45]
q[0] <= scfifo_9ga1:auto_generated.q[0]
q[1] <= scfifo_9ga1:auto_generated.q[1]
q[2] <= scfifo_9ga1:auto_generated.q[2]
q[3] <= scfifo_9ga1:auto_generated.q[3]
q[4] <= scfifo_9ga1:auto_generated.q[4]
q[5] <= scfifo_9ga1:auto_generated.q[5]
q[6] <= scfifo_9ga1:auto_generated.q[6]
q[7] <= scfifo_9ga1:auto_generated.q[7]
q[8] <= scfifo_9ga1:auto_generated.q[8]
q[9] <= scfifo_9ga1:auto_generated.q[9]
q[10] <= scfifo_9ga1:auto_generated.q[10]
q[11] <= scfifo_9ga1:auto_generated.q[11]
q[12] <= scfifo_9ga1:auto_generated.q[12]
q[13] <= scfifo_9ga1:auto_generated.q[13]
q[14] <= scfifo_9ga1:auto_generated.q[14]
q[15] <= scfifo_9ga1:auto_generated.q[15]
q[16] <= scfifo_9ga1:auto_generated.q[16]
q[17] <= scfifo_9ga1:auto_generated.q[17]
q[18] <= scfifo_9ga1:auto_generated.q[18]
q[19] <= scfifo_9ga1:auto_generated.q[19]
q[20] <= scfifo_9ga1:auto_generated.q[20]
q[21] <= scfifo_9ga1:auto_generated.q[21]
q[22] <= scfifo_9ga1:auto_generated.q[22]
q[23] <= scfifo_9ga1:auto_generated.q[23]
q[24] <= scfifo_9ga1:auto_generated.q[24]
q[25] <= scfifo_9ga1:auto_generated.q[25]
q[26] <= scfifo_9ga1:auto_generated.q[26]
q[27] <= scfifo_9ga1:auto_generated.q[27]
q[28] <= scfifo_9ga1:auto_generated.q[28]
q[29] <= scfifo_9ga1:auto_generated.q[29]
q[30] <= scfifo_9ga1:auto_generated.q[30]
q[31] <= scfifo_9ga1:auto_generated.q[31]
q[32] <= scfifo_9ga1:auto_generated.q[32]
q[33] <= scfifo_9ga1:auto_generated.q[33]
q[34] <= scfifo_9ga1:auto_generated.q[34]
q[35] <= scfifo_9ga1:auto_generated.q[35]
q[36] <= scfifo_9ga1:auto_generated.q[36]
q[37] <= scfifo_9ga1:auto_generated.q[37]
q[38] <= scfifo_9ga1:auto_generated.q[38]
q[39] <= scfifo_9ga1:auto_generated.q[39]
q[40] <= scfifo_9ga1:auto_generated.q[40]
q[41] <= scfifo_9ga1:auto_generated.q[41]
q[42] <= scfifo_9ga1:auto_generated.q[42]
q[43] <= scfifo_9ga1:auto_generated.q[43]
q[44] <= scfifo_9ga1:auto_generated.q[44]
q[45] <= scfifo_9ga1:auto_generated.q[45]
wrreq => scfifo_9ga1:auto_generated.wrreq
rdreq => scfifo_9ga1:auto_generated.rdreq
clock => scfifo_9ga1:auto_generated.clock
aclr => scfifo_9ga1:auto_generated.aclr
sclr => scfifo_9ga1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ga1:auto_generated.empty
full <= scfifo_9ga1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated
aclr => a_dpfifo_ir91:dpfifo.aclr
clock => a_dpfifo_ir91:dpfifo.clock
data[0] => a_dpfifo_ir91:dpfifo.data[0]
data[1] => a_dpfifo_ir91:dpfifo.data[1]
data[2] => a_dpfifo_ir91:dpfifo.data[2]
data[3] => a_dpfifo_ir91:dpfifo.data[3]
data[4] => a_dpfifo_ir91:dpfifo.data[4]
data[5] => a_dpfifo_ir91:dpfifo.data[5]
data[6] => a_dpfifo_ir91:dpfifo.data[6]
data[7] => a_dpfifo_ir91:dpfifo.data[7]
data[8] => a_dpfifo_ir91:dpfifo.data[8]
data[9] => a_dpfifo_ir91:dpfifo.data[9]
data[10] => a_dpfifo_ir91:dpfifo.data[10]
data[11] => a_dpfifo_ir91:dpfifo.data[11]
data[12] => a_dpfifo_ir91:dpfifo.data[12]
data[13] => a_dpfifo_ir91:dpfifo.data[13]
data[14] => a_dpfifo_ir91:dpfifo.data[14]
data[15] => a_dpfifo_ir91:dpfifo.data[15]
data[16] => a_dpfifo_ir91:dpfifo.data[16]
data[17] => a_dpfifo_ir91:dpfifo.data[17]
data[18] => a_dpfifo_ir91:dpfifo.data[18]
data[19] => a_dpfifo_ir91:dpfifo.data[19]
data[20] => a_dpfifo_ir91:dpfifo.data[20]
data[21] => a_dpfifo_ir91:dpfifo.data[21]
data[22] => a_dpfifo_ir91:dpfifo.data[22]
data[23] => a_dpfifo_ir91:dpfifo.data[23]
data[24] => a_dpfifo_ir91:dpfifo.data[24]
data[25] => a_dpfifo_ir91:dpfifo.data[25]
data[26] => a_dpfifo_ir91:dpfifo.data[26]
data[27] => a_dpfifo_ir91:dpfifo.data[27]
data[28] => a_dpfifo_ir91:dpfifo.data[28]
data[29] => a_dpfifo_ir91:dpfifo.data[29]
data[30] => a_dpfifo_ir91:dpfifo.data[30]
data[31] => a_dpfifo_ir91:dpfifo.data[31]
data[32] => a_dpfifo_ir91:dpfifo.data[32]
data[33] => a_dpfifo_ir91:dpfifo.data[33]
data[34] => a_dpfifo_ir91:dpfifo.data[34]
data[35] => a_dpfifo_ir91:dpfifo.data[35]
data[36] => a_dpfifo_ir91:dpfifo.data[36]
data[37] => a_dpfifo_ir91:dpfifo.data[37]
data[38] => a_dpfifo_ir91:dpfifo.data[38]
data[39] => a_dpfifo_ir91:dpfifo.data[39]
data[40] => a_dpfifo_ir91:dpfifo.data[40]
data[41] => a_dpfifo_ir91:dpfifo.data[41]
data[42] => a_dpfifo_ir91:dpfifo.data[42]
data[43] => a_dpfifo_ir91:dpfifo.data[43]
data[44] => a_dpfifo_ir91:dpfifo.data[44]
data[45] => a_dpfifo_ir91:dpfifo.data[45]
empty <= a_dpfifo_ir91:dpfifo.empty
full <= a_dpfifo_ir91:dpfifo.full
q[0] <= a_dpfifo_ir91:dpfifo.q[0]
q[1] <= a_dpfifo_ir91:dpfifo.q[1]
q[2] <= a_dpfifo_ir91:dpfifo.q[2]
q[3] <= a_dpfifo_ir91:dpfifo.q[3]
q[4] <= a_dpfifo_ir91:dpfifo.q[4]
q[5] <= a_dpfifo_ir91:dpfifo.q[5]
q[6] <= a_dpfifo_ir91:dpfifo.q[6]
q[7] <= a_dpfifo_ir91:dpfifo.q[7]
q[8] <= a_dpfifo_ir91:dpfifo.q[8]
q[9] <= a_dpfifo_ir91:dpfifo.q[9]
q[10] <= a_dpfifo_ir91:dpfifo.q[10]
q[11] <= a_dpfifo_ir91:dpfifo.q[11]
q[12] <= a_dpfifo_ir91:dpfifo.q[12]
q[13] <= a_dpfifo_ir91:dpfifo.q[13]
q[14] <= a_dpfifo_ir91:dpfifo.q[14]
q[15] <= a_dpfifo_ir91:dpfifo.q[15]
q[16] <= a_dpfifo_ir91:dpfifo.q[16]
q[17] <= a_dpfifo_ir91:dpfifo.q[17]
q[18] <= a_dpfifo_ir91:dpfifo.q[18]
q[19] <= a_dpfifo_ir91:dpfifo.q[19]
q[20] <= a_dpfifo_ir91:dpfifo.q[20]
q[21] <= a_dpfifo_ir91:dpfifo.q[21]
q[22] <= a_dpfifo_ir91:dpfifo.q[22]
q[23] <= a_dpfifo_ir91:dpfifo.q[23]
q[24] <= a_dpfifo_ir91:dpfifo.q[24]
q[25] <= a_dpfifo_ir91:dpfifo.q[25]
q[26] <= a_dpfifo_ir91:dpfifo.q[26]
q[27] <= a_dpfifo_ir91:dpfifo.q[27]
q[28] <= a_dpfifo_ir91:dpfifo.q[28]
q[29] <= a_dpfifo_ir91:dpfifo.q[29]
q[30] <= a_dpfifo_ir91:dpfifo.q[30]
q[31] <= a_dpfifo_ir91:dpfifo.q[31]
q[32] <= a_dpfifo_ir91:dpfifo.q[32]
q[33] <= a_dpfifo_ir91:dpfifo.q[33]
q[34] <= a_dpfifo_ir91:dpfifo.q[34]
q[35] <= a_dpfifo_ir91:dpfifo.q[35]
q[36] <= a_dpfifo_ir91:dpfifo.q[36]
q[37] <= a_dpfifo_ir91:dpfifo.q[37]
q[38] <= a_dpfifo_ir91:dpfifo.q[38]
q[39] <= a_dpfifo_ir91:dpfifo.q[39]
q[40] <= a_dpfifo_ir91:dpfifo.q[40]
q[41] <= a_dpfifo_ir91:dpfifo.q[41]
q[42] <= a_dpfifo_ir91:dpfifo.q[42]
q[43] <= a_dpfifo_ir91:dpfifo.q[43]
q[44] <= a_dpfifo_ir91:dpfifo.q[44]
q[45] <= a_dpfifo_ir91:dpfifo.q[45]
rdreq => a_dpfifo_ir91:dpfifo.rreq
sclr => a_dpfifo_ir91:dpfifo.sclr
wrreq => a_dpfifo_ir91:dpfifo.wreq


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_hgb:rd_ptr_msb.aclr
aclr => cntr_ug7:usedw_counter.aclr
aclr => cntr_igb:wr_ptr.aclr
clock => altsyncram_5hn1:FIFOram.clock0
clock => altsyncram_5hn1:FIFOram.clock1
clock => cntr_hgb:rd_ptr_msb.clock
clock => cntr_ug7:usedw_counter.clock
clock => cntr_igb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_5hn1:FIFOram.data_a[0]
data[1] => altsyncram_5hn1:FIFOram.data_a[1]
data[2] => altsyncram_5hn1:FIFOram.data_a[2]
data[3] => altsyncram_5hn1:FIFOram.data_a[3]
data[4] => altsyncram_5hn1:FIFOram.data_a[4]
data[5] => altsyncram_5hn1:FIFOram.data_a[5]
data[6] => altsyncram_5hn1:FIFOram.data_a[6]
data[7] => altsyncram_5hn1:FIFOram.data_a[7]
data[8] => altsyncram_5hn1:FIFOram.data_a[8]
data[9] => altsyncram_5hn1:FIFOram.data_a[9]
data[10] => altsyncram_5hn1:FIFOram.data_a[10]
data[11] => altsyncram_5hn1:FIFOram.data_a[11]
data[12] => altsyncram_5hn1:FIFOram.data_a[12]
data[13] => altsyncram_5hn1:FIFOram.data_a[13]
data[14] => altsyncram_5hn1:FIFOram.data_a[14]
data[15] => altsyncram_5hn1:FIFOram.data_a[15]
data[16] => altsyncram_5hn1:FIFOram.data_a[16]
data[17] => altsyncram_5hn1:FIFOram.data_a[17]
data[18] => altsyncram_5hn1:FIFOram.data_a[18]
data[19] => altsyncram_5hn1:FIFOram.data_a[19]
data[20] => altsyncram_5hn1:FIFOram.data_a[20]
data[21] => altsyncram_5hn1:FIFOram.data_a[21]
data[22] => altsyncram_5hn1:FIFOram.data_a[22]
data[23] => altsyncram_5hn1:FIFOram.data_a[23]
data[24] => altsyncram_5hn1:FIFOram.data_a[24]
data[25] => altsyncram_5hn1:FIFOram.data_a[25]
data[26] => altsyncram_5hn1:FIFOram.data_a[26]
data[27] => altsyncram_5hn1:FIFOram.data_a[27]
data[28] => altsyncram_5hn1:FIFOram.data_a[28]
data[29] => altsyncram_5hn1:FIFOram.data_a[29]
data[30] => altsyncram_5hn1:FIFOram.data_a[30]
data[31] => altsyncram_5hn1:FIFOram.data_a[31]
data[32] => altsyncram_5hn1:FIFOram.data_a[32]
data[33] => altsyncram_5hn1:FIFOram.data_a[33]
data[34] => altsyncram_5hn1:FIFOram.data_a[34]
data[35] => altsyncram_5hn1:FIFOram.data_a[35]
data[36] => altsyncram_5hn1:FIFOram.data_a[36]
data[37] => altsyncram_5hn1:FIFOram.data_a[37]
data[38] => altsyncram_5hn1:FIFOram.data_a[38]
data[39] => altsyncram_5hn1:FIFOram.data_a[39]
data[40] => altsyncram_5hn1:FIFOram.data_a[40]
data[41] => altsyncram_5hn1:FIFOram.data_a[41]
data[42] => altsyncram_5hn1:FIFOram.data_a[42]
data[43] => altsyncram_5hn1:FIFOram.data_a[43]
data[44] => altsyncram_5hn1:FIFOram.data_a[44]
data[45] => altsyncram_5hn1:FIFOram.data_a[45]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_5hn1:FIFOram.q_b[0]
q[1] <= altsyncram_5hn1:FIFOram.q_b[1]
q[2] <= altsyncram_5hn1:FIFOram.q_b[2]
q[3] <= altsyncram_5hn1:FIFOram.q_b[3]
q[4] <= altsyncram_5hn1:FIFOram.q_b[4]
q[5] <= altsyncram_5hn1:FIFOram.q_b[5]
q[6] <= altsyncram_5hn1:FIFOram.q_b[6]
q[7] <= altsyncram_5hn1:FIFOram.q_b[7]
q[8] <= altsyncram_5hn1:FIFOram.q_b[8]
q[9] <= altsyncram_5hn1:FIFOram.q_b[9]
q[10] <= altsyncram_5hn1:FIFOram.q_b[10]
q[11] <= altsyncram_5hn1:FIFOram.q_b[11]
q[12] <= altsyncram_5hn1:FIFOram.q_b[12]
q[13] <= altsyncram_5hn1:FIFOram.q_b[13]
q[14] <= altsyncram_5hn1:FIFOram.q_b[14]
q[15] <= altsyncram_5hn1:FIFOram.q_b[15]
q[16] <= altsyncram_5hn1:FIFOram.q_b[16]
q[17] <= altsyncram_5hn1:FIFOram.q_b[17]
q[18] <= altsyncram_5hn1:FIFOram.q_b[18]
q[19] <= altsyncram_5hn1:FIFOram.q_b[19]
q[20] <= altsyncram_5hn1:FIFOram.q_b[20]
q[21] <= altsyncram_5hn1:FIFOram.q_b[21]
q[22] <= altsyncram_5hn1:FIFOram.q_b[22]
q[23] <= altsyncram_5hn1:FIFOram.q_b[23]
q[24] <= altsyncram_5hn1:FIFOram.q_b[24]
q[25] <= altsyncram_5hn1:FIFOram.q_b[25]
q[26] <= altsyncram_5hn1:FIFOram.q_b[26]
q[27] <= altsyncram_5hn1:FIFOram.q_b[27]
q[28] <= altsyncram_5hn1:FIFOram.q_b[28]
q[29] <= altsyncram_5hn1:FIFOram.q_b[29]
q[30] <= altsyncram_5hn1:FIFOram.q_b[30]
q[31] <= altsyncram_5hn1:FIFOram.q_b[31]
q[32] <= altsyncram_5hn1:FIFOram.q_b[32]
q[33] <= altsyncram_5hn1:FIFOram.q_b[33]
q[34] <= altsyncram_5hn1:FIFOram.q_b[34]
q[35] <= altsyncram_5hn1:FIFOram.q_b[35]
q[36] <= altsyncram_5hn1:FIFOram.q_b[36]
q[37] <= altsyncram_5hn1:FIFOram.q_b[37]
q[38] <= altsyncram_5hn1:FIFOram.q_b[38]
q[39] <= altsyncram_5hn1:FIFOram.q_b[39]
q[40] <= altsyncram_5hn1:FIFOram.q_b[40]
q[41] <= altsyncram_5hn1:FIFOram.q_b[41]
q[42] <= altsyncram_5hn1:FIFOram.q_b[42]
q[43] <= altsyncram_5hn1:FIFOram.q_b[43]
q[44] <= altsyncram_5hn1:FIFOram.q_b[44]
q[45] <= altsyncram_5hn1:FIFOram.q_b[45]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_hgb:rd_ptr_msb.sclr
sclr => cntr_ug7:usedw_counter.sclr
sclr => cntr_igb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_5hn1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ug7:usedw_counter.updown
wreq => cntr_igb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|altsyncram_5hn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cmpr_4l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cmpr_4l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_hgb:rd_ptr_msb
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_ug7:usedw_counter
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_9ga1:auto_generated|a_dpfifo_ir91:dpfifo|cntr_igb:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[11] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[12] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[13] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[14] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[15] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[16] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[17] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[18] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[19] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[20] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[21] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[22] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[23] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[24] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[25] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[26] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[27] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[28] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[29] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[30] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[31] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[32] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[33] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[34] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[35] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[36] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[37] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[38] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[39] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1
put_data[11] => put_data[11].IN1
put_data[12] => put_data[12].IN1
put_data[13] => put_data[13].IN1
put_data[14] => put_data[14].IN1
put_data[15] => put_data[15].IN1
put_data[16] => put_data[16].IN1
put_data[17] => put_data[17].IN1
put_data[18] => put_data[18].IN1
put_data[19] => put_data[19].IN1
put_data[20] => put_data[20].IN1
put_data[21] => put_data[21].IN1
put_data[22] => put_data[22].IN1
put_data[23] => put_data[23].IN1
put_data[24] => put_data[24].IN1
put_data[25] => put_data[25].IN1
put_data[26] => put_data[26].IN1
put_data[27] => put_data[27].IN1
put_data[28] => put_data[28].IN1
put_data[29] => put_data[29].IN1
put_data[30] => put_data[30].IN1
put_data[31] => put_data[31].IN1
put_data[32] => put_data[32].IN1
put_data[33] => put_data[33].IN1
put_data[34] => put_data[34].IN1
put_data[35] => put_data[35].IN1
put_data[36] => put_data[36].IN1
put_data[37] => put_data[37].IN1
put_data[38] => put_data[38].IN1
put_data[39] => put_data[39].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_kea1:auto_generated.data[0]
data[1] => scfifo_kea1:auto_generated.data[1]
data[2] => scfifo_kea1:auto_generated.data[2]
data[3] => scfifo_kea1:auto_generated.data[3]
data[4] => scfifo_kea1:auto_generated.data[4]
data[5] => scfifo_kea1:auto_generated.data[5]
data[6] => scfifo_kea1:auto_generated.data[6]
data[7] => scfifo_kea1:auto_generated.data[7]
data[8] => scfifo_kea1:auto_generated.data[8]
data[9] => scfifo_kea1:auto_generated.data[9]
data[10] => scfifo_kea1:auto_generated.data[10]
data[11] => scfifo_kea1:auto_generated.data[11]
data[12] => scfifo_kea1:auto_generated.data[12]
data[13] => scfifo_kea1:auto_generated.data[13]
data[14] => scfifo_kea1:auto_generated.data[14]
data[15] => scfifo_kea1:auto_generated.data[15]
data[16] => scfifo_kea1:auto_generated.data[16]
data[17] => scfifo_kea1:auto_generated.data[17]
data[18] => scfifo_kea1:auto_generated.data[18]
data[19] => scfifo_kea1:auto_generated.data[19]
data[20] => scfifo_kea1:auto_generated.data[20]
data[21] => scfifo_kea1:auto_generated.data[21]
data[22] => scfifo_kea1:auto_generated.data[22]
data[23] => scfifo_kea1:auto_generated.data[23]
data[24] => scfifo_kea1:auto_generated.data[24]
data[25] => scfifo_kea1:auto_generated.data[25]
data[26] => scfifo_kea1:auto_generated.data[26]
data[27] => scfifo_kea1:auto_generated.data[27]
data[28] => scfifo_kea1:auto_generated.data[28]
data[29] => scfifo_kea1:auto_generated.data[29]
data[30] => scfifo_kea1:auto_generated.data[30]
data[31] => scfifo_kea1:auto_generated.data[31]
data[32] => scfifo_kea1:auto_generated.data[32]
data[33] => scfifo_kea1:auto_generated.data[33]
data[34] => scfifo_kea1:auto_generated.data[34]
data[35] => scfifo_kea1:auto_generated.data[35]
data[36] => scfifo_kea1:auto_generated.data[36]
data[37] => scfifo_kea1:auto_generated.data[37]
data[38] => scfifo_kea1:auto_generated.data[38]
data[39] => scfifo_kea1:auto_generated.data[39]
q[0] <= scfifo_kea1:auto_generated.q[0]
q[1] <= scfifo_kea1:auto_generated.q[1]
q[2] <= scfifo_kea1:auto_generated.q[2]
q[3] <= scfifo_kea1:auto_generated.q[3]
q[4] <= scfifo_kea1:auto_generated.q[4]
q[5] <= scfifo_kea1:auto_generated.q[5]
q[6] <= scfifo_kea1:auto_generated.q[6]
q[7] <= scfifo_kea1:auto_generated.q[7]
q[8] <= scfifo_kea1:auto_generated.q[8]
q[9] <= scfifo_kea1:auto_generated.q[9]
q[10] <= scfifo_kea1:auto_generated.q[10]
q[11] <= scfifo_kea1:auto_generated.q[11]
q[12] <= scfifo_kea1:auto_generated.q[12]
q[13] <= scfifo_kea1:auto_generated.q[13]
q[14] <= scfifo_kea1:auto_generated.q[14]
q[15] <= scfifo_kea1:auto_generated.q[15]
q[16] <= scfifo_kea1:auto_generated.q[16]
q[17] <= scfifo_kea1:auto_generated.q[17]
q[18] <= scfifo_kea1:auto_generated.q[18]
q[19] <= scfifo_kea1:auto_generated.q[19]
q[20] <= scfifo_kea1:auto_generated.q[20]
q[21] <= scfifo_kea1:auto_generated.q[21]
q[22] <= scfifo_kea1:auto_generated.q[22]
q[23] <= scfifo_kea1:auto_generated.q[23]
q[24] <= scfifo_kea1:auto_generated.q[24]
q[25] <= scfifo_kea1:auto_generated.q[25]
q[26] <= scfifo_kea1:auto_generated.q[26]
q[27] <= scfifo_kea1:auto_generated.q[27]
q[28] <= scfifo_kea1:auto_generated.q[28]
q[29] <= scfifo_kea1:auto_generated.q[29]
q[30] <= scfifo_kea1:auto_generated.q[30]
q[31] <= scfifo_kea1:auto_generated.q[31]
q[32] <= scfifo_kea1:auto_generated.q[32]
q[33] <= scfifo_kea1:auto_generated.q[33]
q[34] <= scfifo_kea1:auto_generated.q[34]
q[35] <= scfifo_kea1:auto_generated.q[35]
q[36] <= scfifo_kea1:auto_generated.q[36]
q[37] <= scfifo_kea1:auto_generated.q[37]
q[38] <= scfifo_kea1:auto_generated.q[38]
q[39] <= scfifo_kea1:auto_generated.q[39]
wrreq => scfifo_kea1:auto_generated.wrreq
rdreq => scfifo_kea1:auto_generated.rdreq
clock => scfifo_kea1:auto_generated.clock
aclr => scfifo_kea1:auto_generated.aclr
sclr => scfifo_kea1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_kea1:auto_generated.empty
full <= scfifo_kea1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated
aclr => a_dpfifo_tp91:dpfifo.aclr
clock => a_dpfifo_tp91:dpfifo.clock
data[0] => a_dpfifo_tp91:dpfifo.data[0]
data[1] => a_dpfifo_tp91:dpfifo.data[1]
data[2] => a_dpfifo_tp91:dpfifo.data[2]
data[3] => a_dpfifo_tp91:dpfifo.data[3]
data[4] => a_dpfifo_tp91:dpfifo.data[4]
data[5] => a_dpfifo_tp91:dpfifo.data[5]
data[6] => a_dpfifo_tp91:dpfifo.data[6]
data[7] => a_dpfifo_tp91:dpfifo.data[7]
data[8] => a_dpfifo_tp91:dpfifo.data[8]
data[9] => a_dpfifo_tp91:dpfifo.data[9]
data[10] => a_dpfifo_tp91:dpfifo.data[10]
data[11] => a_dpfifo_tp91:dpfifo.data[11]
data[12] => a_dpfifo_tp91:dpfifo.data[12]
data[13] => a_dpfifo_tp91:dpfifo.data[13]
data[14] => a_dpfifo_tp91:dpfifo.data[14]
data[15] => a_dpfifo_tp91:dpfifo.data[15]
data[16] => a_dpfifo_tp91:dpfifo.data[16]
data[17] => a_dpfifo_tp91:dpfifo.data[17]
data[18] => a_dpfifo_tp91:dpfifo.data[18]
data[19] => a_dpfifo_tp91:dpfifo.data[19]
data[20] => a_dpfifo_tp91:dpfifo.data[20]
data[21] => a_dpfifo_tp91:dpfifo.data[21]
data[22] => a_dpfifo_tp91:dpfifo.data[22]
data[23] => a_dpfifo_tp91:dpfifo.data[23]
data[24] => a_dpfifo_tp91:dpfifo.data[24]
data[25] => a_dpfifo_tp91:dpfifo.data[25]
data[26] => a_dpfifo_tp91:dpfifo.data[26]
data[27] => a_dpfifo_tp91:dpfifo.data[27]
data[28] => a_dpfifo_tp91:dpfifo.data[28]
data[29] => a_dpfifo_tp91:dpfifo.data[29]
data[30] => a_dpfifo_tp91:dpfifo.data[30]
data[31] => a_dpfifo_tp91:dpfifo.data[31]
data[32] => a_dpfifo_tp91:dpfifo.data[32]
data[33] => a_dpfifo_tp91:dpfifo.data[33]
data[34] => a_dpfifo_tp91:dpfifo.data[34]
data[35] => a_dpfifo_tp91:dpfifo.data[35]
data[36] => a_dpfifo_tp91:dpfifo.data[36]
data[37] => a_dpfifo_tp91:dpfifo.data[37]
data[38] => a_dpfifo_tp91:dpfifo.data[38]
data[39] => a_dpfifo_tp91:dpfifo.data[39]
empty <= a_dpfifo_tp91:dpfifo.empty
full <= a_dpfifo_tp91:dpfifo.full
q[0] <= a_dpfifo_tp91:dpfifo.q[0]
q[1] <= a_dpfifo_tp91:dpfifo.q[1]
q[2] <= a_dpfifo_tp91:dpfifo.q[2]
q[3] <= a_dpfifo_tp91:dpfifo.q[3]
q[4] <= a_dpfifo_tp91:dpfifo.q[4]
q[5] <= a_dpfifo_tp91:dpfifo.q[5]
q[6] <= a_dpfifo_tp91:dpfifo.q[6]
q[7] <= a_dpfifo_tp91:dpfifo.q[7]
q[8] <= a_dpfifo_tp91:dpfifo.q[8]
q[9] <= a_dpfifo_tp91:dpfifo.q[9]
q[10] <= a_dpfifo_tp91:dpfifo.q[10]
q[11] <= a_dpfifo_tp91:dpfifo.q[11]
q[12] <= a_dpfifo_tp91:dpfifo.q[12]
q[13] <= a_dpfifo_tp91:dpfifo.q[13]
q[14] <= a_dpfifo_tp91:dpfifo.q[14]
q[15] <= a_dpfifo_tp91:dpfifo.q[15]
q[16] <= a_dpfifo_tp91:dpfifo.q[16]
q[17] <= a_dpfifo_tp91:dpfifo.q[17]
q[18] <= a_dpfifo_tp91:dpfifo.q[18]
q[19] <= a_dpfifo_tp91:dpfifo.q[19]
q[20] <= a_dpfifo_tp91:dpfifo.q[20]
q[21] <= a_dpfifo_tp91:dpfifo.q[21]
q[22] <= a_dpfifo_tp91:dpfifo.q[22]
q[23] <= a_dpfifo_tp91:dpfifo.q[23]
q[24] <= a_dpfifo_tp91:dpfifo.q[24]
q[25] <= a_dpfifo_tp91:dpfifo.q[25]
q[26] <= a_dpfifo_tp91:dpfifo.q[26]
q[27] <= a_dpfifo_tp91:dpfifo.q[27]
q[28] <= a_dpfifo_tp91:dpfifo.q[28]
q[29] <= a_dpfifo_tp91:dpfifo.q[29]
q[30] <= a_dpfifo_tp91:dpfifo.q[30]
q[31] <= a_dpfifo_tp91:dpfifo.q[31]
q[32] <= a_dpfifo_tp91:dpfifo.q[32]
q[33] <= a_dpfifo_tp91:dpfifo.q[33]
q[34] <= a_dpfifo_tp91:dpfifo.q[34]
q[35] <= a_dpfifo_tp91:dpfifo.q[35]
q[36] <= a_dpfifo_tp91:dpfifo.q[36]
q[37] <= a_dpfifo_tp91:dpfifo.q[37]
q[38] <= a_dpfifo_tp91:dpfifo.q[38]
q[39] <= a_dpfifo_tp91:dpfifo.q[39]
rdreq => a_dpfifo_tp91:dpfifo.rreq
sclr => a_dpfifo_tp91:dpfifo.sclr
wrreq => a_dpfifo_tp91:dpfifo.wreq


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_rdn1:FIFOram.clock0
clock => altsyncram_rdn1:FIFOram.clock1
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rdn1:FIFOram.data_a[0]
data[1] => altsyncram_rdn1:FIFOram.data_a[1]
data[2] => altsyncram_rdn1:FIFOram.data_a[2]
data[3] => altsyncram_rdn1:FIFOram.data_a[3]
data[4] => altsyncram_rdn1:FIFOram.data_a[4]
data[5] => altsyncram_rdn1:FIFOram.data_a[5]
data[6] => altsyncram_rdn1:FIFOram.data_a[6]
data[7] => altsyncram_rdn1:FIFOram.data_a[7]
data[8] => altsyncram_rdn1:FIFOram.data_a[8]
data[9] => altsyncram_rdn1:FIFOram.data_a[9]
data[10] => altsyncram_rdn1:FIFOram.data_a[10]
data[11] => altsyncram_rdn1:FIFOram.data_a[11]
data[12] => altsyncram_rdn1:FIFOram.data_a[12]
data[13] => altsyncram_rdn1:FIFOram.data_a[13]
data[14] => altsyncram_rdn1:FIFOram.data_a[14]
data[15] => altsyncram_rdn1:FIFOram.data_a[15]
data[16] => altsyncram_rdn1:FIFOram.data_a[16]
data[17] => altsyncram_rdn1:FIFOram.data_a[17]
data[18] => altsyncram_rdn1:FIFOram.data_a[18]
data[19] => altsyncram_rdn1:FIFOram.data_a[19]
data[20] => altsyncram_rdn1:FIFOram.data_a[20]
data[21] => altsyncram_rdn1:FIFOram.data_a[21]
data[22] => altsyncram_rdn1:FIFOram.data_a[22]
data[23] => altsyncram_rdn1:FIFOram.data_a[23]
data[24] => altsyncram_rdn1:FIFOram.data_a[24]
data[25] => altsyncram_rdn1:FIFOram.data_a[25]
data[26] => altsyncram_rdn1:FIFOram.data_a[26]
data[27] => altsyncram_rdn1:FIFOram.data_a[27]
data[28] => altsyncram_rdn1:FIFOram.data_a[28]
data[29] => altsyncram_rdn1:FIFOram.data_a[29]
data[30] => altsyncram_rdn1:FIFOram.data_a[30]
data[31] => altsyncram_rdn1:FIFOram.data_a[31]
data[32] => altsyncram_rdn1:FIFOram.data_a[32]
data[33] => altsyncram_rdn1:FIFOram.data_a[33]
data[34] => altsyncram_rdn1:FIFOram.data_a[34]
data[35] => altsyncram_rdn1:FIFOram.data_a[35]
data[36] => altsyncram_rdn1:FIFOram.data_a[36]
data[37] => altsyncram_rdn1:FIFOram.data_a[37]
data[38] => altsyncram_rdn1:FIFOram.data_a[38]
data[39] => altsyncram_rdn1:FIFOram.data_a[39]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rdn1:FIFOram.q_b[0]
q[1] <= altsyncram_rdn1:FIFOram.q_b[1]
q[2] <= altsyncram_rdn1:FIFOram.q_b[2]
q[3] <= altsyncram_rdn1:FIFOram.q_b[3]
q[4] <= altsyncram_rdn1:FIFOram.q_b[4]
q[5] <= altsyncram_rdn1:FIFOram.q_b[5]
q[6] <= altsyncram_rdn1:FIFOram.q_b[6]
q[7] <= altsyncram_rdn1:FIFOram.q_b[7]
q[8] <= altsyncram_rdn1:FIFOram.q_b[8]
q[9] <= altsyncram_rdn1:FIFOram.q_b[9]
q[10] <= altsyncram_rdn1:FIFOram.q_b[10]
q[11] <= altsyncram_rdn1:FIFOram.q_b[11]
q[12] <= altsyncram_rdn1:FIFOram.q_b[12]
q[13] <= altsyncram_rdn1:FIFOram.q_b[13]
q[14] <= altsyncram_rdn1:FIFOram.q_b[14]
q[15] <= altsyncram_rdn1:FIFOram.q_b[15]
q[16] <= altsyncram_rdn1:FIFOram.q_b[16]
q[17] <= altsyncram_rdn1:FIFOram.q_b[17]
q[18] <= altsyncram_rdn1:FIFOram.q_b[18]
q[19] <= altsyncram_rdn1:FIFOram.q_b[19]
q[20] <= altsyncram_rdn1:FIFOram.q_b[20]
q[21] <= altsyncram_rdn1:FIFOram.q_b[21]
q[22] <= altsyncram_rdn1:FIFOram.q_b[22]
q[23] <= altsyncram_rdn1:FIFOram.q_b[23]
q[24] <= altsyncram_rdn1:FIFOram.q_b[24]
q[25] <= altsyncram_rdn1:FIFOram.q_b[25]
q[26] <= altsyncram_rdn1:FIFOram.q_b[26]
q[27] <= altsyncram_rdn1:FIFOram.q_b[27]
q[28] <= altsyncram_rdn1:FIFOram.q_b[28]
q[29] <= altsyncram_rdn1:FIFOram.q_b[29]
q[30] <= altsyncram_rdn1:FIFOram.q_b[30]
q[31] <= altsyncram_rdn1:FIFOram.q_b[31]
q[32] <= altsyncram_rdn1:FIFOram.q_b[32]
q[33] <= altsyncram_rdn1:FIFOram.q_b[33]
q[34] <= altsyncram_rdn1:FIFOram.q_b[34]
q[35] <= altsyncram_rdn1:FIFOram.q_b[35]
q[36] <= altsyncram_rdn1:FIFOram.q_b[36]
q[37] <= altsyncram_rdn1:FIFOram.q_b[37]
q[38] <= altsyncram_rdn1:FIFOram.q_b[38]
q[39] <= altsyncram_rdn1:FIFOram.q_b[39]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_rdn1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_rdn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|cmpr_2l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kea1:auto_generated|a_dpfifo_tp91:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].PRESET
ctl_reset_n => list_v[1].PRESET
ctl_reset_n => list_v[2].PRESET
ctl_reset_n => list_v[3].PRESET
ctl_reset_n => list_v[4].PRESET
ctl_reset_n => list_v[5].PRESET
ctl_reset_n => list_v[6].PRESET
ctl_reset_n => list_v[7].PRESET
ctl_reset_n => list_v[8].PRESET
ctl_reset_n => list_v[9].PRESET
ctl_reset_n => list_v[10].PRESET
ctl_reset_n => list_v[11].PRESET
ctl_reset_n => list_v[12].PRESET
ctl_reset_n => list_v[13].PRESET
ctl_reset_n => list_v[14].PRESET
ctl_reset_n => list_v[15].PRESET
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].PRESET
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].PRESET
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].PRESET
ctl_reset_n => list[3][1].PRESET
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].PRESET
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].PRESET
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].PRESET
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].PRESET
ctl_reset_n => list[6][2].PRESET
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].PRESET
ctl_reset_n => list[7][1].PRESET
ctl_reset_n => list[7][2].PRESET
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].PRESET
ctl_reset_n => list[9][0].PRESET
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].PRESET
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].PRESET
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].PRESET
ctl_reset_n => list[11][0].PRESET
ctl_reset_n => list[11][1].PRESET
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].PRESET
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].PRESET
ctl_reset_n => list[12][3].PRESET
ctl_reset_n => list[13][0].PRESET
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].PRESET
ctl_reset_n => list[13][3].PRESET
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].PRESET
ctl_reset_n => list[14][2].PRESET
ctl_reset_n => list[14][3].PRESET
ctl_reset_n => list[15][0].PRESET
ctl_reset_n => list[15][1].PRESET
ctl_reset_n => list[15][2].PRESET
ctl_reset_n => list[15][3].PRESET
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst
ctl_clk => list_vector[0].CLK
ctl_clk => list_vector[1].CLK
ctl_clk => list_vector[2].CLK
ctl_clk => list_vector[3].CLK
ctl_clk => list_vector[4].CLK
ctl_clk => list_vector[5].CLK
ctl_clk => list_vector[6].CLK
ctl_clk => list_vector[7].CLK
ctl_clk => list_vector[8].CLK
ctl_clk => list_vector[9].CLK
ctl_clk => list_vector[10].CLK
ctl_clk => list_vector[11].CLK
ctl_clk => list_vector[12].CLK
ctl_clk => list_vector[13].CLK
ctl_clk => list_vector[14].CLK
ctl_clk => list_vector[15].CLK
ctl_clk => list_v[0].CLK
ctl_clk => list_v[1].CLK
ctl_clk => list_v[2].CLK
ctl_clk => list_v[3].CLK
ctl_clk => list_v[4].CLK
ctl_clk => list_v[5].CLK
ctl_clk => list_v[6].CLK
ctl_clk => list_v[7].CLK
ctl_clk => list_v[8].CLK
ctl_clk => list_v[9].CLK
ctl_clk => list_v[10].CLK
ctl_clk => list_v[11].CLK
ctl_clk => list_v[12].CLK
ctl_clk => list_v[13].CLK
ctl_clk => list_v[14].CLK
ctl_clk => list_v[15].CLK
ctl_clk => list[0][0].CLK
ctl_clk => list[0][1].CLK
ctl_clk => list[0][2].CLK
ctl_clk => list[0][3].CLK
ctl_clk => list[1][0].CLK
ctl_clk => list[1][1].CLK
ctl_clk => list[1][2].CLK
ctl_clk => list[1][3].CLK
ctl_clk => list[2][0].CLK
ctl_clk => list[2][1].CLK
ctl_clk => list[2][2].CLK
ctl_clk => list[2][3].CLK
ctl_clk => list[3][0].CLK
ctl_clk => list[3][1].CLK
ctl_clk => list[3][2].CLK
ctl_clk => list[3][3].CLK
ctl_clk => list[4][0].CLK
ctl_clk => list[4][1].CLK
ctl_clk => list[4][2].CLK
ctl_clk => list[4][3].CLK
ctl_clk => list[5][0].CLK
ctl_clk => list[5][1].CLK
ctl_clk => list[5][2].CLK
ctl_clk => list[5][3].CLK
ctl_clk => list[6][0].CLK
ctl_clk => list[6][1].CLK
ctl_clk => list[6][2].CLK
ctl_clk => list[6][3].CLK
ctl_clk => list[7][0].CLK
ctl_clk => list[7][1].CLK
ctl_clk => list[7][2].CLK
ctl_clk => list[7][3].CLK
ctl_clk => list[8][0].CLK
ctl_clk => list[8][1].CLK
ctl_clk => list[8][2].CLK
ctl_clk => list[8][3].CLK
ctl_clk => list[9][0].CLK
ctl_clk => list[9][1].CLK
ctl_clk => list[9][2].CLK
ctl_clk => list[9][3].CLK
ctl_clk => list[10][0].CLK
ctl_clk => list[10][1].CLK
ctl_clk => list[10][2].CLK
ctl_clk => list[10][3].CLK
ctl_clk => list[11][0].CLK
ctl_clk => list[11][1].CLK
ctl_clk => list[11][2].CLK
ctl_clk => list[11][3].CLK
ctl_clk => list[12][0].CLK
ctl_clk => list[12][1].CLK
ctl_clk => list[12][2].CLK
ctl_clk => list[12][3].CLK
ctl_clk => list[13][0].CLK
ctl_clk => list[13][1].CLK
ctl_clk => list[13][2].CLK
ctl_clk => list[13][3].CLK
ctl_clk => list[14][0].CLK
ctl_clk => list[14][1].CLK
ctl_clk => list[14][2].CLK
ctl_clk => list[14][3].CLK
ctl_clk => list[15][0].CLK
ctl_clk => list[15][1].CLK
ctl_clk => list[15][2].CLK
ctl_clk => list[15][3].CLK
ctl_reset_n => list_vector[0].ACLR
ctl_reset_n => list_vector[1].ACLR
ctl_reset_n => list_vector[2].ACLR
ctl_reset_n => list_vector[3].ACLR
ctl_reset_n => list_vector[4].ACLR
ctl_reset_n => list_vector[5].ACLR
ctl_reset_n => list_vector[6].ACLR
ctl_reset_n => list_vector[7].ACLR
ctl_reset_n => list_vector[8].ACLR
ctl_reset_n => list_vector[9].ACLR
ctl_reset_n => list_vector[10].ACLR
ctl_reset_n => list_vector[11].ACLR
ctl_reset_n => list_vector[12].ACLR
ctl_reset_n => list_vector[13].ACLR
ctl_reset_n => list_vector[14].ACLR
ctl_reset_n => list_vector[15].ACLR
ctl_reset_n => list_v[0].ACLR
ctl_reset_n => list_v[1].ACLR
ctl_reset_n => list_v[2].ACLR
ctl_reset_n => list_v[3].ACLR
ctl_reset_n => list_v[4].ACLR
ctl_reset_n => list_v[5].ACLR
ctl_reset_n => list_v[6].ACLR
ctl_reset_n => list_v[7].ACLR
ctl_reset_n => list_v[8].ACLR
ctl_reset_n => list_v[9].ACLR
ctl_reset_n => list_v[10].ACLR
ctl_reset_n => list_v[11].ACLR
ctl_reset_n => list_v[12].ACLR
ctl_reset_n => list_v[13].ACLR
ctl_reset_n => list_v[14].ACLR
ctl_reset_n => list_v[15].ACLR
ctl_reset_n => list[0][0].ACLR
ctl_reset_n => list[0][1].ACLR
ctl_reset_n => list[0][2].ACLR
ctl_reset_n => list[0][3].ACLR
ctl_reset_n => list[1][0].ACLR
ctl_reset_n => list[1][1].ACLR
ctl_reset_n => list[1][2].ACLR
ctl_reset_n => list[1][3].ACLR
ctl_reset_n => list[2][0].ACLR
ctl_reset_n => list[2][1].ACLR
ctl_reset_n => list[2][2].ACLR
ctl_reset_n => list[2][3].ACLR
ctl_reset_n => list[3][0].ACLR
ctl_reset_n => list[3][1].ACLR
ctl_reset_n => list[3][2].ACLR
ctl_reset_n => list[3][3].ACLR
ctl_reset_n => list[4][0].ACLR
ctl_reset_n => list[4][1].ACLR
ctl_reset_n => list[4][2].ACLR
ctl_reset_n => list[4][3].ACLR
ctl_reset_n => list[5][0].ACLR
ctl_reset_n => list[5][1].ACLR
ctl_reset_n => list[5][2].ACLR
ctl_reset_n => list[5][3].ACLR
ctl_reset_n => list[6][0].ACLR
ctl_reset_n => list[6][1].ACLR
ctl_reset_n => list[6][2].ACLR
ctl_reset_n => list[6][3].ACLR
ctl_reset_n => list[7][0].ACLR
ctl_reset_n => list[7][1].ACLR
ctl_reset_n => list[7][2].ACLR
ctl_reset_n => list[7][3].ACLR
ctl_reset_n => list[8][0].ACLR
ctl_reset_n => list[8][1].ACLR
ctl_reset_n => list[8][2].ACLR
ctl_reset_n => list[8][3].ACLR
ctl_reset_n => list[9][0].ACLR
ctl_reset_n => list[9][1].ACLR
ctl_reset_n => list[9][2].ACLR
ctl_reset_n => list[9][3].ACLR
ctl_reset_n => list[10][0].ACLR
ctl_reset_n => list[10][1].ACLR
ctl_reset_n => list[10][2].ACLR
ctl_reset_n => list[10][3].ACLR
ctl_reset_n => list[11][0].ACLR
ctl_reset_n => list[11][1].ACLR
ctl_reset_n => list[11][2].ACLR
ctl_reset_n => list[11][3].ACLR
ctl_reset_n => list[12][0].ACLR
ctl_reset_n => list[12][1].ACLR
ctl_reset_n => list[12][2].ACLR
ctl_reset_n => list[12][3].ACLR
ctl_reset_n => list[13][0].ACLR
ctl_reset_n => list[13][1].ACLR
ctl_reset_n => list[13][2].ACLR
ctl_reset_n => list[13][3].ACLR
ctl_reset_n => list[14][0].ACLR
ctl_reset_n => list[14][1].ACLR
ctl_reset_n => list[14][2].ACLR
ctl_reset_n => list[14][3].ACLR
ctl_reset_n => list[15][0].ACLR
ctl_reset_n => list[15][1].ACLR
ctl_reset_n => list[15][2].ACLR
ctl_reset_n => list[15][3].ACLR
list_get_entry_valid <= list_v[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_ready => list_get.IN1
list_get_entry_id[0] <= list[0][0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[1] <= list[0][1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[2] <= list[0][2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id[3] <= list[0][3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[0] <= list_vector[0].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[1] <= list_vector[1].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[2] <= list_vector[2].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[3] <= list_vector[3].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[4] <= list_vector[4].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[5] <= list_vector[5].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[6] <= list_vector[6].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[7] <= list_vector[7].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[8] <= list_vector[8].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[9] <= list_vector[9].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[10] <= list_vector[10].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[11] <= list_vector[11].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[12] <= list_vector[12].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[13] <= list_vector[13].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[14] <= list_vector[14].DB_MAX_OUTPUT_PORT_TYPE
list_get_entry_id_vector[15] <= list_vector[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_valid => list_put.IN1
list_put_entry_ready <= list_v[15].DB_MAX_OUTPUT_PORT_TYPE
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => list.DATAB
list_put_entry_id[0] => Equal16.IN63
list_put_entry_id[0] => Equal17.IN63
list_put_entry_id[0] => Equal18.IN63
list_put_entry_id[0] => Equal19.IN63
list_put_entry_id[0] => Equal20.IN63
list_put_entry_id[0] => Equal21.IN63
list_put_entry_id[0] => Equal22.IN63
list_put_entry_id[0] => Equal23.IN63
list_put_entry_id[0] => Equal24.IN63
list_put_entry_id[0] => Equal25.IN63
list_put_entry_id[0] => Equal26.IN63
list_put_entry_id[0] => Equal27.IN63
list_put_entry_id[0] => Equal28.IN63
list_put_entry_id[0] => Equal29.IN63
list_put_entry_id[0] => Equal30.IN63
list_put_entry_id[0] => Equal31.IN63
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => list.DATAB
list_put_entry_id[1] => Equal16.IN62
list_put_entry_id[1] => Equal17.IN62
list_put_entry_id[1] => Equal18.IN62
list_put_entry_id[1] => Equal19.IN62
list_put_entry_id[1] => Equal20.IN62
list_put_entry_id[1] => Equal21.IN62
list_put_entry_id[1] => Equal22.IN62
list_put_entry_id[1] => Equal23.IN62
list_put_entry_id[1] => Equal24.IN62
list_put_entry_id[1] => Equal25.IN62
list_put_entry_id[1] => Equal26.IN62
list_put_entry_id[1] => Equal27.IN62
list_put_entry_id[1] => Equal28.IN62
list_put_entry_id[1] => Equal29.IN62
list_put_entry_id[1] => Equal30.IN62
list_put_entry_id[1] => Equal31.IN62
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => list.DATAB
list_put_entry_id[2] => Equal16.IN61
list_put_entry_id[2] => Equal17.IN61
list_put_entry_id[2] => Equal18.IN61
list_put_entry_id[2] => Equal19.IN61
list_put_entry_id[2] => Equal20.IN61
list_put_entry_id[2] => Equal21.IN61
list_put_entry_id[2] => Equal22.IN61
list_put_entry_id[2] => Equal23.IN61
list_put_entry_id[2] => Equal24.IN61
list_put_entry_id[2] => Equal25.IN61
list_put_entry_id[2] => Equal26.IN61
list_put_entry_id[2] => Equal27.IN61
list_put_entry_id[2] => Equal28.IN61
list_put_entry_id[2] => Equal29.IN61
list_put_entry_id[2] => Equal30.IN61
list_put_entry_id[2] => Equal31.IN61
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => list.DATAB
list_put_entry_id[3] => Equal16.IN60
list_put_entry_id[3] => Equal17.IN60
list_put_entry_id[3] => Equal18.IN60
list_put_entry_id[3] => Equal19.IN60
list_put_entry_id[3] => Equal20.IN60
list_put_entry_id[3] => Equal21.IN60
list_put_entry_id[3] => Equal22.IN60
list_put_entry_id[3] => Equal23.IN60
list_put_entry_id[3] => Equal24.IN60
list_put_entry_id[3] => Equal25.IN60
list_put_entry_id[3] => Equal26.IN60
list_put_entry_id[3] => Equal27.IN60
list_put_entry_id[3] => Equal28.IN60
list_put_entry_id[3] => Equal29.IN60
list_put_entry_id[3] => Equal30.IN60
list_put_entry_id[3] => Equal31.IN60


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => _.IN1
get_valid <= scfifo:gen_fifo_instance.scfifo_component.empty
get_ready => fifo_get.IN1
get_data[0] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[1] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[2] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[3] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[4] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[5] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[6] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[7] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[8] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[9] <= scfifo:gen_fifo_instance.scfifo_component.q
get_data[10] <= scfifo:gen_fifo_instance.scfifo_component.q
put_valid => fifo_put.IN1
put_ready <= scfifo:gen_fifo_instance.scfifo_component.full
put_data[0] => put_data[0].IN1
put_data[1] => put_data[1].IN1
put_data[2] => put_data[2].IN1
put_data[3] => put_data[3].IN1
put_data[4] => put_data[4].IN1
put_data[5] => put_data[5].IN1
put_data[6] => put_data[6].IN1
put_data[7] => put_data[7].IN1
put_data[8] => put_data[8].IN1
put_data[9] => put_data[9].IN1
put_data[10] => put_data[10].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
data[0] => scfifo_2ga1:auto_generated.data[0]
data[1] => scfifo_2ga1:auto_generated.data[1]
data[2] => scfifo_2ga1:auto_generated.data[2]
data[3] => scfifo_2ga1:auto_generated.data[3]
data[4] => scfifo_2ga1:auto_generated.data[4]
data[5] => scfifo_2ga1:auto_generated.data[5]
data[6] => scfifo_2ga1:auto_generated.data[6]
data[7] => scfifo_2ga1:auto_generated.data[7]
data[8] => scfifo_2ga1:auto_generated.data[8]
data[9] => scfifo_2ga1:auto_generated.data[9]
data[10] => scfifo_2ga1:auto_generated.data[10]
q[0] <= scfifo_2ga1:auto_generated.q[0]
q[1] <= scfifo_2ga1:auto_generated.q[1]
q[2] <= scfifo_2ga1:auto_generated.q[2]
q[3] <= scfifo_2ga1:auto_generated.q[3]
q[4] <= scfifo_2ga1:auto_generated.q[4]
q[5] <= scfifo_2ga1:auto_generated.q[5]
q[6] <= scfifo_2ga1:auto_generated.q[6]
q[7] <= scfifo_2ga1:auto_generated.q[7]
q[8] <= scfifo_2ga1:auto_generated.q[8]
q[9] <= scfifo_2ga1:auto_generated.q[9]
q[10] <= scfifo_2ga1:auto_generated.q[10]
wrreq => scfifo_2ga1:auto_generated.wrreq
rdreq => scfifo_2ga1:auto_generated.rdreq
clock => scfifo_2ga1:auto_generated.clock
aclr => scfifo_2ga1:auto_generated.aclr
sclr => scfifo_2ga1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_2ga1:auto_generated.empty
full <= scfifo_2ga1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated
aclr => a_dpfifo_br91:dpfifo.aclr
clock => a_dpfifo_br91:dpfifo.clock
data[0] => a_dpfifo_br91:dpfifo.data[0]
data[1] => a_dpfifo_br91:dpfifo.data[1]
data[2] => a_dpfifo_br91:dpfifo.data[2]
data[3] => a_dpfifo_br91:dpfifo.data[3]
data[4] => a_dpfifo_br91:dpfifo.data[4]
data[5] => a_dpfifo_br91:dpfifo.data[5]
data[6] => a_dpfifo_br91:dpfifo.data[6]
data[7] => a_dpfifo_br91:dpfifo.data[7]
data[8] => a_dpfifo_br91:dpfifo.data[8]
data[9] => a_dpfifo_br91:dpfifo.data[9]
data[10] => a_dpfifo_br91:dpfifo.data[10]
empty <= a_dpfifo_br91:dpfifo.empty
full <= a_dpfifo_br91:dpfifo.full
q[0] <= a_dpfifo_br91:dpfifo.q[0]
q[1] <= a_dpfifo_br91:dpfifo.q[1]
q[2] <= a_dpfifo_br91:dpfifo.q[2]
q[3] <= a_dpfifo_br91:dpfifo.q[3]
q[4] <= a_dpfifo_br91:dpfifo.q[4]
q[5] <= a_dpfifo_br91:dpfifo.q[5]
q[6] <= a_dpfifo_br91:dpfifo.q[6]
q[7] <= a_dpfifo_br91:dpfifo.q[7]
q[8] <= a_dpfifo_br91:dpfifo.q[8]
q[9] <= a_dpfifo_br91:dpfifo.q[9]
q[10] <= a_dpfifo_br91:dpfifo.q[10]
rdreq => a_dpfifo_br91:dpfifo.rreq
sclr => a_dpfifo_br91:dpfifo.sclr
wrreq => a_dpfifo_br91:dpfifo.wreq


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_ngn1:FIFOram.clock0
clock => altsyncram_ngn1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ngn1:FIFOram.data_a[0]
data[1] => altsyncram_ngn1:FIFOram.data_a[1]
data[2] => altsyncram_ngn1:FIFOram.data_a[2]
data[3] => altsyncram_ngn1:FIFOram.data_a[3]
data[4] => altsyncram_ngn1:FIFOram.data_a[4]
data[5] => altsyncram_ngn1:FIFOram.data_a[5]
data[6] => altsyncram_ngn1:FIFOram.data_a[6]
data[7] => altsyncram_ngn1:FIFOram.data_a[7]
data[8] => altsyncram_ngn1:FIFOram.data_a[8]
data[9] => altsyncram_ngn1:FIFOram.data_a[9]
data[10] => altsyncram_ngn1:FIFOram.data_a[10]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ngn1:FIFOram.q_b[0]
q[1] <= altsyncram_ngn1:FIFOram.q_b[1]
q[2] <= altsyncram_ngn1:FIFOram.q_b[2]
q[3] <= altsyncram_ngn1:FIFOram.q_b[3]
q[4] <= altsyncram_ngn1:FIFOram.q_b[4]
q[5] <= altsyncram_ngn1:FIFOram.q_b[5]
q[6] <= altsyncram_ngn1:FIFOram.q_b[6]
q[7] <= altsyncram_ngn1:FIFOram.q_b[7]
q[8] <= altsyncram_ngn1:FIFOram.q_b[8]
q[9] <= altsyncram_ngn1:FIFOram.q_b[9]
q[10] <= altsyncram_ngn1:FIFOram.q_b[10]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_ngn1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_tg7:usedw_counter.updown
wreq => cntr_hgb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ~NO_FANOUT~
write_valid => write_valid.IN1
write_address[0] => write_address[0].IN1
write_address[1] => write_address[1].IN1
write_address[2] => write_address[2].IN1
write_address[3] => write_address[3].IN1
write_address[4] => write_address[4].IN1
write_address[5] => write_address[5].IN1
write_address[6] => write_address[6].IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
write_data[33] => write_data[33].IN1
write_data[34] => write_data[34].IN1
write_data[35] => write_data[35].IN1
write_data[36] => write_data[36].IN1
write_data[37] => write_data[37].IN1
write_data[38] => write_data[38].IN1
write_data[39] => write_data[39].IN1
write_data[40] => write_data[40].IN1
write_data[41] => write_data[41].IN1
write_data[42] => write_data[42].IN1
write_data[43] => write_data[43].IN1
write_data[44] => write_data[44].IN1
write_data[45] => write_data[45].IN1
write_data[46] => write_data[46].IN1
write_data[47] => write_data[47].IN1
write_data[48] => write_data[48].IN1
write_data[49] => write_data[49].IN1
write_data[50] => write_data[50].IN1
write_data[51] => write_data[51].IN1
write_data[52] => write_data[52].IN1
write_data[53] => write_data[53].IN1
write_data[54] => write_data[54].IN1
write_data[55] => write_data[55].IN1
write_data[56] => write_data[56].IN1
write_data[57] => write_data[57].IN1
write_data[58] => write_data[58].IN1
write_data[59] => write_data[59].IN1
write_data[60] => write_data[60].IN1
write_data[61] => write_data[61].IN1
write_data[62] => write_data[62].IN1
write_data[63] => write_data[63].IN1
write_data[64] => write_data[64].IN1
read_valid => ~NO_FANOUT~
read_address[0] => read_address[0].IN1
read_address[1] => read_address[1].IN1
read_address[2] => read_address[2].IN1
read_address[3] => read_address[3].IN1
read_address[4] => read_address[4].IN1
read_address[5] => read_address[5].IN1
read_address[6] => read_address[6].IN1
read_data[0] <= altsyncram:altsyncram_component.q_b
read_data[1] <= altsyncram:altsyncram_component.q_b
read_data[2] <= altsyncram:altsyncram_component.q_b
read_data[3] <= altsyncram:altsyncram_component.q_b
read_data[4] <= altsyncram:altsyncram_component.q_b
read_data[5] <= altsyncram:altsyncram_component.q_b
read_data[6] <= altsyncram:altsyncram_component.q_b
read_data[7] <= altsyncram:altsyncram_component.q_b
read_data[8] <= altsyncram:altsyncram_component.q_b
read_data[9] <= altsyncram:altsyncram_component.q_b
read_data[10] <= altsyncram:altsyncram_component.q_b
read_data[11] <= altsyncram:altsyncram_component.q_b
read_data[12] <= altsyncram:altsyncram_component.q_b
read_data[13] <= altsyncram:altsyncram_component.q_b
read_data[14] <= altsyncram:altsyncram_component.q_b
read_data[15] <= altsyncram:altsyncram_component.q_b
read_data[16] <= altsyncram:altsyncram_component.q_b
read_data[17] <= altsyncram:altsyncram_component.q_b
read_data[18] <= altsyncram:altsyncram_component.q_b
read_data[19] <= altsyncram:altsyncram_component.q_b
read_data[20] <= altsyncram:altsyncram_component.q_b
read_data[21] <= altsyncram:altsyncram_component.q_b
read_data[22] <= altsyncram:altsyncram_component.q_b
read_data[23] <= altsyncram:altsyncram_component.q_b
read_data[24] <= altsyncram:altsyncram_component.q_b
read_data[25] <= altsyncram:altsyncram_component.q_b
read_data[26] <= altsyncram:altsyncram_component.q_b
read_data[27] <= altsyncram:altsyncram_component.q_b
read_data[28] <= altsyncram:altsyncram_component.q_b
read_data[29] <= altsyncram:altsyncram_component.q_b
read_data[30] <= altsyncram:altsyncram_component.q_b
read_data[31] <= altsyncram:altsyncram_component.q_b
read_data[32] <= altsyncram:altsyncram_component.q_b
read_data[33] <= altsyncram:altsyncram_component.q_b
read_data[34] <= altsyncram:altsyncram_component.q_b
read_data[35] <= altsyncram:altsyncram_component.q_b
read_data[36] <= altsyncram:altsyncram_component.q_b
read_data[37] <= altsyncram:altsyncram_component.q_b
read_data[38] <= altsyncram:altsyncram_component.q_b
read_data[39] <= altsyncram:altsyncram_component.q_b
read_data[40] <= altsyncram:altsyncram_component.q_b
read_data[41] <= altsyncram:altsyncram_component.q_b
read_data[42] <= altsyncram:altsyncram_component.q_b
read_data[43] <= altsyncram:altsyncram_component.q_b
read_data[44] <= altsyncram:altsyncram_component.q_b
read_data[45] <= altsyncram:altsyncram_component.q_b
read_data[46] <= altsyncram:altsyncram_component.q_b
read_data[47] <= altsyncram:altsyncram_component.q_b
read_data[48] <= altsyncram:altsyncram_component.q_b
read_data[49] <= altsyncram:altsyncram_component.q_b
read_data[50] <= altsyncram:altsyncram_component.q_b
read_data[51] <= altsyncram:altsyncram_component.q_b
read_data[52] <= altsyncram:altsyncram_component.q_b
read_data[53] <= altsyncram:altsyncram_component.q_b
read_data[54] <= altsyncram:altsyncram_component.q_b
read_data[55] <= altsyncram:altsyncram_component.q_b
read_data[56] <= altsyncram:altsyncram_component.q_b
read_data[57] <= altsyncram:altsyncram_component.q_b
read_data[58] <= altsyncram:altsyncram_component.q_b
read_data[59] <= altsyncram:altsyncram_component.q_b
read_data[60] <= altsyncram:altsyncram_component.q_b
read_data[61] <= altsyncram:altsyncram_component.q_b
read_data[62] <= altsyncram:altsyncram_component.q_b
read_data[63] <= altsyncram:altsyncram_component.q_b
read_data[64] <= altsyncram:altsyncram_component.q_b


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component
wren_a => altsyncram_rvr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rvr1:auto_generated.data_a[0]
data_a[1] => altsyncram_rvr1:auto_generated.data_a[1]
data_a[2] => altsyncram_rvr1:auto_generated.data_a[2]
data_a[3] => altsyncram_rvr1:auto_generated.data_a[3]
data_a[4] => altsyncram_rvr1:auto_generated.data_a[4]
data_a[5] => altsyncram_rvr1:auto_generated.data_a[5]
data_a[6] => altsyncram_rvr1:auto_generated.data_a[6]
data_a[7] => altsyncram_rvr1:auto_generated.data_a[7]
data_a[8] => altsyncram_rvr1:auto_generated.data_a[8]
data_a[9] => altsyncram_rvr1:auto_generated.data_a[9]
data_a[10] => altsyncram_rvr1:auto_generated.data_a[10]
data_a[11] => altsyncram_rvr1:auto_generated.data_a[11]
data_a[12] => altsyncram_rvr1:auto_generated.data_a[12]
data_a[13] => altsyncram_rvr1:auto_generated.data_a[13]
data_a[14] => altsyncram_rvr1:auto_generated.data_a[14]
data_a[15] => altsyncram_rvr1:auto_generated.data_a[15]
data_a[16] => altsyncram_rvr1:auto_generated.data_a[16]
data_a[17] => altsyncram_rvr1:auto_generated.data_a[17]
data_a[18] => altsyncram_rvr1:auto_generated.data_a[18]
data_a[19] => altsyncram_rvr1:auto_generated.data_a[19]
data_a[20] => altsyncram_rvr1:auto_generated.data_a[20]
data_a[21] => altsyncram_rvr1:auto_generated.data_a[21]
data_a[22] => altsyncram_rvr1:auto_generated.data_a[22]
data_a[23] => altsyncram_rvr1:auto_generated.data_a[23]
data_a[24] => altsyncram_rvr1:auto_generated.data_a[24]
data_a[25] => altsyncram_rvr1:auto_generated.data_a[25]
data_a[26] => altsyncram_rvr1:auto_generated.data_a[26]
data_a[27] => altsyncram_rvr1:auto_generated.data_a[27]
data_a[28] => altsyncram_rvr1:auto_generated.data_a[28]
data_a[29] => altsyncram_rvr1:auto_generated.data_a[29]
data_a[30] => altsyncram_rvr1:auto_generated.data_a[30]
data_a[31] => altsyncram_rvr1:auto_generated.data_a[31]
data_a[32] => altsyncram_rvr1:auto_generated.data_a[32]
data_a[33] => altsyncram_rvr1:auto_generated.data_a[33]
data_a[34] => altsyncram_rvr1:auto_generated.data_a[34]
data_a[35] => altsyncram_rvr1:auto_generated.data_a[35]
data_a[36] => altsyncram_rvr1:auto_generated.data_a[36]
data_a[37] => altsyncram_rvr1:auto_generated.data_a[37]
data_a[38] => altsyncram_rvr1:auto_generated.data_a[38]
data_a[39] => altsyncram_rvr1:auto_generated.data_a[39]
data_a[40] => altsyncram_rvr1:auto_generated.data_a[40]
data_a[41] => altsyncram_rvr1:auto_generated.data_a[41]
data_a[42] => altsyncram_rvr1:auto_generated.data_a[42]
data_a[43] => altsyncram_rvr1:auto_generated.data_a[43]
data_a[44] => altsyncram_rvr1:auto_generated.data_a[44]
data_a[45] => altsyncram_rvr1:auto_generated.data_a[45]
data_a[46] => altsyncram_rvr1:auto_generated.data_a[46]
data_a[47] => altsyncram_rvr1:auto_generated.data_a[47]
data_a[48] => altsyncram_rvr1:auto_generated.data_a[48]
data_a[49] => altsyncram_rvr1:auto_generated.data_a[49]
data_a[50] => altsyncram_rvr1:auto_generated.data_a[50]
data_a[51] => altsyncram_rvr1:auto_generated.data_a[51]
data_a[52] => altsyncram_rvr1:auto_generated.data_a[52]
data_a[53] => altsyncram_rvr1:auto_generated.data_a[53]
data_a[54] => altsyncram_rvr1:auto_generated.data_a[54]
data_a[55] => altsyncram_rvr1:auto_generated.data_a[55]
data_a[56] => altsyncram_rvr1:auto_generated.data_a[56]
data_a[57] => altsyncram_rvr1:auto_generated.data_a[57]
data_a[58] => altsyncram_rvr1:auto_generated.data_a[58]
data_a[59] => altsyncram_rvr1:auto_generated.data_a[59]
data_a[60] => altsyncram_rvr1:auto_generated.data_a[60]
data_a[61] => altsyncram_rvr1:auto_generated.data_a[61]
data_a[62] => altsyncram_rvr1:auto_generated.data_a[62]
data_a[63] => altsyncram_rvr1:auto_generated.data_a[63]
data_a[64] => altsyncram_rvr1:auto_generated.data_a[64]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
address_a[0] => altsyncram_rvr1:auto_generated.address_a[0]
address_a[1] => altsyncram_rvr1:auto_generated.address_a[1]
address_a[2] => altsyncram_rvr1:auto_generated.address_a[2]
address_a[3] => altsyncram_rvr1:auto_generated.address_a[3]
address_a[4] => altsyncram_rvr1:auto_generated.address_a[4]
address_a[5] => altsyncram_rvr1:auto_generated.address_a[5]
address_a[6] => altsyncram_rvr1:auto_generated.address_a[6]
address_b[0] => altsyncram_rvr1:auto_generated.address_b[0]
address_b[1] => altsyncram_rvr1:auto_generated.address_b[1]
address_b[2] => altsyncram_rvr1:auto_generated.address_b[2]
address_b[3] => altsyncram_rvr1:auto_generated.address_b[3]
address_b[4] => altsyncram_rvr1:auto_generated.address_b[4]
address_b[5] => altsyncram_rvr1:auto_generated.address_b[5]
address_b[6] => altsyncram_rvr1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rvr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_b[0] <= altsyncram_rvr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rvr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rvr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rvr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rvr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rvr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rvr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rvr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rvr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rvr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_rvr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_rvr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_rvr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_rvr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_rvr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_rvr1:auto_generated.q_b[15]
q_b[16] <= altsyncram_rvr1:auto_generated.q_b[16]
q_b[17] <= altsyncram_rvr1:auto_generated.q_b[17]
q_b[18] <= altsyncram_rvr1:auto_generated.q_b[18]
q_b[19] <= altsyncram_rvr1:auto_generated.q_b[19]
q_b[20] <= altsyncram_rvr1:auto_generated.q_b[20]
q_b[21] <= altsyncram_rvr1:auto_generated.q_b[21]
q_b[22] <= altsyncram_rvr1:auto_generated.q_b[22]
q_b[23] <= altsyncram_rvr1:auto_generated.q_b[23]
q_b[24] <= altsyncram_rvr1:auto_generated.q_b[24]
q_b[25] <= altsyncram_rvr1:auto_generated.q_b[25]
q_b[26] <= altsyncram_rvr1:auto_generated.q_b[26]
q_b[27] <= altsyncram_rvr1:auto_generated.q_b[27]
q_b[28] <= altsyncram_rvr1:auto_generated.q_b[28]
q_b[29] <= altsyncram_rvr1:auto_generated.q_b[29]
q_b[30] <= altsyncram_rvr1:auto_generated.q_b[30]
q_b[31] <= altsyncram_rvr1:auto_generated.q_b[31]
q_b[32] <= altsyncram_rvr1:auto_generated.q_b[32]
q_b[33] <= altsyncram_rvr1:auto_generated.q_b[33]
q_b[34] <= altsyncram_rvr1:auto_generated.q_b[34]
q_b[35] <= altsyncram_rvr1:auto_generated.q_b[35]
q_b[36] <= altsyncram_rvr1:auto_generated.q_b[36]
q_b[37] <= altsyncram_rvr1:auto_generated.q_b[37]
q_b[38] <= altsyncram_rvr1:auto_generated.q_b[38]
q_b[39] <= altsyncram_rvr1:auto_generated.q_b[39]
q_b[40] <= altsyncram_rvr1:auto_generated.q_b[40]
q_b[41] <= altsyncram_rvr1:auto_generated.q_b[41]
q_b[42] <= altsyncram_rvr1:auto_generated.q_b[42]
q_b[43] <= altsyncram_rvr1:auto_generated.q_b[43]
q_b[44] <= altsyncram_rvr1:auto_generated.q_b[44]
q_b[45] <= altsyncram_rvr1:auto_generated.q_b[45]
q_b[46] <= altsyncram_rvr1:auto_generated.q_b[46]
q_b[47] <= altsyncram_rvr1:auto_generated.q_b[47]
q_b[48] <= altsyncram_rvr1:auto_generated.q_b[48]
q_b[49] <= altsyncram_rvr1:auto_generated.q_b[49]
q_b[50] <= altsyncram_rvr1:auto_generated.q_b[50]
q_b[51] <= altsyncram_rvr1:auto_generated.q_b[51]
q_b[52] <= altsyncram_rvr1:auto_generated.q_b[52]
q_b[53] <= altsyncram_rvr1:auto_generated.q_b[53]
q_b[54] <= altsyncram_rvr1:auto_generated.q_b[54]
q_b[55] <= altsyncram_rvr1:auto_generated.q_b[55]
q_b[56] <= altsyncram_rvr1:auto_generated.q_b[56]
q_b[57] <= altsyncram_rvr1:auto_generated.q_b[57]
q_b[58] <= altsyncram_rvr1:auto_generated.q_b[58]
q_b[59] <= altsyncram_rvr1:auto_generated.q_b[59]
q_b[60] <= altsyncram_rvr1:auto_generated.q_b[60]
q_b[61] <= altsyncram_rvr1:auto_generated.q_b[61]
q_b[62] <= altsyncram_rvr1:auto_generated.q_b[62]
q_b[63] <= altsyncram_rvr1:auto_generated.q_b[63]
q_b[64] <= altsyncram_rvr1:auto_generated.q_b[64]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_rvr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
ctl_clk => ctl_clk.IN16
ctl_reset_n => ctl_reset_n.IN16
cfg_interface_width[0] => cfg_local_data_width[0].DATAIN
cfg_interface_width[0] => cfg_dram_data_width[0].DATAIN
cfg_interface_width[1] => cfg_local_data_width[1].DATAIN
cfg_interface_width[1] => cfg_dram_data_width[1].DATAIN
cfg_interface_width[2] => cfg_local_data_width[2].DATAIN
cfg_interface_width[2] => cfg_dram_data_width[2].DATAIN
cfg_interface_width[3] => Add0.IN10
cfg_interface_width[3] => cfg_local_data_width.DATAA
cfg_interface_width[3] => cfg_dram_data_width[3].DATAIN
cfg_interface_width[4] => Add0.IN9
cfg_interface_width[4] => cfg_local_data_width.DATAA
cfg_interface_width[4] => cfg_dram_data_width[4].DATAIN
cfg_interface_width[5] => Add0.IN8
cfg_interface_width[5] => cfg_local_data_width.DATAA
cfg_interface_width[5] => cfg_dram_data_width[5].DATAIN
cfg_interface_width[6] => Add0.IN7
cfg_interface_width[6] => cfg_local_data_width.DATAA
cfg_interface_width[6] => cfg_dram_data_width[6].DATAIN
cfg_interface_width[7] => Add0.IN6
cfg_interface_width[7] => cfg_local_data_width.DATAA
cfg_interface_width[7] => cfg_dram_data_width[7].DATAIN
cfg_enable_ecc[0] => cfg_enable_ecc[0].IN16
cfg_gen_sbe[0] => inject_data_error.DATAA
cfg_gen_dbe[0] => inject_data_error.OUTPUTSELECT
cfg_gen_dbe[0] => inject_data_error[1].DATAIN
cfg_enable_intr[0] => always48.IN0
cfg_mask_sbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_dbe_intr[0] => int_interruptable_error_detected.IN1
cfg_mask_corr_dropped_intr[0] => int_interruptable_error_detected.IN0
cfg_clr_intr[0] => int_sbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_sbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_error.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_dbe_count.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_err_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_count.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_corr_dropped_addr.OUTPUTSELECT
cfg_clr_intr[0] => int_ecc_interrupt.OUTPUTSELECT
wdatap_dm[0] => int_encoder_output_dm_r[0].DATAIN
wdatap_dm[1] => int_encoder_output_dm_r[1].DATAIN
wdatap_dm[2] => int_encoder_output_dm_r[2].DATAIN
wdatap_dm[3] => int_encoder_output_dm_r[3].DATAIN
wdatap_dm[4] => int_encoder_output_dm_r[4].DATAIN
wdatap_dm[5] => int_encoder_output_dm_r[5].DATAIN
wdatap_dm[6] => int_encoder_output_dm_r[6].DATAIN
wdatap_dm[7] => int_encoder_output_dm_r[7].DATAIN
wdatap_data[0] => encoder_inst_per_drate[0].input_data[0].IN1
wdatap_data[1] => encoder_inst_per_drate[0].input_data[1].IN1
wdatap_data[2] => encoder_inst_per_drate[0].input_data[2].IN1
wdatap_data[3] => encoder_inst_per_drate[0].input_data[3].IN1
wdatap_data[4] => encoder_inst_per_drate[0].input_data[4].IN1
wdatap_data[5] => encoder_inst_per_drate[0].input_data[5].IN1
wdatap_data[6] => encoder_inst_per_drate[0].input_data[6].IN1
wdatap_data[7] => encoder_inst_per_drate[0].input_data[7].IN1
wdatap_data[8] => encoder_inst_per_drate[0].input_data[8].IN1
wdatap_data[9] => encoder_inst_per_drate[0].input_data[9].IN1
wdatap_data[10] => encoder_inst_per_drate[0].input_data[10].IN1
wdatap_data[11] => encoder_inst_per_drate[0].input_data[11].IN1
wdatap_data[12] => encoder_inst_per_drate[0].input_data[12].IN1
wdatap_data[13] => encoder_inst_per_drate[0].input_data[13].IN1
wdatap_data[14] => encoder_inst_per_drate[0].input_data[14].IN1
wdatap_data[15] => encoder_inst_per_drate[0].input_data[15].IN1
wdatap_data[16] => encoder_inst_per_drate[1].input_data[0].IN1
wdatap_data[17] => encoder_inst_per_drate[1].input_data[1].IN1
wdatap_data[18] => encoder_inst_per_drate[1].input_data[2].IN1
wdatap_data[19] => encoder_inst_per_drate[1].input_data[3].IN1
wdatap_data[20] => encoder_inst_per_drate[1].input_data[4].IN1
wdatap_data[21] => encoder_inst_per_drate[1].input_data[5].IN1
wdatap_data[22] => encoder_inst_per_drate[1].input_data[6].IN1
wdatap_data[23] => encoder_inst_per_drate[1].input_data[7].IN1
wdatap_data[24] => encoder_inst_per_drate[1].input_data[8].IN1
wdatap_data[25] => encoder_inst_per_drate[1].input_data[9].IN1
wdatap_data[26] => encoder_inst_per_drate[1].input_data[10].IN1
wdatap_data[27] => encoder_inst_per_drate[1].input_data[11].IN1
wdatap_data[28] => encoder_inst_per_drate[1].input_data[12].IN1
wdatap_data[29] => encoder_inst_per_drate[1].input_data[13].IN1
wdatap_data[30] => encoder_inst_per_drate[1].input_data[14].IN1
wdatap_data[31] => encoder_inst_per_drate[1].input_data[15].IN1
wdatap_data[32] => encoder_inst_per_drate[2].input_data[0].IN1
wdatap_data[33] => encoder_inst_per_drate[2].input_data[1].IN1
wdatap_data[34] => encoder_inst_per_drate[2].input_data[2].IN1
wdatap_data[35] => encoder_inst_per_drate[2].input_data[3].IN1
wdatap_data[36] => encoder_inst_per_drate[2].input_data[4].IN1
wdatap_data[37] => encoder_inst_per_drate[2].input_data[5].IN1
wdatap_data[38] => encoder_inst_per_drate[2].input_data[6].IN1
wdatap_data[39] => encoder_inst_per_drate[2].input_data[7].IN1
wdatap_data[40] => encoder_inst_per_drate[2].input_data[8].IN1
wdatap_data[41] => encoder_inst_per_drate[2].input_data[9].IN1
wdatap_data[42] => encoder_inst_per_drate[2].input_data[10].IN1
wdatap_data[43] => encoder_inst_per_drate[2].input_data[11].IN1
wdatap_data[44] => encoder_inst_per_drate[2].input_data[12].IN1
wdatap_data[45] => encoder_inst_per_drate[2].input_data[13].IN1
wdatap_data[46] => encoder_inst_per_drate[2].input_data[14].IN1
wdatap_data[47] => encoder_inst_per_drate[2].input_data[15].IN1
wdatap_data[48] => encoder_inst_per_drate[3].input_data[0].IN1
wdatap_data[49] => encoder_inst_per_drate[3].input_data[1].IN1
wdatap_data[50] => encoder_inst_per_drate[3].input_data[2].IN1
wdatap_data[51] => encoder_inst_per_drate[3].input_data[3].IN1
wdatap_data[52] => encoder_inst_per_drate[3].input_data[4].IN1
wdatap_data[53] => encoder_inst_per_drate[3].input_data[5].IN1
wdatap_data[54] => encoder_inst_per_drate[3].input_data[6].IN1
wdatap_data[55] => encoder_inst_per_drate[3].input_data[7].IN1
wdatap_data[56] => encoder_inst_per_drate[3].input_data[8].IN1
wdatap_data[57] => encoder_inst_per_drate[3].input_data[9].IN1
wdatap_data[58] => encoder_inst_per_drate[3].input_data[10].IN1
wdatap_data[59] => encoder_inst_per_drate[3].input_data[11].IN1
wdatap_data[60] => encoder_inst_per_drate[3].input_data[12].IN1
wdatap_data[61] => encoder_inst_per_drate[3].input_data[13].IN1
wdatap_data[62] => encoder_inst_per_drate[3].input_data[14].IN1
wdatap_data[63] => encoder_inst_per_drate[3].input_data[15].IN1
wdatap_rmw_partial_data[0] => encoder_inst_per_drate[0].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[1] => encoder_inst_per_drate[0].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[2] => encoder_inst_per_drate[0].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[3] => encoder_inst_per_drate[0].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[4] => encoder_inst_per_drate[0].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[5] => encoder_inst_per_drate[0].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[6] => encoder_inst_per_drate[0].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[7] => encoder_inst_per_drate[0].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[8] => encoder_inst_per_drate[0].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[9] => encoder_inst_per_drate[0].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[10] => encoder_inst_per_drate[0].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[11] => encoder_inst_per_drate[0].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[12] => encoder_inst_per_drate[0].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[13] => encoder_inst_per_drate[0].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[14] => encoder_inst_per_drate[0].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[15] => encoder_inst_per_drate[0].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[16] => encoder_inst_per_drate[1].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[17] => encoder_inst_per_drate[1].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[18] => encoder_inst_per_drate[1].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[19] => encoder_inst_per_drate[1].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[20] => encoder_inst_per_drate[1].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[21] => encoder_inst_per_drate[1].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[22] => encoder_inst_per_drate[1].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[23] => encoder_inst_per_drate[1].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[24] => encoder_inst_per_drate[1].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[25] => encoder_inst_per_drate[1].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[26] => encoder_inst_per_drate[1].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[27] => encoder_inst_per_drate[1].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[28] => encoder_inst_per_drate[1].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[29] => encoder_inst_per_drate[1].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[30] => encoder_inst_per_drate[1].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[31] => encoder_inst_per_drate[1].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[32] => encoder_inst_per_drate[2].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[33] => encoder_inst_per_drate[2].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[34] => encoder_inst_per_drate[2].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[35] => encoder_inst_per_drate[2].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[36] => encoder_inst_per_drate[2].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[37] => encoder_inst_per_drate[2].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[38] => encoder_inst_per_drate[2].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[39] => encoder_inst_per_drate[2].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[40] => encoder_inst_per_drate[2].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[41] => encoder_inst_per_drate[2].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[42] => encoder_inst_per_drate[2].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[43] => encoder_inst_per_drate[2].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[44] => encoder_inst_per_drate[2].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[45] => encoder_inst_per_drate[2].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[46] => encoder_inst_per_drate[2].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[47] => encoder_inst_per_drate[2].input_rmw_partial_data[15].IN1
wdatap_rmw_partial_data[48] => encoder_inst_per_drate[3].input_rmw_partial_data[0].IN1
wdatap_rmw_partial_data[49] => encoder_inst_per_drate[3].input_rmw_partial_data[1].IN1
wdatap_rmw_partial_data[50] => encoder_inst_per_drate[3].input_rmw_partial_data[2].IN1
wdatap_rmw_partial_data[51] => encoder_inst_per_drate[3].input_rmw_partial_data[3].IN1
wdatap_rmw_partial_data[52] => encoder_inst_per_drate[3].input_rmw_partial_data[4].IN1
wdatap_rmw_partial_data[53] => encoder_inst_per_drate[3].input_rmw_partial_data[5].IN1
wdatap_rmw_partial_data[54] => encoder_inst_per_drate[3].input_rmw_partial_data[6].IN1
wdatap_rmw_partial_data[55] => encoder_inst_per_drate[3].input_rmw_partial_data[7].IN1
wdatap_rmw_partial_data[56] => encoder_inst_per_drate[3].input_rmw_partial_data[8].IN1
wdatap_rmw_partial_data[57] => encoder_inst_per_drate[3].input_rmw_partial_data[9].IN1
wdatap_rmw_partial_data[58] => encoder_inst_per_drate[3].input_rmw_partial_data[10].IN1
wdatap_rmw_partial_data[59] => encoder_inst_per_drate[3].input_rmw_partial_data[11].IN1
wdatap_rmw_partial_data[60] => encoder_inst_per_drate[3].input_rmw_partial_data[12].IN1
wdatap_rmw_partial_data[61] => encoder_inst_per_drate[3].input_rmw_partial_data[13].IN1
wdatap_rmw_partial_data[62] => encoder_inst_per_drate[3].input_rmw_partial_data[14].IN1
wdatap_rmw_partial_data[63] => encoder_inst_per_drate[3].input_rmw_partial_data[15].IN1
wdatap_rmw_correct_data[0] => encoder_inst_per_drate[0].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[1] => encoder_inst_per_drate[0].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[2] => encoder_inst_per_drate[0].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[3] => encoder_inst_per_drate[0].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[4] => encoder_inst_per_drate[0].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[5] => encoder_inst_per_drate[0].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[6] => encoder_inst_per_drate[0].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[7] => encoder_inst_per_drate[0].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[8] => encoder_inst_per_drate[0].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[9] => encoder_inst_per_drate[0].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[10] => encoder_inst_per_drate[0].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[11] => encoder_inst_per_drate[0].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[12] => encoder_inst_per_drate[0].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[13] => encoder_inst_per_drate[0].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[14] => encoder_inst_per_drate[0].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[15] => encoder_inst_per_drate[0].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[16] => encoder_inst_per_drate[1].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[17] => encoder_inst_per_drate[1].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[18] => encoder_inst_per_drate[1].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[19] => encoder_inst_per_drate[1].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[20] => encoder_inst_per_drate[1].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[21] => encoder_inst_per_drate[1].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[22] => encoder_inst_per_drate[1].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[23] => encoder_inst_per_drate[1].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[24] => encoder_inst_per_drate[1].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[25] => encoder_inst_per_drate[1].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[26] => encoder_inst_per_drate[1].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[27] => encoder_inst_per_drate[1].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[28] => encoder_inst_per_drate[1].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[29] => encoder_inst_per_drate[1].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[30] => encoder_inst_per_drate[1].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[31] => encoder_inst_per_drate[1].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[32] => encoder_inst_per_drate[2].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[33] => encoder_inst_per_drate[2].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[34] => encoder_inst_per_drate[2].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[35] => encoder_inst_per_drate[2].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[36] => encoder_inst_per_drate[2].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[37] => encoder_inst_per_drate[2].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[38] => encoder_inst_per_drate[2].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[39] => encoder_inst_per_drate[2].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[40] => encoder_inst_per_drate[2].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[41] => encoder_inst_per_drate[2].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[42] => encoder_inst_per_drate[2].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[43] => encoder_inst_per_drate[2].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[44] => encoder_inst_per_drate[2].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[45] => encoder_inst_per_drate[2].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[46] => encoder_inst_per_drate[2].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[47] => encoder_inst_per_drate[2].input_rmw_correct_data[15].IN1
wdatap_rmw_correct_data[48] => encoder_inst_per_drate[3].input_rmw_correct_data[0].IN1
wdatap_rmw_correct_data[49] => encoder_inst_per_drate[3].input_rmw_correct_data[1].IN1
wdatap_rmw_correct_data[50] => encoder_inst_per_drate[3].input_rmw_correct_data[2].IN1
wdatap_rmw_correct_data[51] => encoder_inst_per_drate[3].input_rmw_correct_data[3].IN1
wdatap_rmw_correct_data[52] => encoder_inst_per_drate[3].input_rmw_correct_data[4].IN1
wdatap_rmw_correct_data[53] => encoder_inst_per_drate[3].input_rmw_correct_data[5].IN1
wdatap_rmw_correct_data[54] => encoder_inst_per_drate[3].input_rmw_correct_data[6].IN1
wdatap_rmw_correct_data[55] => encoder_inst_per_drate[3].input_rmw_correct_data[7].IN1
wdatap_rmw_correct_data[56] => encoder_inst_per_drate[3].input_rmw_correct_data[8].IN1
wdatap_rmw_correct_data[57] => encoder_inst_per_drate[3].input_rmw_correct_data[9].IN1
wdatap_rmw_correct_data[58] => encoder_inst_per_drate[3].input_rmw_correct_data[10].IN1
wdatap_rmw_correct_data[59] => encoder_inst_per_drate[3].input_rmw_correct_data[11].IN1
wdatap_rmw_correct_data[60] => encoder_inst_per_drate[3].input_rmw_correct_data[12].IN1
wdatap_rmw_correct_data[61] => encoder_inst_per_drate[3].input_rmw_correct_data[13].IN1
wdatap_rmw_correct_data[62] => encoder_inst_per_drate[3].input_rmw_correct_data[14].IN1
wdatap_rmw_correct_data[63] => encoder_inst_per_drate[3].input_rmw_correct_data[15].IN1
wdatap_rmw_partial => wdatap_rmw_partial_r.DATAIN
wdatap_rmw_correct => wdatap_rmw_correct_r.DATAIN
wdatap_ecc_code[0] => encoder_inst_per_drate[0].input_ecc_code[0].IN3
wdatap_ecc_code[1] => encoder_inst_per_drate[0].input_ecc_code[1].IN3
wdatap_ecc_code[2] => encoder_inst_per_drate[0].input_ecc_code[2].IN3
wdatap_ecc_code[3] => encoder_inst_per_drate[0].input_ecc_code[3].IN3
wdatap_ecc_code[4] => encoder_inst_per_drate[0].input_ecc_code[4].IN3
wdatap_ecc_code[5] => encoder_inst_per_drate[0].input_ecc_code[5].IN3
wdatap_ecc_code[6] => encoder_inst_per_drate[0].input_ecc_code[6].IN3
wdatap_ecc_code[7] => encoder_inst_per_drate[0].input_ecc_code[7].IN3
wdatap_ecc_code[8] => encoder_inst_per_drate[1].input_ecc_code[0].IN3
wdatap_ecc_code[9] => encoder_inst_per_drate[1].input_ecc_code[1].IN3
wdatap_ecc_code[10] => encoder_inst_per_drate[1].input_ecc_code[2].IN3
wdatap_ecc_code[11] => encoder_inst_per_drate[1].input_ecc_code[3].IN3
wdatap_ecc_code[12] => encoder_inst_per_drate[1].input_ecc_code[4].IN3
wdatap_ecc_code[13] => encoder_inst_per_drate[1].input_ecc_code[5].IN3
wdatap_ecc_code[14] => encoder_inst_per_drate[1].input_ecc_code[6].IN3
wdatap_ecc_code[15] => encoder_inst_per_drate[1].input_ecc_code[7].IN3
wdatap_ecc_code[16] => encoder_inst_per_drate[2].input_ecc_code[0].IN3
wdatap_ecc_code[17] => encoder_inst_per_drate[2].input_ecc_code[1].IN3
wdatap_ecc_code[18] => encoder_inst_per_drate[2].input_ecc_code[2].IN3
wdatap_ecc_code[19] => encoder_inst_per_drate[2].input_ecc_code[3].IN3
wdatap_ecc_code[20] => encoder_inst_per_drate[2].input_ecc_code[4].IN3
wdatap_ecc_code[21] => encoder_inst_per_drate[2].input_ecc_code[5].IN3
wdatap_ecc_code[22] => encoder_inst_per_drate[2].input_ecc_code[6].IN3
wdatap_ecc_code[23] => encoder_inst_per_drate[2].input_ecc_code[7].IN3
wdatap_ecc_code[24] => encoder_inst_per_drate[3].input_ecc_code[0].IN3
wdatap_ecc_code[25] => encoder_inst_per_drate[3].input_ecc_code[1].IN3
wdatap_ecc_code[26] => encoder_inst_per_drate[3].input_ecc_code[2].IN3
wdatap_ecc_code[27] => encoder_inst_per_drate[3].input_ecc_code[3].IN3
wdatap_ecc_code[28] => encoder_inst_per_drate[3].input_ecc_code[4].IN3
wdatap_ecc_code[29] => encoder_inst_per_drate[3].input_ecc_code[5].IN3
wdatap_ecc_code[30] => encoder_inst_per_drate[3].input_ecc_code[6].IN3
wdatap_ecc_code[31] => encoder_inst_per_drate[3].input_ecc_code[7].IN3
wdatap_ecc_code_overwrite[0] => encoder_inst_per_drate[0].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[1] => encoder_inst_per_drate[1].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[2] => encoder_inst_per_drate[2].input_ecc_code_overwrite.IN1
wdatap_ecc_code_overwrite[3] => encoder_inst_per_drate[3].input_ecc_code_overwrite.IN1
rdatap_rcvd_addr[0] => int_err_addr.DATAB
rdatap_rcvd_addr[0] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[1] => int_err_addr.DATAB
rdatap_rcvd_addr[1] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[2] => int_err_addr.DATAB
rdatap_rcvd_addr[2] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[3] => int_err_addr.DATAB
rdatap_rcvd_addr[3] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[4] => int_err_addr.DATAB
rdatap_rcvd_addr[4] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[5] => int_err_addr.DATAB
rdatap_rcvd_addr[5] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[6] => int_err_addr.DATAB
rdatap_rcvd_addr[6] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[7] => int_err_addr.DATAB
rdatap_rcvd_addr[7] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[8] => int_err_addr.DATAB
rdatap_rcvd_addr[8] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[9] => int_err_addr.DATAB
rdatap_rcvd_addr[9] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[10] => int_err_addr.DATAB
rdatap_rcvd_addr[10] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[11] => int_err_addr.DATAB
rdatap_rcvd_addr[11] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[12] => int_err_addr.DATAB
rdatap_rcvd_addr[12] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[13] => int_err_addr.DATAB
rdatap_rcvd_addr[13] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[14] => int_err_addr.DATAB
rdatap_rcvd_addr[14] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[15] => int_err_addr.DATAB
rdatap_rcvd_addr[15] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[16] => int_err_addr.DATAB
rdatap_rcvd_addr[16] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[17] => int_err_addr.DATAB
rdatap_rcvd_addr[17] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[18] => int_err_addr.DATAB
rdatap_rcvd_addr[18] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[19] => int_err_addr.DATAB
rdatap_rcvd_addr[19] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[20] => int_err_addr.DATAB
rdatap_rcvd_addr[20] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[21] => int_err_addr.DATAB
rdatap_rcvd_addr[21] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[22] => int_err_addr.DATAB
rdatap_rcvd_addr[22] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[23] => int_err_addr.DATAB
rdatap_rcvd_addr[23] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[24] => int_err_addr.DATAB
rdatap_rcvd_addr[24] => int_corr_dropped_addr.DATAB
rdatap_rcvd_addr[25] => int_err_addr.DATAB
rdatap_rcvd_addr[25] => int_corr_dropped_addr.DATAB
rdatap_rcvd_cmd => int_sbe_detected.IN1
rdatap_rcvd_cmd => int_dbe_detected.IN1
rdatap_rcvd_cmd => int_sbe_store.IN1
rdatap_rcvd_cmd => int_dbe_store.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_count.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_corr_dropped_addr.OUTPUTSELECT
rdatap_rcvd_corr_dropped => int_interruptable_error_detected.IN1
rdatap_rcvd_corr_dropped => int_corr_dropped_count.DATAB
afi_rdata[0] => decoder_inst_per_drate[0].input_data[0].IN1
afi_rdata[1] => decoder_inst_per_drate[0].input_data[1].IN1
afi_rdata[2] => decoder_inst_per_drate[0].input_data[2].IN1
afi_rdata[3] => decoder_inst_per_drate[0].input_data[3].IN1
afi_rdata[4] => decoder_inst_per_drate[0].input_data[4].IN1
afi_rdata[5] => decoder_inst_per_drate[0].input_data[5].IN1
afi_rdata[6] => decoder_inst_per_drate[0].input_data[6].IN1
afi_rdata[7] => decoder_inst_per_drate[0].input_data[7].IN1
afi_rdata[8] => decoder_inst_per_drate[0].input_data[8].IN1
afi_rdata[9] => decoder_inst_per_drate[0].input_data[9].IN1
afi_rdata[10] => decoder_inst_per_drate[0].input_data[10].IN1
afi_rdata[11] => decoder_inst_per_drate[0].input_data[11].IN1
afi_rdata[12] => decoder_inst_per_drate[0].input_data[12].IN1
afi_rdata[13] => decoder_inst_per_drate[0].input_data[13].IN1
afi_rdata[14] => decoder_inst_per_drate[0].input_data[14].IN1
afi_rdata[15] => decoder_inst_per_drate[0].input_data[15].IN1
afi_rdata[16] => decoder_inst_per_drate[1].input_data[0].IN1
afi_rdata[17] => decoder_inst_per_drate[1].input_data[1].IN1
afi_rdata[18] => decoder_inst_per_drate[1].input_data[2].IN1
afi_rdata[19] => decoder_inst_per_drate[1].input_data[3].IN1
afi_rdata[20] => decoder_inst_per_drate[1].input_data[4].IN1
afi_rdata[21] => decoder_inst_per_drate[1].input_data[5].IN1
afi_rdata[22] => decoder_inst_per_drate[1].input_data[6].IN1
afi_rdata[23] => decoder_inst_per_drate[1].input_data[7].IN1
afi_rdata[24] => decoder_inst_per_drate[1].input_data[8].IN1
afi_rdata[25] => decoder_inst_per_drate[1].input_data[9].IN1
afi_rdata[26] => decoder_inst_per_drate[1].input_data[10].IN1
afi_rdata[27] => decoder_inst_per_drate[1].input_data[11].IN1
afi_rdata[28] => decoder_inst_per_drate[1].input_data[12].IN1
afi_rdata[29] => decoder_inst_per_drate[1].input_data[13].IN1
afi_rdata[30] => decoder_inst_per_drate[1].input_data[14].IN1
afi_rdata[31] => decoder_inst_per_drate[1].input_data[15].IN1
afi_rdata[32] => decoder_inst_per_drate[2].input_data[0].IN1
afi_rdata[33] => decoder_inst_per_drate[2].input_data[1].IN1
afi_rdata[34] => decoder_inst_per_drate[2].input_data[2].IN1
afi_rdata[35] => decoder_inst_per_drate[2].input_data[3].IN1
afi_rdata[36] => decoder_inst_per_drate[2].input_data[4].IN1
afi_rdata[37] => decoder_inst_per_drate[2].input_data[5].IN1
afi_rdata[38] => decoder_inst_per_drate[2].input_data[6].IN1
afi_rdata[39] => decoder_inst_per_drate[2].input_data[7].IN1
afi_rdata[40] => decoder_inst_per_drate[2].input_data[8].IN1
afi_rdata[41] => decoder_inst_per_drate[2].input_data[9].IN1
afi_rdata[42] => decoder_inst_per_drate[2].input_data[10].IN1
afi_rdata[43] => decoder_inst_per_drate[2].input_data[11].IN1
afi_rdata[44] => decoder_inst_per_drate[2].input_data[12].IN1
afi_rdata[45] => decoder_inst_per_drate[2].input_data[13].IN1
afi_rdata[46] => decoder_inst_per_drate[2].input_data[14].IN1
afi_rdata[47] => decoder_inst_per_drate[2].input_data[15].IN1
afi_rdata[48] => decoder_inst_per_drate[3].input_data[0].IN1
afi_rdata[49] => decoder_inst_per_drate[3].input_data[1].IN1
afi_rdata[50] => decoder_inst_per_drate[3].input_data[2].IN1
afi_rdata[51] => decoder_inst_per_drate[3].input_data[3].IN1
afi_rdata[52] => decoder_inst_per_drate[3].input_data[4].IN1
afi_rdata[53] => decoder_inst_per_drate[3].input_data[5].IN1
afi_rdata[54] => decoder_inst_per_drate[3].input_data[6].IN1
afi_rdata[55] => decoder_inst_per_drate[3].input_data[7].IN1
afi_rdata[56] => decoder_inst_per_drate[3].input_data[8].IN1
afi_rdata[57] => decoder_inst_per_drate[3].input_data[9].IN1
afi_rdata[58] => decoder_inst_per_drate[3].input_data[10].IN1
afi_rdata[59] => decoder_inst_per_drate[3].input_data[11].IN1
afi_rdata[60] => decoder_inst_per_drate[3].input_data[12].IN1
afi_rdata[61] => decoder_inst_per_drate[3].input_data[13].IN1
afi_rdata[62] => decoder_inst_per_drate[3].input_data[14].IN1
afi_rdata[63] => decoder_inst_per_drate[3].input_data[15].IN1
afi_rdata_valid[0] => decoder_inst_per_drate[3].input_data_valid.IN4
afi_rdata_valid[1] => ~NO_FANOUT~
ecc_rdata[0] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[1] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[2] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[3] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[4] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[5] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[6] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[7] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[8] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[9] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[10] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[11] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[12] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[13] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[14] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[15] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst.output_data
ecc_rdata[16] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[17] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[18] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[19] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[20] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[21] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[22] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[23] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[24] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[25] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[26] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[27] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[28] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[29] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[30] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[31] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst.output_data
ecc_rdata[32] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[33] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[34] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[35] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[36] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[37] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[38] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[39] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[40] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[41] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[42] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[43] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[44] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[45] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[46] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[47] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst.output_data
ecc_rdata[48] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[49] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[50] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[51] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[52] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[53] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[54] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[55] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[56] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[57] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[58] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[59] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[60] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[61] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[62] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata[63] <= alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst.output_data
ecc_rdata_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[0] <= int_encoder_output_dm_r[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[1] <= int_encoder_output_dm_r[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[2] <= int_encoder_output_dm_r[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[3] <= int_encoder_output_dm_r[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[4] <= int_encoder_output_dm_r[4].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[5] <= int_encoder_output_dm_r[5].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[6] <= int_encoder_output_dm_r[6].DB_MAX_OUTPUT_PORT_TYPE
ecc_dm[7] <= int_encoder_output_dm_r[7].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[0] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[1] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[2] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[3] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[4] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[5] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[6] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[7] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[8] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[9] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[10] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[11] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[12] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[13] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[14] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[15] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[16] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[17] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[18] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[19] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[20] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[21] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[22] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[23] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[24] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[25] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[26] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[27] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[28] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[29] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[30] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[31] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[32] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[33] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[34] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[35] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[36] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[37] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[38] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[39] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[40] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[41] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[42] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[43] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[44] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[45] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[46] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[47] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[48] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[49] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[50] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[51] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[52] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[53] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[54] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[55] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[56] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[57] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[58] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[59] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[60] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[61] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[62] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[63] <= int_encoder_output_data.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[0] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[1] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[2] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe[3] <= ecc_sbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[0] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[1] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[2] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_dbe[3] <= ecc_dbe.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[0] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[1] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[2] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[3] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[4] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[5] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[6] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[7] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[8] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[9] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[10] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[11] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[12] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[13] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[14] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[15] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[16] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[17] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[18] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[19] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[20] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[21] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[22] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[23] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[24] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[25] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[26] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[27] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[28] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[29] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[30] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_code[31] <= ecc_code.DB_MAX_OUTPUT_PORT_TYPE
ecc_interrupt <= int_ecc_interrupt.DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_error[0] <= int_sbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_error[0] <= int_dbe_error[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[0] <= int_sbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[1] <= int_sbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[2] <= int_sbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[3] <= int_sbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[4] <= int_sbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[5] <= int_sbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[6] <= int_sbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_sbe_count[7] <= int_sbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[0] <= int_dbe_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[1] <= int_dbe_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[2] <= int_dbe_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[3] <= int_dbe_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[4] <= int_dbe_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[5] <= int_dbe_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[6] <= int_dbe_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_dbe_count[7] <= int_dbe_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[0] <= int_err_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[1] <= int_err_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[2] <= int_err_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[3] <= int_err_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[4] <= int_err_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[5] <= int_err_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[6] <= int_err_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[7] <= int_err_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[8] <= int_err_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[9] <= int_err_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[10] <= int_err_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[11] <= int_err_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[12] <= int_err_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[13] <= int_err_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[14] <= int_err_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[15] <= int_err_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[16] <= int_err_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[17] <= int_err_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[18] <= int_err_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[19] <= int_err_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[20] <= int_err_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[21] <= int_err_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[22] <= int_err_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[23] <= int_err_addr[23].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[24] <= int_err_addr[24].DB_MAX_OUTPUT_PORT_TYPE
sts_err_addr[25] <= int_err_addr[25].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped[0] <= int_corr_dropped[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[0] <= int_corr_dropped_count[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[1] <= int_corr_dropped_count[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[2] <= int_corr_dropped_count[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[3] <= int_corr_dropped_count[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[4] <= int_corr_dropped_count[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[5] <= int_corr_dropped_count[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[6] <= int_corr_dropped_count[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_count[7] <= int_corr_dropped_count[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[0] <= int_corr_dropped_addr[0].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[1] <= int_corr_dropped_addr[1].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[2] <= int_corr_dropped_addr[2].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[3] <= int_corr_dropped_addr[3].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[4] <= int_corr_dropped_addr[4].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[5] <= int_corr_dropped_addr[5].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[6] <= int_corr_dropped_addr[6].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[7] <= int_corr_dropped_addr[7].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[8] <= int_corr_dropped_addr[8].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[9] <= int_corr_dropped_addr[9].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[10] <= int_corr_dropped_addr[10].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[11] <= int_corr_dropped_addr[11].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[12] <= int_corr_dropped_addr[12].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[13] <= int_corr_dropped_addr[13].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[14] <= int_corr_dropped_addr[14].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[15] <= int_corr_dropped_addr[15].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[16] <= int_corr_dropped_addr[16].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[17] <= int_corr_dropped_addr[17].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[18] <= int_corr_dropped_addr[18].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[19] <= int_corr_dropped_addr[19].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[20] <= int_corr_dropped_addr[20].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[21] <= int_corr_dropped_addr[21].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[22] <= int_corr_dropped_addr[22].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[23] <= int_corr_dropped_addr[23].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[24] <= int_corr_dropped_addr[24].DB_MAX_OUTPUT_PORT_TYPE
sts_corr_dropped_addr[25] <= int_corr_dropped_addr[25].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
input_data[0] => encoder_input[0].IN1
input_data[1] => encoder_input[1].IN1
input_data[2] => encoder_input[2].IN1
input_data[3] => encoder_input[3].IN1
input_data[4] => encoder_input[4].IN1
input_data[5] => encoder_input[5].IN1
input_data[6] => encoder_input[6].IN1
input_data[7] => encoder_input[7].IN1
input_data[8] => int_input_data[8].DATAIN
input_data[9] => int_input_data[9].DATAIN
input_data[10] => int_input_data[10].DATAIN
input_data[11] => int_input_data[11].DATAIN
input_data[12] => int_input_data[12].DATAIN
input_data[13] => int_input_data[13].DATAIN
input_data[14] => int_input_data[14].DATAIN
input_data[15] => int_input_data[15].DATAIN
input_ecc_code[0] => int_input_ecc_code[0].DATAIN
input_ecc_code[1] => int_input_ecc_code[1].DATAIN
input_ecc_code[2] => int_input_ecc_code[2].DATAIN
input_ecc_code[3] => int_input_ecc_code[3].DATAIN
input_ecc_code[4] => int_input_ecc_code[4].DATAIN
input_ecc_code[5] => int_input_ecc_code[5].DATAIN
input_ecc_code[6] => int_input_ecc_code[6].DATAIN
input_ecc_code[7] => int_input_ecc_code[7].DATAIN
input_ecc_code_overwrite => int_input_ecc_code_overwrite.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
q[0] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[1] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[2] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[3] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[4] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[5] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[6] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[7] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[8] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[9] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[10] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[11] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[12] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[13] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[14] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[15] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[16] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[17] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[18] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[19] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[20] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[21] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[22] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[23] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[24] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[25] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[26] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[27] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[28] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[29] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[30] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[31] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[32] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[33] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[34] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[35] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[36] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[37] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q
q[38] <= alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
clk => parity_final_reg[31].CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => q_reg[32].CLK
clk => q_reg[33].CLK
clk => q_reg[34].CLK
clk => q_reg[35].CLK
clk => q_reg[36].CLK
clk => q_reg[37].CLK
reset_n => parity_final_reg[31].ACLR
reset_n => q_reg[0].ACLR
reset_n => q_reg[1].ACLR
reset_n => q_reg[2].ACLR
reset_n => q_reg[3].ACLR
reset_n => q_reg[4].ACLR
reset_n => q_reg[5].ACLR
reset_n => q_reg[6].ACLR
reset_n => q_reg[7].ACLR
reset_n => q_reg[8].ACLR
reset_n => q_reg[9].ACLR
reset_n => q_reg[10].ACLR
reset_n => q_reg[11].ACLR
reset_n => q_reg[12].ACLR
reset_n => q_reg[13].ACLR
reset_n => q_reg[14].ACLR
reset_n => q_reg[15].ACLR
reset_n => q_reg[16].ACLR
reset_n => q_reg[17].ACLR
reset_n => q_reg[18].ACLR
reset_n => q_reg[19].ACLR
reset_n => q_reg[20].ACLR
reset_n => q_reg[21].ACLR
reset_n => q_reg[22].ACLR
reset_n => q_reg[23].ACLR
reset_n => q_reg[24].ACLR
reset_n => q_reg[25].ACLR
reset_n => q_reg[26].ACLR
reset_n => q_reg[27].ACLR
reset_n => q_reg[28].ACLR
reset_n => q_reg[29].ACLR
reset_n => q_reg[30].ACLR
reset_n => q_reg[31].ACLR
reset_n => q_reg[32].ACLR
reset_n => q_reg[33].ACLR
reset_n => q_reg[34].ACLR
reset_n => q_reg[35].ACLR
reset_n => q_reg[36].ACLR
reset_n => q_reg[37].ACLR
data[0] => q_reg[0].DATAIN
data[0] => parity_final_wire[1].IN0
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[1].IN1
data[1] => parity_final_wire[1].IN1
data[1] => q_reg[1].DATAIN
data[1] => parity_01_wire[1].IN1
data[1] => parity_03_wire.IN0
data[2] => parity_final_wire[2].IN1
data[2] => q_reg[2].DATAIN
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[3] => parity_01_wire[2].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => q_reg[3].DATAIN
data[4] => parity_final_wire[4].IN1
data[4] => q_reg[4].DATAIN
data[4] => parity_01_wire[3].IN1
data[4] => parity_04_wire.IN0
data[5] => parity_final_wire[5].IN1
data[5] => q_reg[5].DATAIN
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[6] => parity_01_wire[4].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => q_reg[6].DATAIN
data[7] => parity_final_wire[7].IN1
data[7] => q_reg[7].DATAIN
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[8] => parity_01_wire[5].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => q_reg[8].DATAIN
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => q_reg[9].DATAIN
data[10] => parity_01_wire[6].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => q_reg[10].DATAIN
data[11] => parity_final_wire[11].IN1
data[11] => q_reg[11].DATAIN
data[11] => parity_01_wire[7].IN1
data[11] => parity_05_wire.IN0
data[12] => parity_final_wire[12].IN1
data[12] => q_reg[12].DATAIN
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[13] => parity_01_wire[8].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => q_reg[13].DATAIN
data[14] => parity_final_wire[14].IN1
data[14] => q_reg[14].DATAIN
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[15] => parity_01_wire[9].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => q_reg[15].DATAIN
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => q_reg[16].DATAIN
data[17] => parity_01_wire[10].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => q_reg[17].DATAIN
data[18] => parity_final_wire[18].IN1
data[18] => q_reg[18].DATAIN
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[19] => parity_01_wire[11].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => q_reg[19].DATAIN
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => q_reg[20].DATAIN
data[21] => parity_01_wire[12].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => q_reg[21].DATAIN
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => q_reg[22].DATAIN
data[23] => parity_01_wire[13].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => q_reg[23].DATAIN
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => q_reg[24].DATAIN
data[25] => parity_01_wire[14].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire[0].IN1
data[25] => parity_final_wire[25].IN1
data[25] => q_reg[25].DATAIN
data[26] => parity_final_wire[26].IN1
data[26] => q_reg[26].DATAIN
data[26] => parity_01_wire[15].IN1
data[26] => parity_06_wire[1].IN0
data[27] => parity_final_wire[27].IN1
data[27] => q_reg[27].DATAIN
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[28] => parity_01_wire[16].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => q_reg[28].DATAIN
data[29] => parity_final_wire[29].IN1
data[29] => q_reg[29].DATAIN
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[30] => parity_01_wire[17].IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => q_reg[30].DATAIN
data[31] => parity_02_wire[9].IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire[5].IN1
data[31] => parity_final_wire[31].IN1
data[31] => q_reg[31].DATAIN
q[0] <= q_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= parity_final.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[2].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
cfg_local_data_width[0] => ~NO_FANOUT~
cfg_local_data_width[1] => ~NO_FANOUT~
cfg_local_data_width[2] => ~NO_FANOUT~
cfg_local_data_width[3] => ~NO_FANOUT~
cfg_local_data_width[4] => ~NO_FANOUT~
cfg_local_data_width[5] => ~NO_FANOUT~
cfg_local_data_width[6] => ~NO_FANOUT~
cfg_local_data_width[7] => ~NO_FANOUT~
cfg_dram_data_width[0] => ~NO_FANOUT~
cfg_dram_data_width[1] => ~NO_FANOUT~
cfg_dram_data_width[2] => ~NO_FANOUT~
cfg_dram_data_width[3] => ~NO_FANOUT~
cfg_dram_data_width[4] => ~NO_FANOUT~
cfg_dram_data_width[5] => ~NO_FANOUT~
cfg_dram_data_width[6] => ~NO_FANOUT~
cfg_dram_data_width[7] => ~NO_FANOUT~
cfg_enable_ecc[0] => int_output_ecc_code[7].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[6].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[5].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[4].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[3].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[2].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[1].OUTPUTSELECT
cfg_enable_ecc[0] => int_output_ecc_code[0].OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data.OUTPUTSELECT
cfg_enable_ecc[0] => output_data_valid.OUTPUTSELECT
cfg_enable_ecc[0] => err_corrected.OUTPUTSELECT
cfg_enable_ecc[0] => err_detected.OUTPUTSELECT
cfg_enable_ecc[0] => err_fatal.OUTPUTSELECT
cfg_enable_ecc[0] => err_sbe.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
cfg_enable_ecc[0] => output_ecc_code.OUTPUTSELECT
input_data[0] => int_decoder_input[0].DATAIN
input_data[0] => output_data.DATAA
input_data[1] => int_decoder_input[1].DATAIN
input_data[1] => output_data.DATAA
input_data[2] => int_decoder_input[2].DATAIN
input_data[2] => output_data.DATAA
input_data[3] => int_decoder_input[3].DATAIN
input_data[3] => output_data.DATAA
input_data[4] => int_decoder_input[4].DATAIN
input_data[4] => output_data.DATAA
input_data[5] => int_decoder_input[5].DATAIN
input_data[5] => output_data.DATAA
input_data[6] => int_decoder_input[6].DATAIN
input_data[6] => output_data.DATAA
input_data[7] => int_decoder_input[7].DATAIN
input_data[7] => output_data.DATAA
input_data[8] => int_output_ecc_code[0].DATAB
input_data[8] => int_decoder_input[8].DATAIN
input_data[8] => output_data.DATAA
input_data[9] => int_output_ecc_code[1].DATAB
input_data[9] => int_decoder_input[9].DATAIN
input_data[9] => output_data.DATAA
input_data[10] => int_output_ecc_code[2].DATAB
input_data[10] => int_decoder_input[10].DATAIN
input_data[10] => output_data.DATAA
input_data[11] => int_output_ecc_code[3].DATAB
input_data[11] => int_decoder_input[11].DATAIN
input_data[11] => output_data.DATAA
input_data[12] => int_output_ecc_code[4].DATAB
input_data[12] => int_decoder_input[12].DATAIN
input_data[12] => output_data.DATAA
input_data[13] => int_output_ecc_code[5].DATAB
input_data[13] => int_decoder_input[13].DATAIN
input_data[13] => output_data.DATAA
input_data[14] => int_output_ecc_code[6].DATAB
input_data[14] => int_decoder_input[14].DATAIN
input_data[14] => output_data.DATAA
input_data[15] => int_output_ecc_code[7].DATAB
input_data[15] => output_data.DATAA
input_data_valid => output_data_valid.DATAA
input_data_valid => decoder_output_valid.DATAIN
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data_valid <= output_data_valid.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[0] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[1] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[2] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[3] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[4] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[5] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[6] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
output_ecc_code[7] <= output_ecc_code.DB_MAX_OUTPUT_PORT_TYPE
err_corrected <= err_corrected.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= err_sbe.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
clk => clk.IN1
reset_n => reset_n.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
err_corrected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_corrected
err_detected <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_detected
err_fatal <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_fatal
err_sbe <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.err_sbe
q[0] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[1] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[2] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[3] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[4] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[5] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[6] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[7] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[8] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[9] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[10] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[11] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[12] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[13] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[14] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[15] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[16] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[17] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[18] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[19] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[20] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[21] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[22] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[23] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[24] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[25] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[26] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[27] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[28] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[29] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[30] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q
q[31] <= alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component.q


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
data[0] => parity_01_wire[1].IN0
data[0] => parity_02_wire[0].IN0
data[0] => parity_final_wire[0].IN0
data[0] => wire_mux21_0_dataout.IN1
data[0] => wire_mux21_0_dataout.DATAA
data[1] => parity_01_wire[2].IN1
data[1] => parity_03_wire.IN0
data[1] => parity_final_wire[1].IN1
data[1] => wire_mux21_1_dataout.IN1
data[1] => wire_mux21_1_dataout.DATAA
data[2] => parity_02_wire.IN0
data[2] => parity_03_wire.IN1
data[2] => parity_final_wire[2].IN1
data[2] => wire_mux21_2_dataout.IN1
data[2] => wire_mux21_2_dataout.DATAA
data[3] => parity_01_wire[3].IN1
data[3] => parity_02_wire.IN1
data[3] => parity_03_wire[0].IN1
data[3] => parity_final_wire[3].IN1
data[3] => wire_mux21_3_dataout.IN1
data[3] => wire_mux21_3_dataout.DATAA
data[4] => parity_01_wire[4].IN1
data[4] => parity_04_wire.IN0
data[4] => parity_final_wire[4].IN1
data[4] => wire_mux21_4_dataout.IN1
data[4] => wire_mux21_4_dataout.DATAA
data[5] => parity_02_wire.IN0
data[5] => parity_04_wire.IN1
data[5] => parity_final_wire[5].IN1
data[5] => wire_mux21_5_dataout.IN1
data[5] => wire_mux21_5_dataout.DATAA
data[6] => parity_01_wire[5].IN1
data[6] => parity_02_wire.IN1
data[6] => parity_04_wire.IN1
data[6] => parity_final_wire[6].IN1
data[6] => wire_mux21_6_dataout.IN1
data[6] => wire_mux21_6_dataout.DATAA
data[7] => parity_03_wire.IN0
data[7] => parity_04_wire.IN1
data[7] => parity_final_wire[7].IN1
data[7] => wire_mux21_7_dataout.IN1
data[7] => wire_mux21_7_dataout.DATAA
data[8] => parity_01_wire[6].IN1
data[8] => parity_03_wire.IN1
data[8] => parity_04_wire.IN1
data[8] => parity_final_wire[8].IN1
data[8] => wire_mux21_8_dataout.IN1
data[8] => wire_mux21_8_dataout.DATAA
data[9] => parity_02_wire.IN0
data[9] => parity_03_wire.IN1
data[9] => parity_04_wire.IN1
data[9] => parity_final_wire[9].IN1
data[9] => wire_mux21_9_dataout.IN1
data[9] => wire_mux21_9_dataout.DATAA
data[10] => parity_01_wire[7].IN1
data[10] => parity_02_wire.IN1
data[10] => parity_03_wire.IN1
data[10] => parity_04_wire[0].IN1
data[10] => parity_final_wire[10].IN1
data[10] => wire_mux21_10_dataout.IN1
data[10] => wire_mux21_10_dataout.DATAA
data[11] => parity_01_wire[8].IN1
data[11] => parity_05_wire.IN0
data[11] => parity_final_wire[11].IN1
data[11] => wire_mux21_11_dataout.IN1
data[11] => wire_mux21_11_dataout.DATAA
data[12] => parity_02_wire.IN0
data[12] => parity_05_wire.IN1
data[12] => parity_final_wire[12].IN1
data[12] => wire_mux21_12_dataout.IN1
data[12] => wire_mux21_12_dataout.DATAA
data[13] => parity_01_wire[9].IN1
data[13] => parity_02_wire.IN1
data[13] => parity_05_wire.IN1
data[13] => parity_final_wire[13].IN1
data[13] => wire_mux21_13_dataout.IN1
data[13] => wire_mux21_13_dataout.DATAA
data[14] => parity_03_wire.IN0
data[14] => parity_05_wire.IN1
data[14] => parity_final_wire[14].IN1
data[14] => wire_mux21_14_dataout.IN1
data[14] => wire_mux21_14_dataout.DATAA
data[15] => parity_01_wire[10].IN1
data[15] => parity_03_wire.IN1
data[15] => parity_05_wire.IN1
data[15] => parity_final_wire[15].IN1
data[15] => wire_mux21_15_dataout.IN1
data[15] => wire_mux21_15_dataout.DATAA
data[16] => parity_02_wire.IN0
data[16] => parity_03_wire.IN1
data[16] => parity_05_wire.IN1
data[16] => parity_final_wire[16].IN1
data[16] => wire_mux21_16_dataout.IN1
data[16] => wire_mux21_16_dataout.DATAA
data[17] => parity_01_wire[11].IN1
data[17] => parity_02_wire.IN1
data[17] => parity_03_wire.IN1
data[17] => parity_05_wire.IN1
data[17] => parity_final_wire[17].IN1
data[17] => wire_mux21_17_dataout.IN1
data[17] => wire_mux21_17_dataout.DATAA
data[18] => parity_04_wire.IN0
data[18] => parity_05_wire.IN1
data[18] => parity_final_wire[18].IN1
data[18] => wire_mux21_18_dataout.IN1
data[18] => wire_mux21_18_dataout.DATAA
data[19] => parity_01_wire[12].IN1
data[19] => parity_04_wire.IN1
data[19] => parity_05_wire.IN1
data[19] => parity_final_wire[19].IN1
data[19] => wire_mux21_19_dataout.IN1
data[19] => wire_mux21_19_dataout.DATAA
data[20] => parity_02_wire.IN0
data[20] => parity_04_wire.IN1
data[20] => parity_05_wire.IN1
data[20] => parity_final_wire[20].IN1
data[20] => wire_mux21_20_dataout.IN1
data[20] => wire_mux21_20_dataout.DATAA
data[21] => parity_01_wire[13].IN1
data[21] => parity_02_wire.IN1
data[21] => parity_04_wire.IN1
data[21] => parity_05_wire.IN1
data[21] => parity_final_wire[21].IN1
data[21] => wire_mux21_21_dataout.IN1
data[21] => wire_mux21_21_dataout.DATAA
data[22] => parity_03_wire.IN0
data[22] => parity_04_wire.IN1
data[22] => parity_05_wire.IN1
data[22] => parity_final_wire[22].IN1
data[22] => wire_mux21_22_dataout.IN1
data[22] => wire_mux21_22_dataout.DATAA
data[23] => parity_01_wire[14].IN1
data[23] => parity_03_wire.IN1
data[23] => parity_04_wire.IN1
data[23] => parity_05_wire.IN1
data[23] => parity_final_wire[23].IN1
data[23] => wire_mux21_23_dataout.IN1
data[23] => wire_mux21_23_dataout.DATAA
data[24] => parity_02_wire.IN0
data[24] => parity_03_wire.IN1
data[24] => parity_04_wire.IN1
data[24] => parity_05_wire.IN1
data[24] => parity_final_wire[24].IN1
data[24] => wire_mux21_24_dataout.IN1
data[24] => wire_mux21_24_dataout.DATAA
data[25] => parity_01_wire[15].IN1
data[25] => parity_02_wire.IN1
data[25] => parity_03_wire.IN1
data[25] => parity_04_wire.IN1
data[25] => parity_05_wire.IN1
data[25] => parity_final_wire[25].IN1
data[25] => wire_mux21_25_dataout.IN1
data[25] => wire_mux21_25_dataout.DATAA
data[26] => parity_01_wire[16].IN1
data[26] => parity_06_wire[0].IN0
data[26] => parity_final_wire[26].IN1
data[26] => wire_mux21_26_dataout.IN1
data[26] => wire_mux21_26_dataout.DATAA
data[27] => parity_02_wire.IN0
data[27] => parity_06_wire[1].IN1
data[27] => parity_final_wire[27].IN1
data[27] => wire_mux21_27_dataout.IN1
data[27] => wire_mux21_27_dataout.DATAA
data[28] => parity_01_wire[17].IN1
data[28] => parity_02_wire.IN1
data[28] => parity_06_wire[2].IN1
data[28] => parity_final_wire[28].IN1
data[28] => wire_mux21_28_dataout.IN1
data[28] => wire_mux21_28_dataout.DATAA
data[29] => parity_03_wire.IN0
data[29] => parity_06_wire[3].IN1
data[29] => parity_final_wire[29].IN1
data[29] => wire_mux21_29_dataout.IN1
data[29] => wire_mux21_29_dataout.DATAA
data[30] => parity_01_wire.IN1
data[30] => parity_03_wire.IN1
data[30] => parity_06_wire[4].IN1
data[30] => parity_final_wire[30].IN1
data[30] => wire_mux21_30_dataout.IN1
data[30] => wire_mux21_30_dataout.DATAA
data[31] => parity_02_wire.IN1
data[31] => parity_03_wire.IN1
data[31] => parity_06_wire.IN1
data[31] => parity_final_wire[31].IN1
data[31] => wire_mux21_31_dataout.IN1
data[31] => wire_mux21_31_dataout.DATAA
data[32] => parity_01_wire[1].IN1
data[32] => parity_final_wire[32].IN1
data[33] => parity_02_wire[0].IN1
data[33] => parity_final_wire[33].IN1
data[34] => parity_03_wire.IN1
data[34] => parity_final_wire[34].IN1
data[35] => parity_04_wire.IN1
data[35] => parity_final_wire[35].IN1
data[36] => parity_05_wire.IN1
data[36] => parity_final_wire[36].IN1
data[37] => parity_06_wire[0].IN1
data[37] => parity_final_wire[37].IN1
data[38] => parity_final_wire[0].IN1
err_corrected <= err_corrected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_detected <= err_detected_wire.DB_MAX_OUTPUT_PORT_TYPE
err_fatal <= err_fatal_wire.DB_MAX_OUTPUT_PORT_TYPE
err_sbe <= parity_final_wire[37].DB_MAX_OUTPUT_PORT_TYPE
q[0] <= wire_mux21_0_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_mux21_1_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_mux21_2_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_mux21_3_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= wire_mux21_4_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= wire_mux21_5_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= wire_mux21_6_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= wire_mux21_7_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= wire_mux21_8_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= wire_mux21_9_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= wire_mux21_10_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= wire_mux21_11_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= wire_mux21_12_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= wire_mux21_13_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= wire_mux21_14_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= wire_mux21_15_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= wire_mux21_16_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= wire_mux21_17_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= wire_mux21_18_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= wire_mux21_19_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= wire_mux21_20_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= wire_mux21_21_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= wire_mux21_22_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= wire_mux21_23_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= wire_mux21_24_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= wire_mux21_25_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= wire_mux21_26_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= wire_mux21_27_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= wire_mux21_28_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= wire_mux21_29_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= wire_mux21_30_dataout.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= wire_mux21_31_dataout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[3].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
data[0] => w_anode1010w[1].IN1
data[0] => w_anode1030w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1084w[1].IN1
data[0] => w_anode1104w[1].IN1
data[0] => w_anode1124w[1].IN1
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1178w[1].IN1
data[0] => w_anode1198w[1].IN1
data[0] => w_anode1218w[1].IN1
data[0] => w_anode499w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode594w[1].IN1
data[0] => w_anode614w[1].IN1
data[0] => w_anode634w[1].IN1
data[0] => w_anode654w[1].IN1
data[0] => w_anode688w[1].IN1
data[0] => w_anode708w[1].IN1
data[0] => w_anode728w[1].IN1
data[0] => w_anode748w[1].IN1
data[0] => w_anode782w[1].IN1
data[0] => w_anode802w[1].IN1
data[0] => w_anode822w[1].IN1
data[0] => w_anode842w[1].IN1
data[0] => w_anode876w[1].IN1
data[0] => w_anode896w[1].IN1
data[0] => w_anode916w[1].IN1
data[0] => w_anode936w[1].IN1
data[0] => w_anode970w[1].IN1
data[0] => w_anode990w[1].IN1
data[0] => w_anode1208w[1].IN1
data[0] => w_anode1188w[1].IN1
data[0] => w_anode1168w[1].IN1
data[0] => w_anode1147w[1].IN1
data[0] => w_anode1114w[1].IN1
data[0] => w_anode1094w[1].IN1
data[0] => w_anode1074w[1].IN1
data[0] => w_anode1053w[1].IN1
data[0] => w_anode1020w[1].IN1
data[0] => w_anode1000w[1].IN1
data[0] => w_anode980w[1].IN1
data[0] => w_anode959w[1].IN1
data[0] => w_anode926w[1].IN1
data[0] => w_anode906w[1].IN1
data[0] => w_anode886w[1].IN1
data[0] => w_anode865w[1].IN1
data[0] => w_anode832w[1].IN1
data[0] => w_anode812w[1].IN1
data[0] => w_anode792w[1].IN1
data[0] => w_anode771w[1].IN1
data[0] => w_anode738w[1].IN1
data[0] => w_anode718w[1].IN1
data[0] => w_anode698w[1].IN1
data[0] => w_anode677w[1].IN1
data[0] => w_anode644w[1].IN1
data[0] => w_anode624w[1].IN1
data[0] => w_anode604w[1].IN1
data[0] => w_anode583w[1].IN1
data[0] => w_anode549w[1].IN1
data[0] => w_anode529w[1].IN1
data[0] => w_anode509w[1].IN1
data[0] => w_anode482w[1].IN1
data[1] => w_anode1020w[2].IN1
data[1] => w_anode1030w[2].IN1
data[1] => w_anode1074w[2].IN1
data[1] => w_anode1084w[2].IN1
data[1] => w_anode1114w[2].IN1
data[1] => w_anode1124w[2].IN1
data[1] => w_anode1168w[2].IN1
data[1] => w_anode1178w[2].IN1
data[1] => w_anode1208w[2].IN1
data[1] => w_anode1218w[2].IN1
data[1] => w_anode509w[2].IN1
data[1] => w_anode519w[2].IN1
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode614w[2].IN1
data[1] => w_anode644w[2].IN1
data[1] => w_anode654w[2].IN1
data[1] => w_anode698w[2].IN1
data[1] => w_anode708w[2].IN1
data[1] => w_anode738w[2].IN1
data[1] => w_anode748w[2].IN1
data[1] => w_anode792w[2].IN1
data[1] => w_anode802w[2].IN1
data[1] => w_anode832w[2].IN1
data[1] => w_anode842w[2].IN1
data[1] => w_anode886w[2].IN1
data[1] => w_anode896w[2].IN1
data[1] => w_anode926w[2].IN1
data[1] => w_anode936w[2].IN1
data[1] => w_anode980w[2].IN1
data[1] => w_anode990w[2].IN1
data[1] => w_anode1198w[2].IN1
data[1] => w_anode1188w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1104w[2].IN1
data[1] => w_anode1094w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1053w[2].IN1
data[1] => w_anode1010w[2].IN1
data[1] => w_anode1000w[2].IN1
data[1] => w_anode970w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode916w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode876w[2].IN1
data[1] => w_anode865w[2].IN1
data[1] => w_anode822w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode782w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode728w[2].IN1
data[1] => w_anode718w[2].IN1
data[1] => w_anode688w[2].IN1
data[1] => w_anode677w[2].IN1
data[1] => w_anode634w[2].IN1
data[1] => w_anode624w[2].IN1
data[1] => w_anode594w[2].IN1
data[1] => w_anode583w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode499w[2].IN1
data[1] => w_anode482w[2].IN1
data[2] => w_anode1000w.IN1
data[2] => w_anode1010w.IN1
data[2] => w_anode1020w.IN1
data[2] => w_anode1030w.IN1
data[2] => w_anode1094w.IN1
data[2] => w_anode1104w.IN1
data[2] => w_anode1114w.IN1
data[2] => w_anode1124w.IN1
data[2] => w_anode1188w.IN1
data[2] => w_anode1198w.IN1
data[2] => w_anode1208w.IN1
data[2] => w_anode1218w.IN1
data[2] => w_anode529w.IN1
data[2] => w_anode539w.IN1
data[2] => w_anode549w.IN1
data[2] => w_anode559w.IN1
data[2] => w_anode624w.IN1
data[2] => w_anode634w.IN1
data[2] => w_anode644w.IN1
data[2] => w_anode654w.IN1
data[2] => w_anode718w.IN1
data[2] => w_anode728w.IN1
data[2] => w_anode738w.IN1
data[2] => w_anode748w.IN1
data[2] => w_anode812w.IN1
data[2] => w_anode822w.IN1
data[2] => w_anode832w.IN1
data[2] => w_anode842w.IN1
data[2] => w_anode906w.IN1
data[2] => w_anode916w.IN1
data[2] => w_anode926w.IN1
data[2] => w_anode936w.IN1
data[2] => w_anode1178w.IN1
data[2] => w_anode1168w.IN1
data[2] => w_anode1158w.IN1
data[2] => w_anode1147w.IN1
data[2] => w_anode1084w.IN1
data[2] => w_anode1074w.IN1
data[2] => w_anode1064w.IN1
data[2] => w_anode1053w.IN1
data[2] => w_anode990w.IN1
data[2] => w_anode980w.IN1
data[2] => w_anode970w.IN1
data[2] => w_anode959w.IN1
data[2] => w_anode896w.IN1
data[2] => w_anode886w.IN1
data[2] => w_anode876w.IN1
data[2] => w_anode865w.IN1
data[2] => w_anode802w.IN1
data[2] => w_anode792w.IN1
data[2] => w_anode782w.IN1
data[2] => w_anode771w.IN1
data[2] => w_anode708w.IN1
data[2] => w_anode698w.IN1
data[2] => w_anode688w.IN1
data[2] => w_anode677w.IN1
data[2] => w_anode614w.IN1
data[2] => w_anode604w.IN1
data[2] => w_anode594w.IN1
data[2] => w_anode583w.IN1
data[2] => w_anode519w.IN1
data[2] => w_anode509w.IN1
data[2] => w_anode499w.IN1
data[2] => w_anode482w.IN1
data[3] => w_anode1041w[2].IN0
data[3] => w_anode1135w[2].IN0
data[3] => w_anode464w[2].IN0
data[3] => w_anode571w[2].IN0
data[3] => w_anode665w[2].IN0
data[3] => w_anode759w[2].IN0
data[3] => w_anode853w[2].IN0
data[3] => w_anode947w[2].IN0
data[4] => w_anode1041w[2].IN1
data[4] => w_anode1135w[2].IN1
data[4] => w_anode665w[2].IN1
data[4] => w_anode759w[2].IN1
data[4] => w_anode947w[2].IN1
data[4] => w_anode853w[2].IN1
data[4] => w_anode571w[2].IN1
data[4] => w_anode464w[2].IN1
data[5] => w_anode1124w[0].IN1
data[5] => w_anode1218w[0].IN1
data[5] => w_anode936w[0].IN1
data[5] => w_anode990w[0].IN1
data[5] => w_anode842w[0].IN1
data[5] => w_anode748w[0].IN1
data[5] => w_anode654w[0].IN1
data[5] => w_anode559w[0].IN1
eq[0] <= w_anode482w.DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode499w.DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode509w.DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode519w.DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode529w.DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode539w.DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode549w.DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode559w.DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode583w.DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode594w.DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode604w.DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode614w.DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode624w.DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode634w.DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode644w.DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode654w.DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode677w.DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode688w.DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode698w.DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode708w.DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode718w.DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode728w.DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode738w.DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode748w.DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode771w.DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode782w.DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode792w.DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode802w.DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode812w.DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode822w.DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode832w.DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode842w.DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode865w.DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode876w.DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode886w.DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode896w.DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode906w.DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode916w.DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode926w.DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode936w.DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode959w.DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode970w.DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode980w.DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode990w.DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1000w.DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1010w.DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1020w.DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode1030w.DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode1053w.DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode1064w.DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode1074w.DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode1084w.DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode1094w.DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode1104w.DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode1114w.DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode1124w.DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode1147w.DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode1158w.DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode1168w.DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode1178w.DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode1188w.DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode1198w.DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode1208w.DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode1218w.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
ctl_clk => power_down_chip_req[0].CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => power_down_cnt[16].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => cs_refresh_req[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => sideband_in_refresh[0]~reg0.CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].sideband_state[2].CLK
ctl_clk => disable_clk[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state[1].CLK
ctl_clk => trk_rfsh_cntr[0][0].CLK
ctl_clk => trk_rfsh_cntr[0][1].CLK
ctl_clk => trk_rfsh_cntr[0][2].CLK
ctl_clk => init_req[0].CLK
ctl_clk => dqstrk_exit[0].CLK
ctl_clk => afi_ctl_refresh_done[0]~reg0.CLK
ctl_clk => do_refresh_req[0].CLK
ctl_clk => do_pch_all_req[0].CLK
ctl_clk => doing_zqcal[0].CLK
ctl_clk => do_zqcal_req[0].CLK
ctl_clk => do_self_rfsh_req[0].CLK
ctl_clk => do_deep_pdown[0].CLK
ctl_clk => do_power_down[0].CLK
ctl_clk => stall_arbiter[0].CLK
ctl_clk => int_stall_chip[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].state[2].CLK
ctl_clk => power_saving_logic_per_chip[0].state[3].CLK
ctl_clk => power_saving_logic_per_chip[0].state[4].CLK
ctl_clk => power_saving_logic_per_chip[0].state[5].CLK
ctl_clk => power_saving_logic_per_chip[0].state[6].CLK
ctl_clk => power_saving_logic_per_chip[0].state[7].CLK
ctl_clk => power_saving_logic_per_chip[0].state[8].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_exit.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_entry.CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_state_busy_r.CLK
ctl_clk => power_saving_logic_per_chip[0].int_disable_clk_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_refresh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].disable_clk_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => afi_seq_busy_r2[0].CLK
ctl_clk => afi_seq_busy_r[0].CLK
ctl_clk => do_self_rfsh_r[0].CLK
ctl_clk => self_rfsh_req_r.CLK
ctl_clk => deep_pdown_chip_req[0].CLK
ctl_clk => self_refresh_chip_req[0].CLK
ctl_clk => do_refresh_to_all_chip_r.CLK
ctl_clk => do_self_rfsh_req_r2[0].CLK
ctl_clk => do_self_rfsh_req_r1[0].CLK
ctl_clk => sb_tbp_precharge_all[3]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[2]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[1]~reg0.CLK
ctl_clk => sb_tbp_precharge_all[0]~reg0.CLK
ctl_clk => sb_do_zq_cal[0]~reg0.CLK
ctl_clk => sb_do_deep_pdown[0]~reg0.CLK
ctl_clk => sb_do_power_down[0]~reg0.CLK
ctl_clk => sb_do_self_refresh[0]~reg0.CLK
ctl_clk => sb_do_refresh[0]~reg0.CLK
ctl_clk => sb_do_precharge_all[0]~reg0.CLK
ctl_clk => tcom_not_running_pipe[0][0].CLK
ctl_clk => tcom_not_running_pipe[0][1].CLK
ctl_clk => tcom_not_running_pipe[0][2].CLK
ctl_clk => tcom_not_running_pipe[0][3].CLK
ctl_clk => tcom_not_running_pipe[0][4].CLK
ctl_clk => tcom_not_running_pipe[0][5].CLK
ctl_clk => tcom_not_running_pipe[0][6].CLK
ctl_clk => tcom_not_running_pipe[0][7].CLK
ctl_clk => tcom_not_running_pipe[0][8].CLK
ctl_clk => tcom_not_running_pipe[0][9].CLK
ctl_clk => tcom_not_running_pipe[0][10].CLK
ctl_clk => tcom_not_running_pipe[0][11].CLK
ctl_clk => tcom_not_running_pipe[0][12].CLK
ctl_clk => tcom_not_running_pipe[0][13].CLK
ctl_clk => tcom_not_running_pipe[0][14].CLK
ctl_clk => tcom_not_running_pipe[0][15].CLK
ctl_reset_n => trk_rfsh_cntr[0][0].ACLR
ctl_reset_n => trk_rfsh_cntr[0][1].ACLR
ctl_reset_n => trk_rfsh_cntr[0][2].ACLR
ctl_reset_n => init_req[0].ACLR
ctl_reset_n => dqstrk_exit[0].ACLR
ctl_reset_n => afi_ctl_refresh_done[0]~reg0.ACLR
ctl_reset_n => do_refresh_req[0].ACLR
ctl_reset_n => do_pch_all_req[0].ACLR
ctl_reset_n => doing_zqcal[0].ACLR
ctl_reset_n => do_zqcal_req[0].ACLR
ctl_reset_n => do_self_rfsh_req[0].ACLR
ctl_reset_n => do_deep_pdown[0].ACLR
ctl_reset_n => do_power_down[0].ACLR
ctl_reset_n => stall_arbiter[0].ACLR
ctl_reset_n => int_stall_chip[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[0].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].state[8].ACLR
ctl_reset_n => sb_do_zq_cal[0]~reg0.ACLR
ctl_reset_n => sb_do_deep_pdown[0]~reg0.ACLR
ctl_reset_n => sb_do_power_down[0]~reg0.ACLR
ctl_reset_n => sb_do_self_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_refresh[0]~reg0.ACLR
ctl_reset_n => sb_do_precharge_all[0]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[3]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[2]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[1]~reg0.ACLR
ctl_reset_n => sb_tbp_precharge_all[0]~reg0.ACLR
ctl_reset_n => sideband_in_refresh[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].sideband_state[2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][0].ACLR
ctl_reset_n => tcom_not_running_pipe[0][1].ACLR
ctl_reset_n => tcom_not_running_pipe[0][2].ACLR
ctl_reset_n => tcom_not_running_pipe[0][3].ACLR
ctl_reset_n => tcom_not_running_pipe[0][4].ACLR
ctl_reset_n => tcom_not_running_pipe[0][5].ACLR
ctl_reset_n => tcom_not_running_pipe[0][6].ACLR
ctl_reset_n => tcom_not_running_pipe[0][7].ACLR
ctl_reset_n => tcom_not_running_pipe[0][8].ACLR
ctl_reset_n => tcom_not_running_pipe[0][9].ACLR
ctl_reset_n => tcom_not_running_pipe[0][10].ACLR
ctl_reset_n => tcom_not_running_pipe[0][11].ACLR
ctl_reset_n => tcom_not_running_pipe[0][12].ACLR
ctl_reset_n => tcom_not_running_pipe[0][13].ACLR
ctl_reset_n => tcom_not_running_pipe[0][14].ACLR
ctl_reset_n => tcom_not_running_pipe[0][15].ACLR
ctl_reset_n => do_refresh_to_all_chip_r.ACLR
ctl_reset_n => do_self_rfsh_req_r2[0].ACLR
ctl_reset_n => do_self_rfsh_req_r1[0].ACLR
ctl_reset_n => do_self_rfsh_r[0].ACLR
ctl_reset_n => self_rfsh_req_r.ACLR
ctl_reset_n => deep_pdown_chip_req[0].ACLR
ctl_reset_n => self_refresh_chip_req[0].ACLR
ctl_reset_n => afi_seq_busy_r2[0].ACLR
ctl_reset_n => afi_seq_busy_r[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_exit_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_deep_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_refresh_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_disable_clk_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy_r.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_exit.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_entry.ACLR
ctl_reset_n => disable_clk[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state_busy.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].disable_clk_state[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => cs_refresh_req[0].ACLR
ctl_reset_n => power_down_chip_req[0].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
ctl_reset_n => power_down_cnt[16].ACLR
rfsh_req => refresh_chip_req.OUTPUTSELECT
rfsh_req => refresh_req.DATAB
rfsh_chip[0] => refresh_chip_req.DATAB
rfsh_ack <= do_refresh.DB_MAX_OUTPUT_PORT_TYPE
self_rfsh_req => self_refresh_chip_req.OUTPUTSELECT
self_rfsh_req => self_rfsh_req_r.IN0
self_rfsh_req => always39.IN1
self_rfsh_req => always42.IN1
self_rfsh_req => always43.IN0
self_rfsh_chip[0] => self_refresh_chip_req.DATAB
self_rfsh_chip[0] => self_rfsh_req_r.IN1
self_rfsh_chip[0] => always39.IN1
self_rfsh_ack <= power_saving_logic_per_chip[0].int_do_self_refresh.DB_MAX_OUTPUT_PORT_TYPE
deep_powerdn_req => deep_pdown_chip_req.OUTPUTSELECT
deep_powerdn_chip[0] => deep_pdown_chip_req.DATAB
deep_powerdn_ack <= do_deep_pdown[0].DB_MAX_OUTPUT_PORT_TYPE
power_down_ack <= do_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
stall_row_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_col_arbiter <= stall_arbiter[0].DB_MAX_OUTPUT_PORT_TYPE
stall_chip[0] <= stall_chip.DB_MAX_OUTPUT_PORT_TYPE
sb_do_precharge_all[0] <= sb_do_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_refresh[0] <= sb_do_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_self_refresh[0] <= sb_do_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_power_down[0] <= sb_do_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_deep_pdown[0] <= sb_do_deep_pdown[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_do_zq_cal[0] <= sb_do_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[0] <= sb_tbp_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[1] <= sb_tbp_precharge_all[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[2] <= sb_tbp_precharge_all[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sb_tbp_precharge_all[3] <= sb_tbp_precharge_all[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_clk_disable[0] <= int_disable_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_req <= int_init_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_req <= <GND>
ctl_cal_success => always42.IN1
ctl_cal_success => init_req.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => state.OUTPUTSELECT
ctl_cal_success => Selector8.IN9
ctl_cal_success => Selector13.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
t_param_arf_to_valid[0] => LessThan4.IN9
t_param_arf_to_valid[1] => LessThan4.IN8
t_param_arf_to_valid[2] => LessThan4.IN7
t_param_arf_to_valid[3] => LessThan4.IN6
t_param_arf_to_valid[4] => LessThan4.IN5
t_param_arf_to_valid[5] => LessThan4.IN4
t_param_arf_to_valid[6] => LessThan4.IN3
t_param_arf_to_valid[7] => LessThan4.IN2
t_param_arf_period[0] => LessThan7.IN12
t_param_arf_period[1] => LessThan7.IN11
t_param_arf_period[2] => LessThan7.IN10
t_param_arf_period[3] => LessThan7.IN9
t_param_arf_period[4] => LessThan7.IN8
t_param_arf_period[5] => LessThan7.IN7
t_param_arf_period[6] => LessThan7.IN6
t_param_arf_period[7] => LessThan7.IN5
t_param_arf_period[8] => LessThan7.IN4
t_param_arf_period[9] => LessThan7.IN3
t_param_arf_period[10] => LessThan7.IN2
t_param_arf_period[11] => LessThan7.IN1
t_param_pch_all_to_valid[0] => LessThan3.IN9
t_param_pch_all_to_valid[1] => LessThan3.IN8
t_param_pch_all_to_valid[2] => LessThan3.IN7
t_param_srf_to_valid[0] => LessThan5.IN9
t_param_srf_to_valid[1] => LessThan5.IN8
t_param_srf_to_valid[2] => LessThan5.IN7
t_param_srf_to_valid[3] => LessThan5.IN6
t_param_srf_to_valid[4] => LessThan5.IN5
t_param_srf_to_valid[5] => LessThan5.IN4
t_param_srf_to_valid[6] => LessThan5.IN3
t_param_srf_to_valid[7] => LessThan5.IN2
t_param_srf_to_valid[8] => LessThan5.IN1
t_param_srf_to_zq_cal[0] => Equal6.IN8
t_param_srf_to_zq_cal[1] => Equal6.IN7
t_param_srf_to_zq_cal[2] => Equal6.IN6
t_param_srf_to_zq_cal[3] => Equal6.IN5
t_param_srf_to_zq_cal[4] => Equal6.IN4
t_param_srf_to_zq_cal[5] => Equal6.IN3
t_param_srf_to_zq_cal[6] => Equal6.IN2
t_param_srf_to_zq_cal[7] => Equal6.IN1
t_param_pdn_to_valid[0] => LessThan6.IN9
t_param_pdn_to_valid[1] => LessThan6.IN8
t_param_pdn_to_valid[2] => LessThan6.IN7
t_param_pdn_period[0] => LessThan8.IN17
t_param_pdn_period[0] => Equal9.IN31
t_param_pdn_period[1] => LessThan8.IN16
t_param_pdn_period[1] => Equal9.IN30
t_param_pdn_period[2] => LessThan8.IN15
t_param_pdn_period[2] => Equal9.IN29
t_param_pdn_period[3] => LessThan8.IN14
t_param_pdn_period[3] => Equal9.IN28
t_param_pdn_period[4] => LessThan8.IN13
t_param_pdn_period[4] => Equal9.IN27
t_param_pdn_period[5] => LessThan8.IN12
t_param_pdn_period[5] => Equal9.IN26
t_param_pdn_period[6] => LessThan8.IN11
t_param_pdn_period[6] => Equal9.IN25
t_param_pdn_period[7] => LessThan8.IN10
t_param_pdn_period[7] => Equal9.IN24
t_param_pdn_period[8] => LessThan8.IN9
t_param_pdn_period[8] => Equal9.IN23
t_param_pdn_period[9] => LessThan8.IN8
t_param_pdn_period[9] => Equal9.IN22
t_param_pdn_period[10] => LessThan8.IN7
t_param_pdn_period[10] => Equal9.IN21
t_param_pdn_period[11] => LessThan8.IN6
t_param_pdn_period[11] => Equal9.IN20
t_param_pdn_period[12] => LessThan8.IN5
t_param_pdn_period[12] => Equal9.IN19
t_param_pdn_period[13] => LessThan8.IN4
t_param_pdn_period[13] => Equal9.IN18
t_param_pdn_period[14] => LessThan8.IN3
t_param_pdn_period[14] => Equal9.IN17
t_param_pdn_period[15] => LessThan8.IN2
t_param_pdn_period[15] => Equal9.IN16
t_param_pdn_period[16] => LessThan8.IN1
t_param_pdn_period[16] => Equal9.IN15
t_param_power_saving_exit[0] => LessThan1.IN2
t_param_power_saving_exit[1] => LessThan1.IN1
t_param_mem_clk_entry_cycles[0] => LessThan2.IN5
t_param_mem_clk_entry_cycles[1] => LessThan2.IN4
t_param_mem_clk_entry_cycles[2] => LessThan2.IN3
t_param_mem_clk_entry_cycles[3] => LessThan2.IN2
t_param_mem_clk_entry_cycles[4] => LessThan2.IN1
tbp_empty => always42.IN1
tbp_empty => power_down_chip_req_combi.IN1
tbp_empty => no_command_r1.DATAIN
tbp_empty => always43.IN1
tbp_empty => always42.IN1
tbp_bank_closed[0] => can_deep_pdown.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_deep_pdown.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_self_rfsh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => doing_zqcal.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => state.OUTPUTSELECT
tbp_bank_closed[0] => do_refresh_req.OUTPUTSELECT
tbp_bank_closed[0] => stall_arbiter.OUTPUTSELECT
tbp_bank_closed[0] => always36.IN0
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => always36.IN1
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_bank_closed[0] => state.DATAB
tbp_timer_ready[0] => can_deep_pdown.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => always36.IN1
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe.OUTPUTSELECT
tbp_timer_ready[0] => tcom_not_running_pipe[0][0].DATAIN
row_grant => grant.IN0
col_grant => grant.IN1
afi_ctl_refresh_done[0] <= afi_ctl_refresh_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_seq_busy[0] => afi_seq_busy_r[0].DATAIN
afi_ctl_long_idle[0] <= <GND>
cfg_cs_addr_width[0] => ShiftLeft0.IN35
cfg_cs_addr_width[1] => ShiftLeft0.IN34
cfg_cs_addr_width[2] => ShiftLeft0.IN33
cfg_enable_dqs_tracking => always36.IN1
cfg_user_rfsh => refresh_req.OUTPUTSELECT
cfg_user_rfsh => refresh_chip_req[0].OUTPUTSELECT
cfg_type[0] => Equal5.IN2
cfg_type[1] => Equal5.IN0
cfg_type[2] => Equal5.IN1
cfg_tcl[0] => Mux0.IN3
cfg_tcl[1] => Mux0.IN2
cfg_tcl[2] => Mux0.IN1
cfg_tcl[3] => Mux0.IN0
cfg_regdimm_enable => ~NO_FANOUT~
zqcal_req => doing_zqcal.OUTPUTSELECT
zqcal_req => state.DATAA
zqcal_req => state.DATAA
sideband_in_refresh[0] <= sideband_in_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
ctl_clk => rdwr_monitor_per_chip[0].int_write_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].int_read_ready.CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].rdwr_state[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.CLK
ctl_clk => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_terminate.CLK
ctl_clk => rdwr_monitor_per_chip[0].doing_burst_chop.CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].CLK
ctl_clk => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].CLK
ctl_clk => effective_wr_to_rd_diff_chip[0].CLK
ctl_clk => effective_wr_to_rd_diff_chip[1].CLK
ctl_clk => effective_wr_to_rd_diff_chip[2].CLK
ctl_clk => effective_wr_to_rd_diff_chip[3].CLK
ctl_clk => effective_wr_to_rd_diff_chip[4].CLK
ctl_clk => effective_wr_to_rd[0].CLK
ctl_clk => effective_wr_to_rd[1].CLK
ctl_clk => effective_wr_to_rd[2].CLK
ctl_clk => effective_wr_to_rd[3].CLK
ctl_clk => effective_wr_to_rd[4].CLK
ctl_clk => effective_rd_to_wr_diff_chip[0].CLK
ctl_clk => effective_rd_to_wr_diff_chip[1].CLK
ctl_clk => effective_rd_to_wr_diff_chip[2].CLK
ctl_clk => effective_rd_to_wr_diff_chip[3].CLK
ctl_clk => effective_rd_to_wr_diff_chip[4].CLK
ctl_clk => effective_rd_to_wr[0].CLK
ctl_clk => effective_rd_to_wr[1].CLK
ctl_clk => effective_rd_to_wr[2].CLK
ctl_clk => effective_rd_to_wr[3].CLK
ctl_clk => effective_rd_to_wr[4].CLK
ctl_clk => max_local_burst_size[0].CLK
ctl_clk => max_local_burst_size[1].CLK
ctl_clk => max_local_burst_size[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[0].CLK
ctl_clk => sel_act_tfaw_shift_out_point[1].CLK
ctl_clk => sel_act_tfaw_shift_out_point[2].CLK
ctl_clk => sel_act_tfaw_shift_out_point[3].CLK
ctl_clk => sel_act_tfaw_shift_out_point[4].CLK
ctl_clk => more_than_3_wr_to_rd_bc.CLK
ctl_clk => more_than_3_rd_to_wr_bc.CLK
ctl_clk => more_than_3_wr_to_rd.CLK
ctl_clk => more_than_3_wr_to_wr.CLK
ctl_clk => more_than_3_rd_to_wr.CLK
ctl_clk => more_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_4_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_4_wr_to_rd.CLK
ctl_clk => less_than_4_wr_to_wr.CLK
ctl_clk => less_than_4_rd_to_wr.CLK
ctl_clk => less_than_4_rd_to_rd.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_wr_diff_chip.CLK
ctl_clk => less_than_3_rd_to_rd_diff_chip.CLK
ctl_clk => less_than_3_wr_to_rd_bc.CLK
ctl_clk => less_than_3_rd_to_wr_bc.CLK
ctl_clk => less_than_3_wr_to_rd.CLK
ctl_clk => less_than_3_wr_to_wr.CLK
ctl_clk => less_than_3_rd_to_wr.CLK
ctl_clk => less_than_3_rd_to_rd.CLK
ctl_clk => less_than_4_four_act_to_act.CLK
ctl_clk => less_than_2_act_to_act_diff_bank.CLK
ctl_clk => int_can_write[3].CLK
ctl_clk => int_can_read[3].CLK
ctl_clk => int_can_precharge[3].CLK
ctl_clk => int_can_activate[3].CLK
ctl_clk => int_can_write[2].CLK
ctl_clk => int_can_read[2].CLK
ctl_clk => int_can_precharge[2].CLK
ctl_clk => int_can_activate[2].CLK
ctl_clk => int_can_write[1].CLK
ctl_clk => int_can_read[1].CLK
ctl_clk => int_can_precharge[1].CLK
ctl_clk => int_can_activate[1].CLK
ctl_clk => int_can_write[0].CLK
ctl_clk => int_can_read[0].CLK
ctl_clk => int_can_precharge[0].CLK
ctl_clk => int_can_activate[0].CLK
ctl_reset_n => int_can_activate[3].ACLR
ctl_reset_n => int_can_activate[2].ACLR
ctl_reset_n => int_can_activate[1].ACLR
ctl_reset_n => int_can_activate[0].ACLR
ctl_reset_n => int_can_precharge[3].ACLR
ctl_reset_n => int_can_precharge[2].ACLR
ctl_reset_n => int_can_precharge[1].ACLR
ctl_reset_n => int_can_precharge[0].ACLR
ctl_reset_n => int_can_read[0].ACLR
ctl_reset_n => int_can_write[0].ACLR
ctl_reset_n => int_can_read[1].ACLR
ctl_reset_n => int_can_write[1].ACLR
ctl_reset_n => int_can_read[2].ACLR
ctl_reset_n => int_can_write[2].ACLR
ctl_reset_n => int_can_read[3].ACLR
ctl_reset_n => int_can_write[3].ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank.ACLR
ctl_reset_n => less_than_4_four_act_to_act.ACLR
ctl_reset_n => less_than_3_rd_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_wr.ACLR
ctl_reset_n => less_than_3_wr_to_rd.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => less_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => less_than_3_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_3_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_wr.ACLR
ctl_reset_n => less_than_4_wr_to_rd.ACLR
ctl_reset_n => less_than_4_rd_to_rd_diff_chip.ACLR
ctl_reset_n => less_than_4_rd_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_wr_diff_chip.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chip.ACLR
ctl_reset_n => more_than_3_rd_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_wr.ACLR
ctl_reset_n => more_than_3_wr_to_rd.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc.ACLR
ctl_reset_n => more_than_3_wr_to_rd_bc.ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[0].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[1].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[2].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[3].ACLR
ctl_reset_n => sel_act_tfaw_shift_out_point[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_tfaw_cmd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => max_local_burst_size[0].ACLR
ctl_reset_n => max_local_burst_size[1].ACLR
ctl_reset_n => max_local_burst_size[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => effective_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => effective_wr_to_rd[0].ACLR
ctl_reset_n => effective_wr_to_rd[1].ACLR
ctl_reset_n => effective_wr_to_rd[2].ACLR
ctl_reset_n => effective_wr_to_rd[3].ACLR
ctl_reset_n => effective_wr_to_rd[4].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[0].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[1].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[2].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[3].ACLR
ctl_reset_n => effective_rd_to_wr_diff_chip[4].ACLR
ctl_reset_n => effective_rd_to_wr[0].ACLR
ctl_reset_n => effective_rd_to_wr[1].ACLR
ctl_reset_n => effective_rd_to_wr[2].ACLR
ctl_reset_n => effective_rd_to_wr[3].ACLR
ctl_reset_n => effective_rd_to_wr[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_this_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].write_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[2].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[3].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].read_cnt_diff_chip[4].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_chop.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].doing_burst_terminate.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_write_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].int_read_ready.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[0].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].rdwr_state[1].ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_effective_wr_to_rd_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_effective_wr_to_rd.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_effective_rd_to_wr_diff_chip.ACLR
ctl_reset_n => rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_effective_rd_to_wr.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => ~NO_FANOUT~
cfg_burst_length[2] => max_local_burst_size[0].DATAIN
cfg_burst_length[3] => max_local_burst_size[1].DATAIN
cfg_burst_length[4] => max_local_burst_size[2].DATAIN
t_param_four_act_to_act[0] => LessThan1.IN10
t_param_four_act_to_act[0] => Add1.IN64
t_param_four_act_to_act[1] => LessThan1.IN9
t_param_four_act_to_act[1] => Add0.IN8
t_param_four_act_to_act[2] => LessThan1.IN8
t_param_four_act_to_act[2] => Add0.IN7
t_param_four_act_to_act[3] => LessThan1.IN7
t_param_four_act_to_act[3] => Add0.IN6
t_param_four_act_to_act[4] => LessThan1.IN6
t_param_four_act_to_act[4] => Add0.IN5
t_param_act_to_act_diff_bank[0] => LessThan0.IN10
t_param_act_to_act_diff_bank[0] => LessThan27.IN5
t_param_act_to_act_diff_bank[1] => LessThan0.IN9
t_param_act_to_act_diff_bank[1] => LessThan27.IN4
t_param_act_to_act_diff_bank[2] => LessThan0.IN8
t_param_act_to_act_diff_bank[2] => LessThan27.IN3
t_param_act_to_act_diff_bank[3] => LessThan0.IN7
t_param_act_to_act_diff_bank[3] => LessThan27.IN2
t_param_act_to_act_diff_bank[4] => LessThan0.IN6
t_param_act_to_act_diff_bank[4] => LessThan27.IN1
t_param_wr_to_wr[0] => LessThan4.IN10
t_param_wr_to_wr[0] => LessThan14.IN10
t_param_wr_to_wr[0] => LessThan22.IN10
t_param_wr_to_wr[0] => Add18.IN10
t_param_wr_to_wr[1] => LessThan4.IN9
t_param_wr_to_wr[1] => LessThan14.IN9
t_param_wr_to_wr[1] => LessThan22.IN9
t_param_wr_to_wr[1] => Add18.IN9
t_param_wr_to_wr[2] => LessThan4.IN8
t_param_wr_to_wr[2] => LessThan14.IN8
t_param_wr_to_wr[2] => LessThan22.IN8
t_param_wr_to_wr[2] => Add18.IN8
t_param_wr_to_wr[3] => LessThan4.IN7
t_param_wr_to_wr[3] => LessThan14.IN7
t_param_wr_to_wr[3] => LessThan22.IN7
t_param_wr_to_wr[3] => Add18.IN7
t_param_wr_to_wr[4] => LessThan4.IN6
t_param_wr_to_wr[4] => LessThan14.IN6
t_param_wr_to_wr[4] => LessThan22.IN6
t_param_wr_to_wr[4] => Add18.IN6
t_param_wr_to_wr_diff_chip[0] => LessThan10.IN6
t_param_wr_to_wr_diff_chip[0] => LessThan18.IN6
t_param_wr_to_wr_diff_chip[0] => Add20.IN6
t_param_wr_to_wr_diff_chip[1] => LessThan10.IN5
t_param_wr_to_wr_diff_chip[1] => LessThan18.IN5
t_param_wr_to_wr_diff_chip[1] => Add20.IN5
t_param_wr_to_wr_diff_chip[2] => LessThan10.IN4
t_param_wr_to_wr_diff_chip[2] => LessThan18.IN4
t_param_wr_to_wr_diff_chip[2] => Add20.IN4
t_param_wr_to_rd[0] => LessThan5.IN10
t_param_wr_to_rd[0] => LessThan15.IN10
t_param_wr_to_rd[0] => LessThan23.IN10
t_param_wr_to_rd[0] => LessThan30.IN10
t_param_wr_to_rd[0] => Add8.IN10
t_param_wr_to_rd[0] => Add19.IN10
t_param_wr_to_rd[1] => LessThan5.IN9
t_param_wr_to_rd[1] => LessThan15.IN9
t_param_wr_to_rd[1] => LessThan23.IN9
t_param_wr_to_rd[1] => LessThan30.IN9
t_param_wr_to_rd[1] => Add8.IN9
t_param_wr_to_rd[1] => Add19.IN9
t_param_wr_to_rd[2] => LessThan5.IN8
t_param_wr_to_rd[2] => LessThan15.IN8
t_param_wr_to_rd[2] => LessThan23.IN8
t_param_wr_to_rd[2] => LessThan30.IN8
t_param_wr_to_rd[2] => Add8.IN8
t_param_wr_to_rd[2] => Add19.IN8
t_param_wr_to_rd[3] => LessThan5.IN7
t_param_wr_to_rd[3] => LessThan15.IN7
t_param_wr_to_rd[3] => LessThan23.IN7
t_param_wr_to_rd[3] => LessThan30.IN7
t_param_wr_to_rd[3] => Add8.IN7
t_param_wr_to_rd[3] => Add19.IN7
t_param_wr_to_rd[4] => LessThan5.IN6
t_param_wr_to_rd[4] => LessThan15.IN6
t_param_wr_to_rd[4] => LessThan23.IN6
t_param_wr_to_rd[4] => LessThan30.IN6
t_param_wr_to_rd[4] => Add8.IN6
t_param_wr_to_rd[4] => Add19.IN6
t_param_wr_to_rd_bc[0] => LessThan7.IN10
t_param_wr_to_rd_bc[0] => LessThan25.IN10
t_param_wr_to_rd_bc[0] => effective_wr_to_rd_combi[0].DATAB
t_param_wr_to_rd_bc[1] => LessThan7.IN9
t_param_wr_to_rd_bc[1] => LessThan25.IN9
t_param_wr_to_rd_bc[1] => effective_wr_to_rd_combi[1].DATAB
t_param_wr_to_rd_bc[2] => LessThan7.IN8
t_param_wr_to_rd_bc[2] => LessThan25.IN8
t_param_wr_to_rd_bc[2] => effective_wr_to_rd_combi[2].DATAB
t_param_wr_to_rd_bc[3] => LessThan7.IN7
t_param_wr_to_rd_bc[3] => LessThan25.IN7
t_param_wr_to_rd_bc[3] => effective_wr_to_rd_combi[3].DATAB
t_param_wr_to_rd_bc[4] => LessThan7.IN6
t_param_wr_to_rd_bc[4] => LessThan25.IN6
t_param_wr_to_rd_bc[4] => effective_wr_to_rd_combi[4].DATAB
t_param_wr_to_rd_diff_chip[0] => LessThan11.IN10
t_param_wr_to_rd_diff_chip[0] => LessThan19.IN10
t_param_wr_to_rd_diff_chip[0] => LessThan31.IN10
t_param_wr_to_rd_diff_chip[0] => Add9.IN10
t_param_wr_to_rd_diff_chip[0] => effective_wr_to_rd_diff_chip_combi[0].DATAB
t_param_wr_to_rd_diff_chip[0] => Add21.IN10
t_param_wr_to_rd_diff_chip[1] => LessThan11.IN9
t_param_wr_to_rd_diff_chip[1] => LessThan19.IN9
t_param_wr_to_rd_diff_chip[1] => LessThan31.IN9
t_param_wr_to_rd_diff_chip[1] => Add9.IN9
t_param_wr_to_rd_diff_chip[1] => effective_wr_to_rd_diff_chip_combi[1].DATAB
t_param_wr_to_rd_diff_chip[1] => Add21.IN9
t_param_wr_to_rd_diff_chip[2] => LessThan11.IN8
t_param_wr_to_rd_diff_chip[2] => LessThan19.IN8
t_param_wr_to_rd_diff_chip[2] => LessThan31.IN8
t_param_wr_to_rd_diff_chip[2] => Add9.IN8
t_param_wr_to_rd_diff_chip[2] => effective_wr_to_rd_diff_chip_combi[2].DATAB
t_param_wr_to_rd_diff_chip[2] => Add21.IN8
t_param_wr_to_rd_diff_chip[3] => LessThan11.IN7
t_param_wr_to_rd_diff_chip[3] => LessThan19.IN7
t_param_wr_to_rd_diff_chip[3] => LessThan31.IN7
t_param_wr_to_rd_diff_chip[3] => Add9.IN7
t_param_wr_to_rd_diff_chip[3] => effective_wr_to_rd_diff_chip_combi[3].DATAB
t_param_wr_to_rd_diff_chip[3] => Add21.IN7
t_param_wr_to_rd_diff_chip[4] => LessThan11.IN6
t_param_wr_to_rd_diff_chip[4] => LessThan19.IN6
t_param_wr_to_rd_diff_chip[4] => LessThan31.IN6
t_param_wr_to_rd_diff_chip[4] => Add9.IN6
t_param_wr_to_rd_diff_chip[4] => effective_wr_to_rd_diff_chip_combi[4].DATAB
t_param_wr_to_rd_diff_chip[4] => Add21.IN6
t_param_rd_to_rd[0] => LessThan2.IN10
t_param_rd_to_rd[0] => LessThan12.IN10
t_param_rd_to_rd[0] => LessThan20.IN10
t_param_rd_to_rd[0] => Add14.IN10
t_param_rd_to_rd[1] => LessThan2.IN9
t_param_rd_to_rd[1] => LessThan12.IN9
t_param_rd_to_rd[1] => LessThan20.IN9
t_param_rd_to_rd[1] => Add14.IN9
t_param_rd_to_rd[2] => LessThan2.IN8
t_param_rd_to_rd[2] => LessThan12.IN8
t_param_rd_to_rd[2] => LessThan20.IN8
t_param_rd_to_rd[2] => Add14.IN8
t_param_rd_to_rd[3] => LessThan2.IN7
t_param_rd_to_rd[3] => LessThan12.IN7
t_param_rd_to_rd[3] => LessThan20.IN7
t_param_rd_to_rd[3] => Add14.IN7
t_param_rd_to_rd[4] => LessThan2.IN6
t_param_rd_to_rd[4] => LessThan12.IN6
t_param_rd_to_rd[4] => LessThan20.IN6
t_param_rd_to_rd[4] => Add14.IN6
t_param_rd_to_rd_diff_chip[0] => LessThan8.IN6
t_param_rd_to_rd_diff_chip[0] => LessThan16.IN6
t_param_rd_to_rd_diff_chip[0] => Add16.IN6
t_param_rd_to_rd_diff_chip[1] => LessThan8.IN5
t_param_rd_to_rd_diff_chip[1] => LessThan16.IN5
t_param_rd_to_rd_diff_chip[1] => Add16.IN5
t_param_rd_to_rd_diff_chip[2] => LessThan8.IN4
t_param_rd_to_rd_diff_chip[2] => LessThan16.IN4
t_param_rd_to_rd_diff_chip[2] => Add16.IN4
t_param_rd_to_wr[0] => LessThan3.IN10
t_param_rd_to_wr[0] => LessThan13.IN10
t_param_rd_to_wr[0] => LessThan21.IN10
t_param_rd_to_wr[0] => LessThan28.IN10
t_param_rd_to_wr[0] => Add6.IN10
t_param_rd_to_wr[0] => Add15.IN10
t_param_rd_to_wr[1] => LessThan3.IN9
t_param_rd_to_wr[1] => LessThan13.IN9
t_param_rd_to_wr[1] => LessThan21.IN9
t_param_rd_to_wr[1] => LessThan28.IN9
t_param_rd_to_wr[1] => Add6.IN9
t_param_rd_to_wr[1] => Add15.IN9
t_param_rd_to_wr[2] => LessThan3.IN8
t_param_rd_to_wr[2] => LessThan13.IN8
t_param_rd_to_wr[2] => LessThan21.IN8
t_param_rd_to_wr[2] => LessThan28.IN8
t_param_rd_to_wr[2] => Add6.IN8
t_param_rd_to_wr[2] => Add15.IN8
t_param_rd_to_wr[3] => LessThan3.IN7
t_param_rd_to_wr[3] => LessThan13.IN7
t_param_rd_to_wr[3] => LessThan21.IN7
t_param_rd_to_wr[3] => LessThan28.IN7
t_param_rd_to_wr[3] => Add6.IN7
t_param_rd_to_wr[3] => Add15.IN7
t_param_rd_to_wr[4] => LessThan3.IN6
t_param_rd_to_wr[4] => LessThan13.IN6
t_param_rd_to_wr[4] => LessThan21.IN6
t_param_rd_to_wr[4] => LessThan28.IN6
t_param_rd_to_wr[4] => Add6.IN6
t_param_rd_to_wr[4] => Add15.IN6
t_param_rd_to_wr_bc[0] => LessThan6.IN10
t_param_rd_to_wr_bc[0] => LessThan24.IN10
t_param_rd_to_wr_bc[0] => effective_rd_to_wr_combi[0].DATAB
t_param_rd_to_wr_bc[1] => LessThan6.IN9
t_param_rd_to_wr_bc[1] => LessThan24.IN9
t_param_rd_to_wr_bc[1] => effective_rd_to_wr_combi[1].DATAB
t_param_rd_to_wr_bc[2] => LessThan6.IN8
t_param_rd_to_wr_bc[2] => LessThan24.IN8
t_param_rd_to_wr_bc[2] => effective_rd_to_wr_combi[2].DATAB
t_param_rd_to_wr_bc[3] => LessThan6.IN7
t_param_rd_to_wr_bc[3] => LessThan24.IN7
t_param_rd_to_wr_bc[3] => effective_rd_to_wr_combi[3].DATAB
t_param_rd_to_wr_bc[4] => LessThan6.IN6
t_param_rd_to_wr_bc[4] => LessThan24.IN6
t_param_rd_to_wr_bc[4] => effective_rd_to_wr_combi[4].DATAB
t_param_rd_to_wr_diff_chip[0] => LessThan9.IN10
t_param_rd_to_wr_diff_chip[0] => LessThan17.IN10
t_param_rd_to_wr_diff_chip[0] => LessThan29.IN10
t_param_rd_to_wr_diff_chip[0] => Add7.IN10
t_param_rd_to_wr_diff_chip[0] => effective_rd_to_wr_diff_chip_combi[0].DATAB
t_param_rd_to_wr_diff_chip[0] => Add17.IN10
t_param_rd_to_wr_diff_chip[1] => LessThan9.IN9
t_param_rd_to_wr_diff_chip[1] => LessThan17.IN9
t_param_rd_to_wr_diff_chip[1] => LessThan29.IN9
t_param_rd_to_wr_diff_chip[1] => Add7.IN9
t_param_rd_to_wr_diff_chip[1] => effective_rd_to_wr_diff_chip_combi[1].DATAB
t_param_rd_to_wr_diff_chip[1] => Add17.IN9
t_param_rd_to_wr_diff_chip[2] => LessThan9.IN8
t_param_rd_to_wr_diff_chip[2] => LessThan17.IN8
t_param_rd_to_wr_diff_chip[2] => LessThan29.IN8
t_param_rd_to_wr_diff_chip[2] => Add7.IN8
t_param_rd_to_wr_diff_chip[2] => effective_rd_to_wr_diff_chip_combi[2].DATAB
t_param_rd_to_wr_diff_chip[2] => Add17.IN8
t_param_rd_to_wr_diff_chip[3] => LessThan9.IN7
t_param_rd_to_wr_diff_chip[3] => LessThan17.IN7
t_param_rd_to_wr_diff_chip[3] => LessThan29.IN7
t_param_rd_to_wr_diff_chip[3] => Add7.IN7
t_param_rd_to_wr_diff_chip[3] => effective_rd_to_wr_diff_chip_combi[3].DATAB
t_param_rd_to_wr_diff_chip[3] => Add17.IN7
t_param_rd_to_wr_diff_chip[4] => LessThan9.IN6
t_param_rd_to_wr_diff_chip[4] => LessThan17.IN6
t_param_rd_to_wr_diff_chip[4] => LessThan29.IN6
t_param_rd_to_wr_diff_chip[4] => Add7.IN6
t_param_rd_to_wr_diff_chip[4] => effective_rd_to_wr_diff_chip_combi[4].DATAB
t_param_rd_to_wr_diff_chip[4] => Add17.IN6
bg_do_write[0] => WideOr3.IN0
bg_do_write[1] => WideOr3.IN1
bg_do_read[0] => WideOr4.IN0
bg_do_read[1] => WideOr4.IN1
bg_do_burst_chop[0] => WideOr1.IN0
bg_do_burst_chop[1] => WideOr1.IN1
bg_do_burst_terminate[0] => WideOr2.IN0
bg_do_burst_terminate[1] => WideOr2.IN1
bg_do_activate[0] => WideOr0.IN0
bg_do_activate[1] => WideOr0.IN1
bg_do_precharge[0] => ~NO_FANOUT~
bg_do_precharge[1] => ~NO_FANOUT~
bg_to_chip[0] => always132.IN1
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_read.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => int_can_write.OUTPUTSELECT
bg_to_chip[1] => always146.IN1
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_this_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_read_diff_chip.DATAB
bg_to_chip[1] => rdwr_monitor_per_chip[0].int_do_write_diff_chip.DATAB
bg_effective_size[0] => Add5.IN3
bg_effective_size[1] => Add5.IN2
bg_effective_size[2] => Add5.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
bg_interrupt_ready => can_read.IN1
bg_interrupt_ready => can_write.IN1
cmd_gen_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[0] => ~NO_FANOUT~
tbp_chipsel[1] => ~NO_FANOUT~
tbp_chipsel[2] => ~NO_FANOUT~
tbp_chipsel[3] => ~NO_FANOUT~
tbp_load[0] => ~NO_FANOUT~
tbp_load[1] => ~NO_FANOUT~
tbp_load[2] => ~NO_FANOUT~
tbp_load[3] => ~NO_FANOUT~
stall_chip[0] => int_can_read.OUTPUTSELECT
stall_chip[0] => int_can_write.OUTPUTSELECT
stall_chip[0] => int_can_activate.OUTPUTSELECT
stall_chip[0] => int_can_precharge[3].DATAIN
stall_chip[0] => int_can_precharge[2].DATAIN
stall_chip[0] => int_can_precharge[1].DATAIN
stall_chip[0] => int_can_precharge[0].DATAIN
can_activate[0] <= int_can_activate[0].DB_MAX_OUTPUT_PORT_TYPE
can_activate[1] <= int_can_activate[1].DB_MAX_OUTPUT_PORT_TYPE
can_activate[2] <= int_can_activate[2].DB_MAX_OUTPUT_PORT_TYPE
can_activate[3] <= int_can_activate[3].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[0] <= int_can_precharge[0].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[1] <= int_can_precharge[1].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[2] <= int_can_precharge[2].DB_MAX_OUTPUT_PORT_TYPE
can_precharge[3] <= int_can_precharge[3].DB_MAX_OUTPUT_PORT_TYPE
can_read[0] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[1] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[2] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_read[3] <= can_read.DB_MAX_OUTPUT_PORT_TYPE
can_write[0] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[1] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[2] <= can_write.DB_MAX_OUTPUT_PORT_TYPE
can_write[3] <= can_write.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
ctl_clk => temp_wr_to_rd_diff_chip[0].CLK
ctl_clk => temp_wr_to_rd_diff_chip[1].CLK
ctl_clk => temp_wr_to_rd_diff_chip[2].CLK
ctl_clk => temp_wr_to_rd_diff_chip[3].CLK
ctl_clk => temp_wr_to_rd_diff_chip[4].CLK
ctl_clk => t_param_srf_to_zq_cal[0]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[1]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[2]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[3]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[4]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[5]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[6]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal[7]~reg0.CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[0].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[1].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[2].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[3].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[4].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[5].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[6].CLK
ctl_clk => t_param_srf_to_zq_cal_temp1[7].CLK
ctl_clk => t_param_pch_all_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_all_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_wr_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_wr_to_pch[0]~reg0.CLK
ctl_clk => t_param_wr_to_pch[1]~reg0.CLK
ctl_clk => t_param_wr_to_pch[2]~reg0.CLK
ctl_clk => t_param_wr_to_pch[3]~reg0.CLK
ctl_clk => t_param_wr_to_pch[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_diff_chip[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd_bc[4]~reg0.CLK
ctl_clk => t_param_wr_to_rd[0]~reg0.CLK
ctl_clk => t_param_wr_to_rd[1]~reg0.CLK
ctl_clk => t_param_wr_to_rd[2]~reg0.CLK
ctl_clk => t_param_wr_to_rd[3]~reg0.CLK
ctl_clk => t_param_wr_to_rd[4]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[0]~reg0.CLK
ctl_clk => t_param_wr_to_wr[1]~reg0.CLK
ctl_clk => t_param_wr_to_wr[2]~reg0.CLK
ctl_clk => t_param_wr_to_wr[3]~reg0.CLK
ctl_clk => t_param_wr_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[0]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[1]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[2]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[3]~reg0.CLK
ctl_clk => t_param_rd_ap_to_valid[4]~reg0.CLK
ctl_clk => t_param_rd_to_pch[0]~reg0.CLK
ctl_clk => t_param_rd_to_pch[1]~reg0.CLK
ctl_clk => t_param_rd_to_pch[2]~reg0.CLK
ctl_clk => t_param_rd_to_pch[3]~reg0.CLK
ctl_clk => t_param_rd_to_pch[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_diff_chip[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr_bc[4]~reg0.CLK
ctl_clk => t_param_rd_to_wr[0]~reg0.CLK
ctl_clk => t_param_rd_to_wr[1]~reg0.CLK
ctl_clk => t_param_rd_to_wr[2]~reg0.CLK
ctl_clk => t_param_rd_to_wr[3]~reg0.CLK
ctl_clk => t_param_rd_to_wr[4]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd_diff_chip[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[0]~reg0.CLK
ctl_clk => t_param_rd_to_rd[1]~reg0.CLK
ctl_clk => t_param_rd_to_rd[2]~reg0.CLK
ctl_clk => t_param_rd_to_rd[3]~reg0.CLK
ctl_clk => t_param_rd_to_rd[4]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[0]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[1]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[2]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[3]~reg0.CLK
ctl_clk => t_param_mem_clk_entry_cycles[4]~reg0.CLK
ctl_clk => t_param_power_saving_exit[0]~reg0.CLK
ctl_clk => t_param_power_saving_exit[1]~reg0.CLK
ctl_clk => t_param_pdn_period[0]~reg0.CLK
ctl_clk => t_param_pdn_period[1]~reg0.CLK
ctl_clk => t_param_pdn_period[2]~reg0.CLK
ctl_clk => t_param_pdn_period[3]~reg0.CLK
ctl_clk => t_param_pdn_period[4]~reg0.CLK
ctl_clk => t_param_pdn_period[5]~reg0.CLK
ctl_clk => t_param_pdn_period[6]~reg0.CLK
ctl_clk => t_param_pdn_period[7]~reg0.CLK
ctl_clk => t_param_pdn_period[8]~reg0.CLK
ctl_clk => t_param_pdn_period[9]~reg0.CLK
ctl_clk => t_param_pdn_period[10]~reg0.CLK
ctl_clk => t_param_pdn_period[11]~reg0.CLK
ctl_clk => t_param_pdn_period[12]~reg0.CLK
ctl_clk => t_param_pdn_period[13]~reg0.CLK
ctl_clk => t_param_pdn_period[14]~reg0.CLK
ctl_clk => t_param_pdn_period[15]~reg0.CLK
ctl_clk => t_param_pdn_period[16]~reg0.CLK
ctl_clk => t_param_arf_period[0]~reg0.CLK
ctl_clk => t_param_arf_period[1]~reg0.CLK
ctl_clk => t_param_arf_period[2]~reg0.CLK
ctl_clk => t_param_arf_period[3]~reg0.CLK
ctl_clk => t_param_arf_period[4]~reg0.CLK
ctl_clk => t_param_arf_period[5]~reg0.CLK
ctl_clk => t_param_arf_period[6]~reg0.CLK
ctl_clk => t_param_arf_period[7]~reg0.CLK
ctl_clk => t_param_arf_period[8]~reg0.CLK
ctl_clk => t_param_arf_period[9]~reg0.CLK
ctl_clk => t_param_arf_period[10]~reg0.CLK
ctl_clk => t_param_arf_period[11]~reg0.CLK
ctl_clk => t_param_srf_to_valid[0]~reg0.CLK
ctl_clk => t_param_srf_to_valid[1]~reg0.CLK
ctl_clk => t_param_srf_to_valid[2]~reg0.CLK
ctl_clk => t_param_srf_to_valid[3]~reg0.CLK
ctl_clk => t_param_srf_to_valid[4]~reg0.CLK
ctl_clk => t_param_srf_to_valid[5]~reg0.CLK
ctl_clk => t_param_srf_to_valid[6]~reg0.CLK
ctl_clk => t_param_srf_to_valid[7]~reg0.CLK
ctl_clk => t_param_srf_to_valid[8]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[0]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[1]~reg0.CLK
ctl_clk => t_param_pdn_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[0]~reg0.CLK
ctl_clk => t_param_arf_to_valid[1]~reg0.CLK
ctl_clk => t_param_arf_to_valid[2]~reg0.CLK
ctl_clk => t_param_arf_to_valid[3]~reg0.CLK
ctl_clk => t_param_arf_to_valid[4]~reg0.CLK
ctl_clk => t_param_arf_to_valid[5]~reg0.CLK
ctl_clk => t_param_arf_to_valid[6]~reg0.CLK
ctl_clk => t_param_arf_to_valid[7]~reg0.CLK
ctl_clk => t_param_four_act_to_act[0]~reg0.CLK
ctl_clk => t_param_four_act_to_act[1]~reg0.CLK
ctl_clk => t_param_four_act_to_act[2]~reg0.CLK
ctl_clk => t_param_four_act_to_act[3]~reg0.CLK
ctl_clk => t_param_four_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => t_param_act_to_act_diff_bank[4]~reg0.CLK
ctl_clk => t_param_pch_to_valid[0]~reg0.CLK
ctl_clk => t_param_pch_to_valid[1]~reg0.CLK
ctl_clk => t_param_pch_to_valid[2]~reg0.CLK
ctl_clk => t_param_act_to_act[0]~reg0.CLK
ctl_clk => t_param_act_to_act[1]~reg0.CLK
ctl_clk => t_param_act_to_act[2]~reg0.CLK
ctl_clk => t_param_act_to_act[3]~reg0.CLK
ctl_clk => t_param_act_to_act[4]~reg0.CLK
ctl_clk => t_param_act_to_pch[0]~reg0.CLK
ctl_clk => t_param_act_to_pch[1]~reg0.CLK
ctl_clk => t_param_act_to_pch[2]~reg0.CLK
ctl_clk => t_param_act_to_pch[3]~reg0.CLK
ctl_clk => t_param_act_to_pch[4]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[0]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[1]~reg0.CLK
ctl_clk => t_param_act_to_rdwr[2]~reg0.CLK
ctl_reset_n => temp_wr_to_rd_diff_chip[0].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[1].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[2].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[3].ACLR
ctl_reset_n => temp_wr_to_rd_diff_chip[4].ACLR
ctl_reset_n => t_param_srf_to_zq_cal[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[0].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[1].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[2].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[3].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[4].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[5].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[6].ACLR
ctl_reset_n => t_param_srf_to_zq_cal_temp1[7].ACLR
ctl_reset_n => t_param_pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_wr_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd_bc[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_wr_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_rd_ap_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_diff_chip[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr_bc[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_wr[4]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd_diff_chip[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[0]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[1]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[2]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[3]~reg0.ACLR
ctl_reset_n => t_param_rd_to_rd[4]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[0]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[1]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[2]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[3]~reg0.ACLR
ctl_reset_n => t_param_mem_clk_entry_cycles[4]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[0]~reg0.ACLR
ctl_reset_n => t_param_power_saving_exit[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[2]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[3]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[4]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[5]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[6]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[7]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[9]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[10]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[11]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[12]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[13]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[14]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[15]~reg0.ACLR
ctl_reset_n => t_param_pdn_period[16]~reg0.ACLR
ctl_reset_n => t_param_arf_period[0]~reg0.ACLR
ctl_reset_n => t_param_arf_period[1]~reg0.ACLR
ctl_reset_n => t_param_arf_period[2]~reg0.ACLR
ctl_reset_n => t_param_arf_period[3]~reg0.ACLR
ctl_reset_n => t_param_arf_period[4]~reg0.ACLR
ctl_reset_n => t_param_arf_period[5]~reg0.ACLR
ctl_reset_n => t_param_arf_period[6]~reg0.ACLR
ctl_reset_n => t_param_arf_period[7]~reg0.ACLR
ctl_reset_n => t_param_arf_period[8]~reg0.ACLR
ctl_reset_n => t_param_arf_period[9]~reg0.ACLR
ctl_reset_n => t_param_arf_period[10]~reg0.ACLR
ctl_reset_n => t_param_arf_period[11]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_srf_to_valid[8]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pdn_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[3]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[4]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[5]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[6]~reg0.ACLR
ctl_reset_n => t_param_arf_to_valid[7]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_four_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act_diff_bank[4]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[0]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[1]~reg0.ACLR
ctl_reset_n => t_param_pch_to_valid[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_act[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[2]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[3]~reg0.ACLR
ctl_reset_n => t_param_act_to_pch[4]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => t_param_act_to_rdwr[2]~reg0.ACLR
cfg_burst_length[0] => ~NO_FANOUT~
cfg_burst_length[1] => LessThan10.IN2
cfg_burst_length[1] => Add36.IN64
cfg_burst_length[1] => Add38.IN64
cfg_burst_length[1] => Add46.IN64
cfg_burst_length[1] => Add50.IN64
cfg_burst_length[1] => Add57.IN64
cfg_burst_length[1] => Add59.IN64
cfg_burst_length[1] => Add67.IN64
cfg_burst_length[1] => Add69.IN64
cfg_burst_length[1] => Add95.IN4
cfg_burst_length[1] => Add100.IN4
cfg_burst_length[1] => Add107.IN8
cfg_burst_length[1] => Add123.IN64
cfg_burst_length[1] => Add125.IN64
cfg_burst_length[1] => Add129.IN64
cfg_burst_length[1] => Add131.IN64
cfg_burst_length[1] => Add135.IN4
cfg_burst_length[1] => Add146.IN4
cfg_burst_length[1] => Add151.IN5
cfg_burst_length[1] => Add155.IN10
cfg_burst_length[1] => Add103.IN0
cfg_burst_length[2] => Add36.IN63
cfg_burst_length[2] => Add38.IN63
cfg_burst_length[2] => Add46.IN63
cfg_burst_length[2] => Add50.IN63
cfg_burst_length[2] => Add56.IN4
cfg_burst_length[2] => Add57.IN63
cfg_burst_length[2] => Add59.IN63
cfg_burst_length[2] => Add62.IN64
cfg_burst_length[2] => Add64.IN64
cfg_burst_length[2] => Add67.IN63
cfg_burst_length[2] => Add69.IN63
cfg_burst_length[2] => Add78.IN4
cfg_burst_length[2] => Add95.IN3
cfg_burst_length[2] => Add100.IN3
cfg_burst_length[2] => Add107.IN7
cfg_burst_length[2] => Add120.IN6
cfg_burst_length[2] => Add123.IN63
cfg_burst_length[2] => Add125.IN63
cfg_burst_length[2] => Add129.IN63
cfg_burst_length[2] => Add131.IN63
cfg_burst_length[2] => Add135.IN3
cfg_burst_length[2] => Add146.IN3
cfg_burst_length[2] => Add151.IN4
cfg_burst_length[2] => Add155.IN9
cfg_burst_length[2] => Add103.IN4
cfg_burst_length[3] => Add36.IN62
cfg_burst_length[3] => Add38.IN62
cfg_burst_length[3] => Add46.IN62
cfg_burst_length[3] => Add50.IN62
cfg_burst_length[3] => Add56.IN3
cfg_burst_length[3] => Add57.IN62
cfg_burst_length[3] => Add59.IN62
cfg_burst_length[3] => Add62.IN63
cfg_burst_length[3] => Add64.IN63
cfg_burst_length[3] => Add67.IN62
cfg_burst_length[3] => Add69.IN62
cfg_burst_length[3] => Add78.IN3
cfg_burst_length[3] => Add95.IN2
cfg_burst_length[3] => Add100.IN2
cfg_burst_length[3] => Add107.IN6
cfg_burst_length[3] => Add120.IN5
cfg_burst_length[3] => Add123.IN62
cfg_burst_length[3] => Add125.IN62
cfg_burst_length[3] => Add129.IN62
cfg_burst_length[3] => Add131.IN62
cfg_burst_length[3] => Add135.IN2
cfg_burst_length[3] => Add146.IN2
cfg_burst_length[3] => Add151.IN3
cfg_burst_length[3] => Add155.IN8
cfg_burst_length[3] => Add103.IN3
cfg_burst_length[4] => Add36.IN61
cfg_burst_length[4] => Add38.IN61
cfg_burst_length[4] => Add46.IN61
cfg_burst_length[4] => Add50.IN61
cfg_burst_length[4] => Add56.IN2
cfg_burst_length[4] => Add57.IN61
cfg_burst_length[4] => Add59.IN61
cfg_burst_length[4] => Add62.IN62
cfg_burst_length[4] => Add64.IN62
cfg_burst_length[4] => Add67.IN61
cfg_burst_length[4] => Add69.IN61
cfg_burst_length[4] => Add78.IN2
cfg_burst_length[4] => Add95.IN1
cfg_burst_length[4] => Add100.IN1
cfg_burst_length[4] => Add107.IN5
cfg_burst_length[4] => Add120.IN4
cfg_burst_length[4] => Add123.IN61
cfg_burst_length[4] => Add125.IN61
cfg_burst_length[4] => Add129.IN61
cfg_burst_length[4] => Add131.IN61
cfg_burst_length[4] => Add135.IN1
cfg_burst_length[4] => Add146.IN1
cfg_burst_length[4] => Add151.IN2
cfg_burst_length[4] => Add155.IN7
cfg_burst_length[4] => Add103.IN2
cfg_type[0] => Equal0.IN2
cfg_type[0] => Equal1.IN0
cfg_type[0] => Equal2.IN2
cfg_type[0] => Equal3.IN1
cfg_type[0] => Equal4.IN2
cfg_type[1] => Equal0.IN1
cfg_type[1] => Equal1.IN2
cfg_type[1] => Equal2.IN0
cfg_type[1] => Equal3.IN0
cfg_type[1] => Equal4.IN1
cfg_type[2] => Equal0.IN0
cfg_type[2] => Equal1.IN1
cfg_type[2] => Equal2.IN1
cfg_type[2] => Equal3.IN2
cfg_type[2] => Equal4.IN0
cfg_cas_wr_lat[0] => Add117.IN10
cfg_cas_wr_lat[0] => Add146.IN8
cfg_cas_wr_lat[0] => Add154.IN4
cfg_cas_wr_lat[0] => Add122.IN4
cfg_cas_wr_lat[1] => Add116.IN6
cfg_cas_wr_lat[1] => Add146.IN7
cfg_cas_wr_lat[1] => Add154.IN3
cfg_cas_wr_lat[1] => Add122.IN3
cfg_cas_wr_lat[2] => Add116.IN5
cfg_cas_wr_lat[2] => Add146.IN6
cfg_cas_wr_lat[2] => Add154.IN2
cfg_cas_wr_lat[2] => Add122.IN2
cfg_cas_wr_lat[3] => Add116.IN4
cfg_cas_wr_lat[3] => Add146.IN5
cfg_cas_wr_lat[3] => Add154.IN1
cfg_cas_wr_lat[3] => Add122.IN1
cfg_add_lat[0] => LessThan0.IN64
cfg_add_lat[0] => Add44.IN4
cfg_add_lat[0] => Add72.IN8
cfg_add_lat[0] => Add135.IN8
cfg_add_lat[0] => Add154.IN8
cfg_add_lat[0] => Add1.IN4
cfg_add_lat[1] => LessThan0.IN63
cfg_add_lat[1] => Add44.IN3
cfg_add_lat[1] => Add72.IN7
cfg_add_lat[1] => Add135.IN7
cfg_add_lat[1] => Add154.IN7
cfg_add_lat[1] => Add1.IN3
cfg_add_lat[2] => LessThan0.IN62
cfg_add_lat[2] => Add44.IN2
cfg_add_lat[2] => Add72.IN6
cfg_add_lat[2] => Add135.IN6
cfg_add_lat[2] => Add154.IN6
cfg_add_lat[2] => Add1.IN2
cfg_add_lat[3] => LessThan0.IN61
cfg_add_lat[3] => Add44.IN1
cfg_add_lat[3] => Add72.IN5
cfg_add_lat[3] => Add135.IN5
cfg_add_lat[3] => Add154.IN5
cfg_add_lat[3] => Add1.IN1
cfg_tcl[0] => Add35.IN8
cfg_tcl[0] => Add44.IN8
cfg_tcl[0] => Add95.IN8
cfg_tcl[0] => Add122.IN8
cfg_tcl[0] => Add83.IN5
cfg_tcl[0] => Add117.IN5
cfg_tcl[1] => Add35.IN7
cfg_tcl[1] => Add44.IN7
cfg_tcl[1] => Add95.IN7
cfg_tcl[1] => Add122.IN7
cfg_tcl[1] => Add83.IN4
cfg_tcl[1] => Add117.IN4
cfg_tcl[2] => Add35.IN6
cfg_tcl[2] => Add44.IN6
cfg_tcl[2] => Add95.IN6
cfg_tcl[2] => Add122.IN6
cfg_tcl[2] => Add83.IN3
cfg_tcl[2] => Add117.IN3
cfg_tcl[3] => Add35.IN5
cfg_tcl[3] => Add44.IN5
cfg_tcl[3] => Add95.IN5
cfg_tcl[3] => Add122.IN5
cfg_tcl[3] => Add83.IN2
cfg_tcl[3] => Add117.IN2
cfg_trrd[0] => LessThan5.IN2
cfg_trrd[1] => Add10.IN6
cfg_trrd[2] => Add10.IN5
cfg_trrd[3] => Add10.IN4
cfg_tfaw[0] => LessThan6.IN2
cfg_tfaw[1] => Add12.IN10
cfg_tfaw[2] => Add12.IN9
cfg_tfaw[3] => Add12.IN8
cfg_tfaw[4] => Add12.IN7
cfg_tfaw[5] => Add12.IN6
cfg_trfc[0] => ~NO_FANOUT~
cfg_trfc[1] => Add14.IN16
cfg_trfc[2] => Add14.IN15
cfg_trfc[3] => Add14.IN14
cfg_trfc[4] => Add14.IN13
cfg_trfc[5] => Add14.IN12
cfg_trfc[6] => Add14.IN11
cfg_trfc[7] => Add14.IN10
cfg_trfc[8] => Add14.IN9
cfg_trefi[0] => LessThan7.IN2
cfg_trefi[1] => Add20.IN26
cfg_trefi[2] => Add20.IN25
cfg_trefi[3] => Add20.IN24
cfg_trefi[4] => Add20.IN23
cfg_trefi[5] => Add20.IN22
cfg_trefi[6] => Add20.IN21
cfg_trefi[7] => Add20.IN20
cfg_trefi[8] => Add20.IN19
cfg_trefi[9] => Add20.IN18
cfg_trefi[10] => Add20.IN17
cfg_trefi[11] => Add20.IN16
cfg_trefi[12] => Add20.IN15
cfg_trefi[13] => Add20.IN14
cfg_trcd[0] => Add0.IN8
cfg_trcd[0] => Add1.IN8
cfg_trcd[1] => Add0.IN7
cfg_trcd[1] => Add1.IN7
cfg_trcd[2] => Add0.IN6
cfg_trcd[2] => Add1.IN6
cfg_trcd[3] => Add0.IN5
cfg_trcd[3] => Add1.IN5
cfg_trp[0] => LessThan4.IN2
cfg_trp[0] => Add32.IN64
cfg_trp[0] => Add52.IN64
cfg_trp[0] => Add75.IN10
cfg_trp[0] => Add88.IN14
cfg_trp[0] => Add100.IN8
cfg_trp[0] => Add113.IN12
cfg_trp[0] => Add141.IN64
cfg_trp[0] => Add160.IN16
cfg_trp[0] => Add163.IN8
cfg_trp[1] => Add8.IN6
cfg_trp[1] => Add32.IN63
cfg_trp[1] => Add52.IN63
cfg_trp[1] => Add75.IN9
cfg_trp[1] => Add88.IN13
cfg_trp[1] => Add91.IN6
cfg_trp[1] => Add100.IN7
cfg_trp[1] => Add113.IN11
cfg_trp[1] => Add141.IN63
cfg_trp[1] => Add160.IN15
cfg_trp[1] => Add163.IN7
cfg_trp[2] => Add8.IN5
cfg_trp[2] => Add32.IN62
cfg_trp[2] => Add52.IN62
cfg_trp[2] => Add75.IN8
cfg_trp[2] => Add88.IN12
cfg_trp[2] => Add91.IN5
cfg_trp[2] => Add100.IN6
cfg_trp[2] => Add113.IN10
cfg_trp[2] => Add141.IN62
cfg_trp[2] => Add160.IN14
cfg_trp[2] => Add163.IN6
cfg_trp[3] => Add8.IN4
cfg_trp[3] => Add32.IN61
cfg_trp[3] => Add52.IN61
cfg_trp[3] => Add75.IN7
cfg_trp[3] => Add88.IN11
cfg_trp[3] => Add91.IN4
cfg_trp[3] => Add100.IN5
cfg_trp[3] => Add113.IN9
cfg_trp[3] => Add141.IN61
cfg_trp[3] => Add160.IN13
cfg_trp[3] => Add163.IN5
cfg_twr[0] => Add47.IN64
cfg_twr[0] => Add51.IN64
cfg_twr[0] => Add110.IN10
cfg_twr[0] => Add156.IN12
cfg_twr[1] => Add47.IN63
cfg_twr[1] => Add51.IN63
cfg_twr[1] => Add110.IN9
cfg_twr[1] => Add156.IN11
cfg_twr[2] => Add47.IN62
cfg_twr[2] => Add51.IN62
cfg_twr[2] => Add110.IN8
cfg_twr[2] => Add156.IN10
cfg_twr[3] => Add47.IN61
cfg_twr[3] => Add51.IN61
cfg_twr[3] => Add110.IN7
cfg_twr[3] => Add156.IN9
cfg_twr[4] => Add47.IN60
cfg_twr[4] => Add51.IN60
cfg_twr[4] => Add110.IN6
cfg_twr[4] => Add156.IN8
cfg_twtr[0] => Add37.IN64
cfg_twtr[0] => Add39.IN64
cfg_twtr[0] => LessThan17.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[0] => Add104.IN10
cfg_twtr[0] => LessThan29.IN8
cfg_twtr[0] => max.DATAB
cfg_twtr[1] => Add37.IN63
cfg_twtr[1] => Add39.IN63
cfg_twtr[1] => LessThan17.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[1] => Add104.IN9
cfg_twtr[1] => LessThan29.IN7
cfg_twtr[1] => max.DATAB
cfg_twtr[2] => Add37.IN62
cfg_twtr[2] => Add39.IN62
cfg_twtr[2] => LessThan17.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[2] => Add104.IN8
cfg_twtr[2] => LessThan29.IN6
cfg_twtr[2] => max.DATAB
cfg_twtr[3] => Add37.IN61
cfg_twtr[3] => Add39.IN61
cfg_twtr[3] => LessThan17.IN5
cfg_twtr[3] => max.DATAB
cfg_twtr[3] => Add104.IN7
cfg_twtr[3] => LessThan29.IN5
cfg_twtr[3] => max.DATAB
cfg_trtp[0] => LessThan16.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[0] => LessThan28.IN8
cfg_trtp[0] => max.DATAB
cfg_trtp[1] => LessThan16.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[1] => LessThan28.IN7
cfg_trtp[1] => max.DATAB
cfg_trtp[2] => LessThan16.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[2] => LessThan28.IN6
cfg_trtp[2] => max.DATAB
cfg_trtp[3] => LessThan16.IN5
cfg_trtp[3] => max.DATAB
cfg_trtp[3] => LessThan28.IN5
cfg_trtp[3] => max.DATAB
cfg_tras[0] => LessThan2.IN2
cfg_tras[1] => Add4.IN10
cfg_tras[2] => Add4.IN9
cfg_tras[3] => Add4.IN8
cfg_tras[4] => Add4.IN7
cfg_tras[5] => Add4.IN6
cfg_trc[0] => LessThan3.IN2
cfg_trc[1] => Add6.IN10
cfg_trc[2] => Add6.IN9
cfg_trc[3] => Add6.IN8
cfg_trc[4] => Add6.IN7
cfg_trc[5] => Add6.IN6
cfg_tccd[0] => LessThan25.IN2
cfg_tccd[0] => Add136.IN10
cfg_tccd[1] => Add118.IN6
cfg_tccd[1] => Add136.IN9
cfg_tccd[2] => Add118.IN5
cfg_tccd[2] => Add136.IN8
cfg_tccd[3] => Add118.IN4
cfg_tccd[3] => Add136.IN7
cfg_tmrd[0] => ~NO_FANOUT~
cfg_tmrd[1] => ~NO_FANOUT~
cfg_tmrd[2] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[0] => ~NO_FANOUT~
cfg_self_rfsh_exit_cycles[1] => Add18.IN18
cfg_self_rfsh_exit_cycles[2] => Add18.IN17
cfg_self_rfsh_exit_cycles[2] => Add93.IN15
cfg_self_rfsh_exit_cycles[3] => Add18.IN16
cfg_self_rfsh_exit_cycles[3] => Add93.IN14
cfg_self_rfsh_exit_cycles[4] => Add18.IN15
cfg_self_rfsh_exit_cycles[4] => Add93.IN13
cfg_self_rfsh_exit_cycles[5] => Add18.IN14
cfg_self_rfsh_exit_cycles[5] => Add93.IN12
cfg_self_rfsh_exit_cycles[6] => Add18.IN13
cfg_self_rfsh_exit_cycles[6] => Add93.IN11
cfg_self_rfsh_exit_cycles[7] => Add18.IN12
cfg_self_rfsh_exit_cycles[7] => Add93.IN10
cfg_self_rfsh_exit_cycles[8] => Add18.IN11
cfg_self_rfsh_exit_cycles[8] => Add93.IN9
cfg_self_rfsh_exit_cycles[9] => Add18.IN10
cfg_self_rfsh_exit_cycles[9] => Add93.IN8
cfg_pdn_exit_cycles[0] => ~NO_FANOUT~
cfg_pdn_exit_cycles[1] => Add16.IN6
cfg_pdn_exit_cycles[2] => Add16.IN5
cfg_pdn_exit_cycles[3] => Add16.IN4
cfg_auto_pd_cycles[0] => Add22.IN31
cfg_auto_pd_cycles[1] => Add22.IN30
cfg_auto_pd_cycles[2] => Add22.IN29
cfg_auto_pd_cycles[3] => Add22.IN28
cfg_auto_pd_cycles[4] => Add22.IN27
cfg_auto_pd_cycles[5] => Add22.IN26
cfg_auto_pd_cycles[6] => Add22.IN25
cfg_auto_pd_cycles[7] => Add22.IN24
cfg_auto_pd_cycles[8] => Add22.IN23
cfg_auto_pd_cycles[9] => Add22.IN22
cfg_auto_pd_cycles[10] => Add22.IN21
cfg_auto_pd_cycles[11] => Add22.IN20
cfg_auto_pd_cycles[12] => Add22.IN19
cfg_auto_pd_cycles[13] => Add22.IN18
cfg_auto_pd_cycles[14] => Add22.IN17
cfg_auto_pd_cycles[15] => Add22.IN16
cfg_power_saving_exit_cycles[0] => LessThan8.IN2
cfg_power_saving_exit_cycles[1] => Add23.IN6
cfg_power_saving_exit_cycles[2] => Add23.IN5
cfg_power_saving_exit_cycles[3] => Add23.IN4
cfg_mem_clk_entry_cycles[0] => LessThan9.IN2
cfg_mem_clk_entry_cycles[1] => Add24.IN10
cfg_mem_clk_entry_cycles[2] => Add24.IN9
cfg_mem_clk_entry_cycles[3] => Add24.IN8
cfg_mem_clk_entry_cycles[4] => Add24.IN7
cfg_mem_clk_entry_cycles[5] => Add24.IN6
cfg_extra_ctl_clk_act_to_rdwr[0] => Add3.IN64
cfg_extra_ctl_clk_act_to_rdwr[0] => t_param_act_to_rdwr.DATAB
cfg_extra_ctl_clk_act_to_pch[0] => Add5.IN12
cfg_extra_ctl_clk_act_to_act[0] => Add7.IN12
cfg_extra_ctl_clk_rd_to_rd[0] => Add56.IN8
cfg_extra_ctl_clk_rd_to_rd[0] => Add119.IN8
cfg_extra_ctl_clk_rd_to_rd[1] => Add56.IN7
cfg_extra_ctl_clk_rd_to_rd[1] => Add119.IN7
cfg_extra_ctl_clk_rd_to_rd[2] => Add56.IN6
cfg_extra_ctl_clk_rd_to_rd[2] => Add119.IN6
cfg_extra_ctl_clk_rd_to_rd[3] => Add56.IN5
cfg_extra_ctl_clk_rd_to_rd[3] => Add119.IN5
cfg_extra_ctl_clk_rd_to_rd_diff_chip[0] => Add121.IN8
cfg_extra_ctl_clk_rd_to_rd_diff_chip[1] => Add121.IN7
cfg_extra_ctl_clk_rd_to_rd_diff_chip[2] => Add121.IN6
cfg_extra_ctl_clk_rd_to_rd_diff_chip[3] => Add121.IN5
cfg_extra_ctl_clk_rd_to_wr[0] => Add26.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add61.IN64
cfg_extra_ctl_clk_rd_to_wr[0] => Add97.IN10
cfg_extra_ctl_clk_rd_to_wr[0] => Add128.IN64
cfg_extra_ctl_clk_rd_to_wr[1] => Add26.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add61.IN63
cfg_extra_ctl_clk_rd_to_wr[1] => Add97.IN9
cfg_extra_ctl_clk_rd_to_wr[1] => Add128.IN63
cfg_extra_ctl_clk_rd_to_wr[2] => Add26.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add61.IN62
cfg_extra_ctl_clk_rd_to_wr[2] => Add97.IN8
cfg_extra_ctl_clk_rd_to_wr[2] => Add128.IN62
cfg_extra_ctl_clk_rd_to_wr[3] => Add26.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add61.IN61
cfg_extra_ctl_clk_rd_to_wr[3] => Add97.IN7
cfg_extra_ctl_clk_rd_to_wr[3] => Add128.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[0] => Add66.IN64
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[0] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => Add66.IN63
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[1] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => Add66.IN62
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[2] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => Add66.IN61
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_bc[3] => t_param_rd_to_wr_bc.DATAB
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add71.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add98.IN10
cfg_extra_ctl_clk_rd_to_wr_diff_chip[0] => Add134.IN64
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add71.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add98.IN9
cfg_extra_ctl_clk_rd_to_wr_diff_chip[1] => Add134.IN63
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add71.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add98.IN8
cfg_extra_ctl_clk_rd_to_wr_diff_chip[2] => Add134.IN62
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add71.IN61
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add98.IN7
cfg_extra_ctl_clk_rd_to_wr_diff_chip[3] => Add134.IN61
cfg_extra_ctl_clk_rd_to_pch[0] => Add30.IN64
cfg_extra_ctl_clk_rd_to_pch[0] => Add74.IN10
cfg_extra_ctl_clk_rd_to_pch[0] => Add99.IN8
cfg_extra_ctl_clk_rd_to_pch[0] => Add139.IN64
cfg_extra_ctl_clk_rd_to_pch[1] => Add30.IN63
cfg_extra_ctl_clk_rd_to_pch[1] => Add74.IN9
cfg_extra_ctl_clk_rd_to_pch[1] => Add99.IN7
cfg_extra_ctl_clk_rd_to_pch[1] => Add139.IN63
cfg_extra_ctl_clk_rd_to_pch[2] => Add30.IN62
cfg_extra_ctl_clk_rd_to_pch[2] => Add74.IN8
cfg_extra_ctl_clk_rd_to_pch[2] => Add99.IN6
cfg_extra_ctl_clk_rd_to_pch[2] => Add139.IN62
cfg_extra_ctl_clk_rd_to_pch[3] => Add30.IN61
cfg_extra_ctl_clk_rd_to_pch[3] => Add74.IN7
cfg_extra_ctl_clk_rd_to_pch[3] => Add99.IN5
cfg_extra_ctl_clk_rd_to_pch[3] => Add139.IN61
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add34.IN64
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add77.IN12
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add102.IN10
cfg_extra_ctl_clk_rd_ap_to_valid[0] => Add143.IN64
cfg_extra_ctl_clk_wr_to_wr[0] => Add78.IN8
cfg_extra_ctl_clk_wr_to_wr[0] => Add144.IN8
cfg_extra_ctl_clk_wr_to_wr[1] => Add78.IN7
cfg_extra_ctl_clk_wr_to_wr[1] => Add144.IN7
cfg_extra_ctl_clk_wr_to_wr[2] => Add78.IN6
cfg_extra_ctl_clk_wr_to_wr[2] => Add144.IN6
cfg_extra_ctl_clk_wr_to_wr[3] => Add78.IN5
cfg_extra_ctl_clk_wr_to_wr[3] => Add144.IN5
cfg_extra_ctl_clk_wr_to_wr_diff_chip[0] => Add145.IN8
cfg_extra_ctl_clk_wr_to_wr_diff_chip[1] => Add145.IN7
cfg_extra_ctl_clk_wr_to_wr_diff_chip[2] => Add145.IN6
cfg_extra_ctl_clk_wr_to_wr_diff_chip[3] => Add145.IN5
cfg_extra_ctl_clk_wr_to_rd[0] => Add41.IN64
cfg_extra_ctl_clk_wr_to_rd[0] => Add81.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add106.IN12
cfg_extra_ctl_clk_wr_to_rd[0] => Add150.IN14
cfg_extra_ctl_clk_wr_to_rd[1] => Add41.IN63
cfg_extra_ctl_clk_wr_to_rd[1] => Add81.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add106.IN11
cfg_extra_ctl_clk_wr_to_rd[1] => Add150.IN13
cfg_extra_ctl_clk_wr_to_rd[2] => Add41.IN62
cfg_extra_ctl_clk_wr_to_rd[2] => Add81.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add106.IN10
cfg_extra_ctl_clk_wr_to_rd[2] => Add150.IN12
cfg_extra_ctl_clk_wr_to_rd[3] => Add41.IN61
cfg_extra_ctl_clk_wr_to_rd[3] => Add81.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add106.IN9
cfg_extra_ctl_clk_wr_to_rd[3] => Add150.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[0] => Add82.IN12
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[0] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => Add82.IN11
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[1] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => Add82.IN10
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[2] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => Add82.IN9
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_bc[3] => t_param_wr_to_rd_bc.DATAB
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add43.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add85.IN64
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add109.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[0] => Add153.IN12
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add43.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add85.IN63
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add109.IN9
cfg_extra_ctl_clk_wr_to_rd_diff_chip[1] => Add153.IN11
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add43.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add85.IN62
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add109.IN8
cfg_extra_ctl_clk_wr_to_rd_diff_chip[2] => Add153.IN10
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add43.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add85.IN61
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add109.IN7
cfg_extra_ctl_clk_wr_to_rd_diff_chip[3] => Add153.IN9
cfg_extra_ctl_clk_wr_to_pch[0] => Add49.IN64
cfg_extra_ctl_clk_wr_to_pch[0] => Add87.IN14
cfg_extra_ctl_clk_wr_to_pch[0] => Add112.IN12
cfg_extra_ctl_clk_wr_to_pch[0] => Add159.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add54.IN64
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add90.IN16
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add115.IN14
cfg_extra_ctl_clk_wr_ap_to_valid[0] => Add162.IN18
cfg_extra_ctl_clk_pch_to_valid[0] => Add9.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add92.IN8
cfg_extra_ctl_clk_pch_all_to_valid[0] => Add165.IN10
cfg_extra_ctl_clk_act_to_act_diff_bank[0] => Add11.IN8
cfg_extra_ctl_clk_four_act_to_act[0] => Add13.IN12
cfg_extra_ctl_clk_arf_to_valid[0] => Add15.IN18
cfg_extra_ctl_clk_pdn_to_valid[0] => Add17.IN8
cfg_extra_ctl_clk_srf_to_valid[0] => Add19.IN20
cfg_extra_ctl_clk_srf_to_zq_cal[0] => Add93.IN16
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_srf_to_zq_cal[0] => t_param_srf_to_zq_cal.DATAB
cfg_extra_ctl_clk_arf_period[0] => Add21.IN28
cfg_extra_ctl_clk_pdn_period[0] => Add22.IN32
t_param_act_to_rdwr[0] <= t_param_act_to_rdwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[1] <= t_param_act_to_rdwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_rdwr[2] <= t_param_act_to_rdwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[0] <= t_param_act_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[1] <= t_param_act_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[2] <= t_param_act_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[3] <= t_param_act_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_pch[4] <= t_param_act_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[0] <= t_param_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[1] <= t_param_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[2] <= t_param_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[3] <= t_param_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act[4] <= t_param_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[0] <= t_param_rd_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[1] <= t_param_rd_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[2] <= t_param_rd_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[3] <= t_param_rd_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd[4] <= t_param_rd_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[0] <= t_param_rd_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[1] <= t_param_rd_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_rd_diff_chip[2] <= t_param_rd_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[0] <= t_param_rd_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[1] <= t_param_rd_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[2] <= t_param_rd_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[3] <= t_param_rd_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr[4] <= t_param_rd_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[0] <= t_param_rd_to_wr_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[1] <= t_param_rd_to_wr_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[2] <= t_param_rd_to_wr_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[3] <= t_param_rd_to_wr_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_bc[4] <= t_param_rd_to_wr_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[0] <= t_param_rd_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[1] <= t_param_rd_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[2] <= t_param_rd_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[3] <= t_param_rd_to_wr_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_wr_diff_chip[4] <= t_param_rd_to_wr_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[0] <= t_param_rd_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[1] <= t_param_rd_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[2] <= t_param_rd_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[3] <= t_param_rd_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_to_pch[4] <= t_param_rd_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[0] <= t_param_rd_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[1] <= t_param_rd_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[2] <= t_param_rd_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[3] <= t_param_rd_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_rd_ap_to_valid[4] <= t_param_rd_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[0] <= t_param_wr_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[1] <= t_param_wr_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[2] <= t_param_wr_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[3] <= t_param_wr_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr[4] <= t_param_wr_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[0] <= t_param_wr_to_wr_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[1] <= t_param_wr_to_wr_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_wr_diff_chip[2] <= t_param_wr_to_wr_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[0] <= t_param_wr_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[1] <= t_param_wr_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[2] <= t_param_wr_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[3] <= t_param_wr_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd[4] <= t_param_wr_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[0] <= t_param_wr_to_rd_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[1] <= t_param_wr_to_rd_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[2] <= t_param_wr_to_rd_bc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[3] <= t_param_wr_to_rd_bc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_bc[4] <= t_param_wr_to_rd_bc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[0] <= t_param_wr_to_rd_diff_chip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[1] <= t_param_wr_to_rd_diff_chip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[2] <= t_param_wr_to_rd_diff_chip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[3] <= t_param_wr_to_rd_diff_chip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_rd_diff_chip[4] <= t_param_wr_to_rd_diff_chip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[0] <= t_param_wr_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[1] <= t_param_wr_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[2] <= t_param_wr_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[3] <= t_param_wr_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_to_pch[4] <= t_param_wr_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[0] <= t_param_wr_ap_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[1] <= t_param_wr_ap_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[2] <= t_param_wr_ap_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[3] <= t_param_wr_ap_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_wr_ap_to_valid[4] <= t_param_wr_ap_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[0] <= t_param_pch_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[1] <= t_param_pch_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_to_valid[2] <= t_param_pch_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[0] <= t_param_pch_all_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[1] <= t_param_pch_all_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pch_all_to_valid[2] <= t_param_pch_all_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[0] <= t_param_act_to_act_diff_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[1] <= t_param_act_to_act_diff_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[2] <= t_param_act_to_act_diff_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[3] <= t_param_act_to_act_diff_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_act_to_act_diff_bank[4] <= t_param_act_to_act_diff_bank[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[0] <= t_param_four_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[1] <= t_param_four_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[2] <= t_param_four_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[3] <= t_param_four_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_four_act_to_act[4] <= t_param_four_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[0] <= t_param_arf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[1] <= t_param_arf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[2] <= t_param_arf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[3] <= t_param_arf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[4] <= t_param_arf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[5] <= t_param_arf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[6] <= t_param_arf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_to_valid[7] <= t_param_arf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[0] <= t_param_pdn_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[1] <= t_param_pdn_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_to_valid[2] <= t_param_pdn_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[0] <= t_param_srf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[1] <= t_param_srf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[2] <= t_param_srf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[3] <= t_param_srf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[4] <= t_param_srf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[5] <= t_param_srf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[6] <= t_param_srf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[7] <= t_param_srf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_valid[8] <= t_param_srf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[0] <= t_param_srf_to_zq_cal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[1] <= t_param_srf_to_zq_cal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[2] <= t_param_srf_to_zq_cal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[3] <= t_param_srf_to_zq_cal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[4] <= t_param_srf_to_zq_cal[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[5] <= t_param_srf_to_zq_cal[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[6] <= t_param_srf_to_zq_cal[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_srf_to_zq_cal[7] <= t_param_srf_to_zq_cal[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[0] <= t_param_arf_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[1] <= t_param_arf_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[2] <= t_param_arf_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[3] <= t_param_arf_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[4] <= t_param_arf_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[5] <= t_param_arf_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[6] <= t_param_arf_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[7] <= t_param_arf_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[8] <= t_param_arf_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[9] <= t_param_arf_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[10] <= t_param_arf_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_arf_period[11] <= t_param_arf_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[0] <= t_param_pdn_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[1] <= t_param_pdn_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[2] <= t_param_pdn_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[3] <= t_param_pdn_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[4] <= t_param_pdn_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[5] <= t_param_pdn_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[6] <= t_param_pdn_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[7] <= t_param_pdn_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[8] <= t_param_pdn_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[9] <= t_param_pdn_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[10] <= t_param_pdn_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[11] <= t_param_pdn_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[12] <= t_param_pdn_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[13] <= t_param_pdn_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[14] <= t_param_pdn_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[15] <= t_param_pdn_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_pdn_period[16] <= t_param_pdn_period[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[0] <= t_param_power_saving_exit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_power_saving_exit[1] <= t_param_power_saving_exit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[0] <= t_param_mem_clk_entry_cycles[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[1] <= t_param_mem_clk_entry_cycles[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[2] <= t_param_mem_clk_entry_cycles[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[3] <= t_param_mem_clk_entry_cycles[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_param_mem_clk_entry_cycles[4] <= t_param_mem_clk_entry_cycles[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|MyDDR3Controller_example_if0_c0:c0|alt_mem_ddrx_mm_st_converter:a0
ctl_clk => data_pass.CLK
ctl_clk => burst_counter[0].CLK
ctl_clk => burst_counter[1].CLK
ctl_clk => burst_counter[2].CLK
ctl_reset_n => burst_counter[0].ACLR
ctl_reset_n => burst_counter[1].ACLR
ctl_reset_n => burst_counter[2].ACLR
ctl_reset_n => data_pass.ACLR
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
avl_ready <= int_ready.DB_MAX_OUTPUT_PORT_TYPE
avl_read_req => itf_cmd_valid.IN1
avl_write_req => itf_wr_if_ready.IN0
avl_write_req => itf_wr_data_valid.IN0
avl_write_req => itf_wr_data_valid.DATAB
avl_write_req => always2.IN1
avl_write_req => int_ready.OUTPUTSELECT
avl_write_req => itf_cmd.DATAIN
avl_size[0] => Add0.IN6
avl_size[0] => LessThan0.IN6
avl_size[0] => itf_cmd_burstlen[0].DATAIN
avl_size[1] => Add0.IN5
avl_size[1] => LessThan0.IN5
avl_size[1] => itf_cmd_burstlen[1].DATAIN
avl_size[2] => Add0.IN4
avl_size[2] => LessThan0.IN4
avl_size[2] => itf_cmd_burstlen[2].DATAIN
avl_burstbegin => ~NO_FANOUT~
avl_addr[0] => itf_cmd_address[0].DATAIN
avl_addr[1] => itf_cmd_address[1].DATAIN
avl_addr[2] => itf_cmd_address[2].DATAIN
avl_addr[3] => itf_cmd_address[3].DATAIN
avl_addr[4] => itf_cmd_address[4].DATAIN
avl_addr[5] => itf_cmd_address[5].DATAIN
avl_addr[6] => itf_cmd_address[6].DATAIN
avl_addr[7] => itf_cmd_address[7].DATAIN
avl_addr[8] => itf_cmd_address[8].DATAIN
avl_addr[9] => itf_cmd_address[9].DATAIN
avl_addr[10] => itf_cmd_address[10].DATAIN
avl_addr[11] => itf_cmd_address[11].DATAIN
avl_addr[12] => itf_cmd_address[12].DATAIN
avl_addr[13] => itf_cmd_address[13].DATAIN
avl_addr[14] => itf_cmd_address[14].DATAIN
avl_addr[15] => itf_cmd_address[15].DATAIN
avl_addr[16] => itf_cmd_address[16].DATAIN
avl_addr[17] => itf_cmd_address[17].DATAIN
avl_addr[18] => itf_cmd_address[18].DATAIN
avl_addr[19] => itf_cmd_address[19].DATAIN
avl_addr[20] => itf_cmd_address[20].DATAIN
avl_addr[21] => itf_cmd_address[21].DATAIN
avl_addr[22] => itf_cmd_address[22].DATAIN
avl_addr[23] => itf_cmd_address[23].DATAIN
avl_addr[24] => itf_cmd_address[24].DATAIN
avl_addr[25] => itf_cmd_address[25].DATAIN
avl_rdata_valid <= itf_rd_data_valid.DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[0] <= itf_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[1] <= itf_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[2] <= itf_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[3] <= itf_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[4] <= itf_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[5] <= itf_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[6] <= itf_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[7] <= itf_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[8] <= itf_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[9] <= itf_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[10] <= itf_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[11] <= itf_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[12] <= itf_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[13] <= itf_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[14] <= itf_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[15] <= itf_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[16] <= itf_rd_data[16].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[17] <= itf_rd_data[17].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[18] <= itf_rd_data[18].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[19] <= itf_rd_data[19].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[20] <= itf_rd_data[20].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[21] <= itf_rd_data[21].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[22] <= itf_rd_data[22].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[23] <= itf_rd_data[23].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[24] <= itf_rd_data[24].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[25] <= itf_rd_data[25].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[26] <= itf_rd_data[26].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[27] <= itf_rd_data[27].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[28] <= itf_rd_data[28].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[29] <= itf_rd_data[29].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[30] <= itf_rd_data[30].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[31] <= itf_rd_data[31].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[32] <= itf_rd_data[32].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[33] <= itf_rd_data[33].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[34] <= itf_rd_data[34].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[35] <= itf_rd_data[35].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[36] <= itf_rd_data[36].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[37] <= itf_rd_data[37].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[38] <= itf_rd_data[38].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[39] <= itf_rd_data[39].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[40] <= itf_rd_data[40].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[41] <= itf_rd_data[41].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[42] <= itf_rd_data[42].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[43] <= itf_rd_data[43].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[44] <= itf_rd_data[44].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[45] <= itf_rd_data[45].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[46] <= itf_rd_data[46].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[47] <= itf_rd_data[47].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[48] <= itf_rd_data[48].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[49] <= itf_rd_data[49].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[50] <= itf_rd_data[50].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[51] <= itf_rd_data[51].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[52] <= itf_rd_data[52].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[53] <= itf_rd_data[53].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[54] <= itf_rd_data[54].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[55] <= itf_rd_data[55].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[56] <= itf_rd_data[56].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[57] <= itf_rd_data[57].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[58] <= itf_rd_data[58].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[59] <= itf_rd_data[59].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[60] <= itf_rd_data[60].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[61] <= itf_rd_data[61].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[62] <= itf_rd_data[62].DB_MAX_OUTPUT_PORT_TYPE
avl_rdata[63] <= itf_rd_data[63].DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[0] => itf_wr_data[0].DATAIN
avl_wdata[1] => itf_wr_data[1].DATAIN
avl_wdata[2] => itf_wr_data[2].DATAIN
avl_wdata[3] => itf_wr_data[3].DATAIN
avl_wdata[4] => itf_wr_data[4].DATAIN
avl_wdata[5] => itf_wr_data[5].DATAIN
avl_wdata[6] => itf_wr_data[6].DATAIN
avl_wdata[7] => itf_wr_data[7].DATAIN
avl_wdata[8] => itf_wr_data[8].DATAIN
avl_wdata[9] => itf_wr_data[9].DATAIN
avl_wdata[10] => itf_wr_data[10].DATAIN
avl_wdata[11] => itf_wr_data[11].DATAIN
avl_wdata[12] => itf_wr_data[12].DATAIN
avl_wdata[13] => itf_wr_data[13].DATAIN
avl_wdata[14] => itf_wr_data[14].DATAIN
avl_wdata[15] => itf_wr_data[15].DATAIN
avl_wdata[16] => itf_wr_data[16].DATAIN
avl_wdata[17] => itf_wr_data[17].DATAIN
avl_wdata[18] => itf_wr_data[18].DATAIN
avl_wdata[19] => itf_wr_data[19].DATAIN
avl_wdata[20] => itf_wr_data[20].DATAIN
avl_wdata[21] => itf_wr_data[21].DATAIN
avl_wdata[22] => itf_wr_data[22].DATAIN
avl_wdata[23] => itf_wr_data[23].DATAIN
avl_wdata[24] => itf_wr_data[24].DATAIN
avl_wdata[25] => itf_wr_data[25].DATAIN
avl_wdata[26] => itf_wr_data[26].DATAIN
avl_wdata[27] => itf_wr_data[27].DATAIN
avl_wdata[28] => itf_wr_data[28].DATAIN
avl_wdata[29] => itf_wr_data[29].DATAIN
avl_wdata[30] => itf_wr_data[30].DATAIN
avl_wdata[31] => itf_wr_data[31].DATAIN
avl_wdata[32] => itf_wr_data[32].DATAIN
avl_wdata[33] => itf_wr_data[33].DATAIN
avl_wdata[34] => itf_wr_data[34].DATAIN
avl_wdata[35] => itf_wr_data[35].DATAIN
avl_wdata[36] => itf_wr_data[36].DATAIN
avl_wdata[37] => itf_wr_data[37].DATAIN
avl_wdata[38] => itf_wr_data[38].DATAIN
avl_wdata[39] => itf_wr_data[39].DATAIN
avl_wdata[40] => itf_wr_data[40].DATAIN
avl_wdata[41] => itf_wr_data[41].DATAIN
avl_wdata[42] => itf_wr_data[42].DATAIN
avl_wdata[43] => itf_wr_data[43].DATAIN
avl_wdata[44] => itf_wr_data[44].DATAIN
avl_wdata[45] => itf_wr_data[45].DATAIN
avl_wdata[46] => itf_wr_data[46].DATAIN
avl_wdata[47] => itf_wr_data[47].DATAIN
avl_wdata[48] => itf_wr_data[48].DATAIN
avl_wdata[49] => itf_wr_data[49].DATAIN
avl_wdata[50] => itf_wr_data[50].DATAIN
avl_wdata[51] => itf_wr_data[51].DATAIN
avl_wdata[52] => itf_wr_data[52].DATAIN
avl_wdata[53] => itf_wr_data[53].DATAIN
avl_wdata[54] => itf_wr_data[54].DATAIN
avl_wdata[55] => itf_wr_data[55].DATAIN
avl_wdata[56] => itf_wr_data[56].DATAIN
avl_wdata[57] => itf_wr_data[57].DATAIN
avl_wdata[58] => itf_wr_data[58].DATAIN
avl_wdata[59] => itf_wr_data[59].DATAIN
avl_wdata[60] => itf_wr_data[60].DATAIN
avl_wdata[61] => itf_wr_data[61].DATAIN
avl_wdata[62] => itf_wr_data[62].DATAIN
avl_wdata[63] => itf_wr_data[63].DATAIN
avl_be[0] => itf_wr_data_byte_en[0].DATAIN
avl_be[1] => itf_wr_data_byte_en[1].DATAIN
avl_be[2] => itf_wr_data_byte_en[2].DATAIN
avl_be[3] => itf_wr_data_byte_en[3].DATAIN
avl_be[4] => itf_wr_data_byte_en[4].DATAIN
avl_be[5] => itf_wr_data_byte_en[5].DATAIN
avl_be[6] => itf_wr_data_byte_en[6].DATAIN
avl_be[7] => itf_wr_data_byte_en[7].DATAIN
local_rdata_error[0] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[1] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[2] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error[3] <= itf_rd_data_error.DB_MAX_OUTPUT_PORT_TYPE
local_multicast => itf_cmd_multicast.DATAIN
local_autopch_req => itf_cmd_autopercharge.DATAIN
local_priority => itf_cmd_priority.DATAIN
itf_cmd_ready => itf_wr_data_valid.IN1
itf_cmd_ready => int_ready.IN0
itf_cmd_ready => int_ready.DATAA
itf_cmd_ready => always2.IN1
itf_cmd_valid <= itf_cmd_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd <= avl_write_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[0] <= avl_addr[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[1] <= avl_addr[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[2] <= avl_addr[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[3] <= avl_addr[3].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[4] <= avl_addr[4].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[5] <= avl_addr[5].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[6] <= avl_addr[6].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[7] <= avl_addr[7].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[8] <= avl_addr[8].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[9] <= avl_addr[9].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[10] <= avl_addr[10].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[11] <= avl_addr[11].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[12] <= avl_addr[12].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[13] <= avl_addr[13].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[14] <= avl_addr[14].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[15] <= avl_addr[15].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[16] <= avl_addr[16].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[17] <= avl_addr[17].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[18] <= avl_addr[18].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[19] <= avl_addr[19].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[20] <= avl_addr[20].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[21] <= avl_addr[21].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[22] <= avl_addr[22].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[23] <= avl_addr[23].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[24] <= avl_addr[24].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_address[25] <= avl_addr[25].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[0] <= avl_size[0].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[1] <= avl_size[1].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_burstlen[2] <= avl_size[2].DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_id[0] <= <GND>
itf_cmd_id[1] <= <GND>
itf_cmd_id[2] <= <GND>
itf_cmd_id[3] <= <GND>
itf_cmd_id[4] <= <GND>
itf_cmd_id[5] <= <GND>
itf_cmd_id[6] <= <GND>
itf_cmd_id[7] <= <GND>
itf_cmd_priority <= local_priority.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_autopercharge <= local_autopch_req.DB_MAX_OUTPUT_PORT_TYPE
itf_cmd_multicast <= local_multicast.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_ready => itf_wr_if_ready.IN1
itf_wr_data_ready => int_ready.IN1
itf_wr_data_ready => int_ready.DATAB
itf_wr_data_ready => always2.IN1
itf_wr_data_valid <= itf_wr_data_valid.DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[0] <= avl_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[1] <= avl_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[2] <= avl_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[3] <= avl_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[4] <= avl_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[5] <= avl_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[6] <= avl_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[7] <= avl_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[8] <= avl_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[9] <= avl_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[10] <= avl_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[11] <= avl_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[12] <= avl_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[13] <= avl_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[14] <= avl_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[15] <= avl_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[16] <= avl_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[17] <= avl_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[18] <= avl_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[19] <= avl_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[20] <= avl_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[21] <= avl_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[22] <= avl_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[23] <= avl_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[24] <= avl_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[25] <= avl_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[26] <= avl_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[27] <= avl_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[28] <= avl_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[29] <= avl_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[30] <= avl_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[31] <= avl_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[32] <= avl_wdata[32].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[33] <= avl_wdata[33].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[34] <= avl_wdata[34].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[35] <= avl_wdata[35].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[36] <= avl_wdata[36].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[37] <= avl_wdata[37].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[38] <= avl_wdata[38].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[39] <= avl_wdata[39].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[40] <= avl_wdata[40].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[41] <= avl_wdata[41].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[42] <= avl_wdata[42].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[43] <= avl_wdata[43].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[44] <= avl_wdata[44].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[45] <= avl_wdata[45].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[46] <= avl_wdata[46].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[47] <= avl_wdata[47].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[48] <= avl_wdata[48].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[49] <= avl_wdata[49].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[50] <= avl_wdata[50].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[51] <= avl_wdata[51].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[52] <= avl_wdata[52].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[53] <= avl_wdata[53].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[54] <= avl_wdata[54].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[55] <= avl_wdata[55].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[56] <= avl_wdata[56].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[57] <= avl_wdata[57].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[58] <= avl_wdata[58].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[59] <= avl_wdata[59].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[60] <= avl_wdata[60].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[61] <= avl_wdata[61].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[62] <= avl_wdata[62].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data[63] <= avl_wdata[63].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[0] <= avl_be[0].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[1] <= avl_be[1].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[2] <= avl_be[2].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[3] <= avl_be[3].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[4] <= avl_be[4].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[5] <= avl_be[5].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[6] <= avl_be[6].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_byte_en[7] <= avl_be[7].DB_MAX_OUTPUT_PORT_TYPE
itf_wr_data_begin <= <GND>
itf_wr_data_last <= <GND>
itf_wr_data_id[0] <= <GND>
itf_wr_data_id[1] <= <GND>
itf_wr_data_id[2] <= <GND>
itf_wr_data_id[3] <= <GND>
itf_wr_data_id[4] <= <GND>
itf_wr_data_id[5] <= <GND>
itf_wr_data_id[6] <= <GND>
itf_wr_data_id[7] <= <GND>
itf_rd_data_ready <= <VCC>
itf_rd_data_valid => avl_rdata_valid.DATAIN
itf_rd_data[0] => avl_rdata[0].DATAIN
itf_rd_data[1] => avl_rdata[1].DATAIN
itf_rd_data[2] => avl_rdata[2].DATAIN
itf_rd_data[3] => avl_rdata[3].DATAIN
itf_rd_data[4] => avl_rdata[4].DATAIN
itf_rd_data[5] => avl_rdata[5].DATAIN
itf_rd_data[6] => avl_rdata[6].DATAIN
itf_rd_data[7] => avl_rdata[7].DATAIN
itf_rd_data[8] => avl_rdata[8].DATAIN
itf_rd_data[9] => avl_rdata[9].DATAIN
itf_rd_data[10] => avl_rdata[10].DATAIN
itf_rd_data[11] => avl_rdata[11].DATAIN
itf_rd_data[12] => avl_rdata[12].DATAIN
itf_rd_data[13] => avl_rdata[13].DATAIN
itf_rd_data[14] => avl_rdata[14].DATAIN
itf_rd_data[15] => avl_rdata[15].DATAIN
itf_rd_data[16] => avl_rdata[16].DATAIN
itf_rd_data[17] => avl_rdata[17].DATAIN
itf_rd_data[18] => avl_rdata[18].DATAIN
itf_rd_data[19] => avl_rdata[19].DATAIN
itf_rd_data[20] => avl_rdata[20].DATAIN
itf_rd_data[21] => avl_rdata[21].DATAIN
itf_rd_data[22] => avl_rdata[22].DATAIN
itf_rd_data[23] => avl_rdata[23].DATAIN
itf_rd_data[24] => avl_rdata[24].DATAIN
itf_rd_data[25] => avl_rdata[25].DATAIN
itf_rd_data[26] => avl_rdata[26].DATAIN
itf_rd_data[27] => avl_rdata[27].DATAIN
itf_rd_data[28] => avl_rdata[28].DATAIN
itf_rd_data[29] => avl_rdata[29].DATAIN
itf_rd_data[30] => avl_rdata[30].DATAIN
itf_rd_data[31] => avl_rdata[31].DATAIN
itf_rd_data[32] => avl_rdata[32].DATAIN
itf_rd_data[33] => avl_rdata[33].DATAIN
itf_rd_data[34] => avl_rdata[34].DATAIN
itf_rd_data[35] => avl_rdata[35].DATAIN
itf_rd_data[36] => avl_rdata[36].DATAIN
itf_rd_data[37] => avl_rdata[37].DATAIN
itf_rd_data[38] => avl_rdata[38].DATAIN
itf_rd_data[39] => avl_rdata[39].DATAIN
itf_rd_data[40] => avl_rdata[40].DATAIN
itf_rd_data[41] => avl_rdata[41].DATAIN
itf_rd_data[42] => avl_rdata[42].DATAIN
itf_rd_data[43] => avl_rdata[43].DATAIN
itf_rd_data[44] => avl_rdata[44].DATAIN
itf_rd_data[45] => avl_rdata[45].DATAIN
itf_rd_data[46] => avl_rdata[46].DATAIN
itf_rd_data[47] => avl_rdata[47].DATAIN
itf_rd_data[48] => avl_rdata[48].DATAIN
itf_rd_data[49] => avl_rdata[49].DATAIN
itf_rd_data[50] => avl_rdata[50].DATAIN
itf_rd_data[51] => avl_rdata[51].DATAIN
itf_rd_data[52] => avl_rdata[52].DATAIN
itf_rd_data[53] => avl_rdata[53].DATAIN
itf_rd_data[54] => avl_rdata[54].DATAIN
itf_rd_data[55] => avl_rdata[55].DATAIN
itf_rd_data[56] => avl_rdata[56].DATAIN
itf_rd_data[57] => avl_rdata[57].DATAIN
itf_rd_data[58] => avl_rdata[58].DATAIN
itf_rd_data[59] => avl_rdata[59].DATAIN
itf_rd_data[60] => avl_rdata[60].DATAIN
itf_rd_data[61] => avl_rdata[61].DATAIN
itf_rd_data[62] => avl_rdata[62].DATAIN
itf_rd_data[63] => avl_rdata[63].DATAIN
itf_rd_data_error => local_rdata_error[0].DATAIN
itf_rd_data_error => local_rdata_error[3].DATAIN
itf_rd_data_error => local_rdata_error[2].DATAIN
itf_rd_data_error => local_rdata_error[1].DATAIN
itf_rd_data_begin => ~NO_FANOUT~
itf_rd_data_last => ~NO_FANOUT~
itf_rd_data_id[0] => ~NO_FANOUT~
itf_rd_data_id[1] => ~NO_FANOUT~
itf_rd_data_id[2] => ~NO_FANOUT~
itf_rd_data_id[3] => ~NO_FANOUT~
itf_rd_data_id[4] => ~NO_FANOUT~
itf_rd_data_id[5] => ~NO_FANOUT~
itf_rd_data_id[6] => ~NO_FANOUT~
itf_rd_data_id[7] => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|altera_mem_if_oct_cyclonev:oct0
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|MyDDR3Controller_example|MyDDR3Controller_example_if0:if0|altera_mem_if_dll_cyclonev:dll0
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0
clk => clk.IN1
reset_n => reset_n.IN1
pass <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.pass
fail <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.fail
test_complete <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.test_complete
avl_ready => avl_ready.IN1
avl_addr[0] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[1] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[2] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[3] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[4] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[5] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[6] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[7] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[8] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[9] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[10] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[11] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[12] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[13] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[14] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[15] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[16] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[17] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[18] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[19] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[20] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[21] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[22] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[23] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[24] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[25] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[26] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[27] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_addr[28] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_addr
avl_size[0] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_size
avl_size[1] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_size
avl_size[2] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_size
avl_wdata[0] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[1] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[2] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[3] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[4] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[5] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[6] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[7] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[8] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[9] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[10] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[11] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[12] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[13] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[14] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[15] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[16] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[17] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[18] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[19] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[20] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[21] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[22] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[23] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[24] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[25] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[26] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[27] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[28] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[29] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[30] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[31] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[32] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[33] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[34] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[35] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[36] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[37] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[38] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[39] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[40] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[41] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[42] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[43] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[44] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[45] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[46] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[47] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[48] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[49] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[50] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[51] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[52] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[53] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[54] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[55] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[56] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[57] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[58] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[59] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[60] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[61] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[62] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_wdata[63] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_wdata
avl_rdata[0] => avl_rdata[0].IN1
avl_rdata[1] => avl_rdata[1].IN1
avl_rdata[2] => avl_rdata[2].IN1
avl_rdata[3] => avl_rdata[3].IN1
avl_rdata[4] => avl_rdata[4].IN1
avl_rdata[5] => avl_rdata[5].IN1
avl_rdata[6] => avl_rdata[6].IN1
avl_rdata[7] => avl_rdata[7].IN1
avl_rdata[8] => avl_rdata[8].IN1
avl_rdata[9] => avl_rdata[9].IN1
avl_rdata[10] => avl_rdata[10].IN1
avl_rdata[11] => avl_rdata[11].IN1
avl_rdata[12] => avl_rdata[12].IN1
avl_rdata[13] => avl_rdata[13].IN1
avl_rdata[14] => avl_rdata[14].IN1
avl_rdata[15] => avl_rdata[15].IN1
avl_rdata[16] => avl_rdata[16].IN1
avl_rdata[17] => avl_rdata[17].IN1
avl_rdata[18] => avl_rdata[18].IN1
avl_rdata[19] => avl_rdata[19].IN1
avl_rdata[20] => avl_rdata[20].IN1
avl_rdata[21] => avl_rdata[21].IN1
avl_rdata[22] => avl_rdata[22].IN1
avl_rdata[23] => avl_rdata[23].IN1
avl_rdata[24] => avl_rdata[24].IN1
avl_rdata[25] => avl_rdata[25].IN1
avl_rdata[26] => avl_rdata[26].IN1
avl_rdata[27] => avl_rdata[27].IN1
avl_rdata[28] => avl_rdata[28].IN1
avl_rdata[29] => avl_rdata[29].IN1
avl_rdata[30] => avl_rdata[30].IN1
avl_rdata[31] => avl_rdata[31].IN1
avl_rdata[32] => avl_rdata[32].IN1
avl_rdata[33] => avl_rdata[33].IN1
avl_rdata[34] => avl_rdata[34].IN1
avl_rdata[35] => avl_rdata[35].IN1
avl_rdata[36] => avl_rdata[36].IN1
avl_rdata[37] => avl_rdata[37].IN1
avl_rdata[38] => avl_rdata[38].IN1
avl_rdata[39] => avl_rdata[39].IN1
avl_rdata[40] => avl_rdata[40].IN1
avl_rdata[41] => avl_rdata[41].IN1
avl_rdata[42] => avl_rdata[42].IN1
avl_rdata[43] => avl_rdata[43].IN1
avl_rdata[44] => avl_rdata[44].IN1
avl_rdata[45] => avl_rdata[45].IN1
avl_rdata[46] => avl_rdata[46].IN1
avl_rdata[47] => avl_rdata[47].IN1
avl_rdata[48] => avl_rdata[48].IN1
avl_rdata[49] => avl_rdata[49].IN1
avl_rdata[50] => avl_rdata[50].IN1
avl_rdata[51] => avl_rdata[51].IN1
avl_rdata[52] => avl_rdata[52].IN1
avl_rdata[53] => avl_rdata[53].IN1
avl_rdata[54] => avl_rdata[54].IN1
avl_rdata[55] => avl_rdata[55].IN1
avl_rdata[56] => avl_rdata[56].IN1
avl_rdata[57] => avl_rdata[57].IN1
avl_rdata[58] => avl_rdata[58].IN1
avl_rdata[59] => avl_rdata[59].IN1
avl_rdata[60] => avl_rdata[60].IN1
avl_rdata[61] => avl_rdata[61].IN1
avl_rdata[62] => avl_rdata[62].IN1
avl_rdata[63] => avl_rdata[63].IN1
avl_write_req <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_write_req
avl_read_req <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_read_req
avl_rdata_valid => avl_rdata_valid.IN1
avl_be[0] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[1] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[2] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[3] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[4] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[5] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[6] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_be[7] <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_be
avl_burstbegin <= driver_avl_use_be_avl_use_burstbegin:traffic_generator_0.avl_burstbegin


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0
clk => clk.IN6
reset_n => reset_n.IN1
avl_ready => avl_ready.IN1
avl_write_req <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_write_req
avl_read_req <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_read_req
avl_burstbegin <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_burstbegin
avl_addr[0] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[1] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[2] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[3] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[4] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[5] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[6] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[7] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[8] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[9] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[10] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[11] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[12] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[13] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[14] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[15] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[16] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[17] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[18] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[19] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[20] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[21] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[22] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[23] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[24] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[25] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[26] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[27] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_addr[28] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_addr
avl_size[0] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_size
avl_size[1] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_size
avl_size[2] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_size
avl_be[0] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[1] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[2] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[3] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[4] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[5] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[6] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_be[7] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_be
avl_wdata[0] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[1] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[2] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[3] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[4] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[5] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[6] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[7] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[8] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[9] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[10] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[11] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[12] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[13] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[14] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[15] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[16] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[17] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[18] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[19] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[20] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[21] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[22] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[23] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[24] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[25] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[26] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[27] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[28] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[29] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[30] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[31] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[32] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[33] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[34] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[35] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[36] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[37] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[38] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[39] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[40] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[41] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[42] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[43] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[44] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[45] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[46] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[47] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[48] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[49] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[50] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[51] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[52] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[53] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[54] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[55] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[56] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[57] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[58] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[59] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[60] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[61] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[62] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_wdata[63] <= avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst.avl_wdata
avl_rdata_valid => avl_rdata_valid_delay.IN1
avl_rdata[0] => avl_rdata_delay[0].IN1
avl_rdata[1] => avl_rdata_delay[1].IN1
avl_rdata[2] => avl_rdata_delay[2].IN1
avl_rdata[3] => avl_rdata_delay[3].IN1
avl_rdata[4] => avl_rdata_delay[4].IN1
avl_rdata[5] => avl_rdata_delay[5].IN1
avl_rdata[6] => avl_rdata_delay[6].IN1
avl_rdata[7] => avl_rdata_delay[7].IN1
avl_rdata[8] => avl_rdata_delay[8].IN1
avl_rdata[9] => avl_rdata_delay[9].IN1
avl_rdata[10] => avl_rdata_delay[10].IN1
avl_rdata[11] => avl_rdata_delay[11].IN1
avl_rdata[12] => avl_rdata_delay[12].IN1
avl_rdata[13] => avl_rdata_delay[13].IN1
avl_rdata[14] => avl_rdata_delay[14].IN1
avl_rdata[15] => avl_rdata_delay[15].IN1
avl_rdata[16] => avl_rdata_delay[16].IN1
avl_rdata[17] => avl_rdata_delay[17].IN1
avl_rdata[18] => avl_rdata_delay[18].IN1
avl_rdata[19] => avl_rdata_delay[19].IN1
avl_rdata[20] => avl_rdata_delay[20].IN1
avl_rdata[21] => avl_rdata_delay[21].IN1
avl_rdata[22] => avl_rdata_delay[22].IN1
avl_rdata[23] => avl_rdata_delay[23].IN1
avl_rdata[24] => avl_rdata_delay[24].IN1
avl_rdata[25] => avl_rdata_delay[25].IN1
avl_rdata[26] => avl_rdata_delay[26].IN1
avl_rdata[27] => avl_rdata_delay[27].IN1
avl_rdata[28] => avl_rdata_delay[28].IN1
avl_rdata[29] => avl_rdata_delay[29].IN1
avl_rdata[30] => avl_rdata_delay[30].IN1
avl_rdata[31] => avl_rdata_delay[31].IN1
avl_rdata[32] => avl_rdata_delay[32].IN1
avl_rdata[33] => avl_rdata_delay[33].IN1
avl_rdata[34] => avl_rdata_delay[34].IN1
avl_rdata[35] => avl_rdata_delay[35].IN1
avl_rdata[36] => avl_rdata_delay[36].IN1
avl_rdata[37] => avl_rdata_delay[37].IN1
avl_rdata[38] => avl_rdata_delay[38].IN1
avl_rdata[39] => avl_rdata_delay[39].IN1
avl_rdata[40] => avl_rdata_delay[40].IN1
avl_rdata[41] => avl_rdata_delay[41].IN1
avl_rdata[42] => avl_rdata_delay[42].IN1
avl_rdata[43] => avl_rdata_delay[43].IN1
avl_rdata[44] => avl_rdata_delay[44].IN1
avl_rdata[45] => avl_rdata_delay[45].IN1
avl_rdata[46] => avl_rdata_delay[46].IN1
avl_rdata[47] => avl_rdata_delay[47].IN1
avl_rdata[48] => avl_rdata_delay[48].IN1
avl_rdata[49] => avl_rdata_delay[49].IN1
avl_rdata[50] => avl_rdata_delay[50].IN1
avl_rdata[51] => avl_rdata_delay[51].IN1
avl_rdata[52] => avl_rdata_delay[52].IN1
avl_rdata[53] => avl_rdata_delay[53].IN1
avl_rdata[54] => avl_rdata_delay[54].IN1
avl_rdata[55] => avl_rdata_delay[55].IN1
avl_rdata[56] => avl_rdata_delay[56].IN1
avl_rdata[57] => avl_rdata_delay[57].IN1
avl_rdata[58] => avl_rdata_delay[58].IN1
avl_rdata[59] => avl_rdata_delay[59].IN1
avl_rdata[60] => avl_rdata_delay[60].IN1
avl_rdata[61] => avl_rdata_delay[61].IN1
avl_rdata[62] => avl_rdata_delay[62].IN1
avl_rdata[63] => avl_rdata_delay[63].IN1
pass <= pass.DB_MAX_OUTPUT_PORT_TYPE
fail <= fail.DB_MAX_OUTPUT_PORT_TYPE
test_complete <= driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst.test_complete
pnf_per_bit[0] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[1] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[2] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[3] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[4] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[5] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[6] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[7] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[8] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[9] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[10] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[11] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[12] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[13] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[14] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[15] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[16] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[17] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[18] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[19] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[20] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[21] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[22] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[23] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[24] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[25] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[26] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[27] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[28] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[29] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[30] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[31] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[32] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[33] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[34] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[35] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[36] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[37] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[38] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[39] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[40] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[41] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[42] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[43] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[44] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[45] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[46] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[47] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[48] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[49] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[50] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[51] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[52] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[53] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[54] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[55] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[56] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[57] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[58] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[59] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[60] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[61] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[62] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit[63] <= read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst.pnf_per_bit
pnf_per_bit_persist[0] <= pnf_per_bit_persist[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[1] <= pnf_per_bit_persist[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[2] <= pnf_per_bit_persist[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[3] <= pnf_per_bit_persist[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[4] <= pnf_per_bit_persist[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[5] <= pnf_per_bit_persist[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[6] <= pnf_per_bit_persist[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[7] <= pnf_per_bit_persist[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[8] <= pnf_per_bit_persist[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[9] <= pnf_per_bit_persist[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[10] <= pnf_per_bit_persist[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[11] <= pnf_per_bit_persist[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[12] <= pnf_per_bit_persist[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[13] <= pnf_per_bit_persist[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[14] <= pnf_per_bit_persist[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[15] <= pnf_per_bit_persist[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[16] <= pnf_per_bit_persist[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[17] <= pnf_per_bit_persist[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[18] <= pnf_per_bit_persist[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[19] <= pnf_per_bit_persist[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[20] <= pnf_per_bit_persist[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[21] <= pnf_per_bit_persist[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[22] <= pnf_per_bit_persist[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[23] <= pnf_per_bit_persist[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[24] <= pnf_per_bit_persist[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[25] <= pnf_per_bit_persist[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[26] <= pnf_per_bit_persist[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[27] <= pnf_per_bit_persist[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[28] <= pnf_per_bit_persist[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[29] <= pnf_per_bit_persist[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[30] <= pnf_per_bit_persist[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[31] <= pnf_per_bit_persist[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[32] <= pnf_per_bit_persist[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[33] <= pnf_per_bit_persist[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[34] <= pnf_per_bit_persist[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[35] <= pnf_per_bit_persist[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[36] <= pnf_per_bit_persist[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[37] <= pnf_per_bit_persist[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[38] <= pnf_per_bit_persist[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[39] <= pnf_per_bit_persist[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[40] <= pnf_per_bit_persist[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[41] <= pnf_per_bit_persist[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[42] <= pnf_per_bit_persist[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[43] <= pnf_per_bit_persist[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[44] <= pnf_per_bit_persist[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[45] <= pnf_per_bit_persist[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[46] <= pnf_per_bit_persist[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[47] <= pnf_per_bit_persist[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[48] <= pnf_per_bit_persist[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[49] <= pnf_per_bit_persist[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[50] <= pnf_per_bit_persist[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[51] <= pnf_per_bit_persist[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[52] <= pnf_per_bit_persist[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[53] <= pnf_per_bit_persist[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[54] <= pnf_per_bit_persist[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[55] <= pnf_per_bit_persist[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[56] <= pnf_per_bit_persist[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[57] <= pnf_per_bit_persist[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[58] <= pnf_per_bit_persist[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[59] <= pnf_per_bit_persist[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[60] <= pnf_per_bit_persist[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[61] <= pnf_per_bit_persist[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[62] <= pnf_per_bit_persist[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit_persist[63] <= pnf_per_bit_persist[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_address[2] => ~NO_FANOUT~
csr_address[3] => ~NO_FANOUT~
csr_address[4] => ~NO_FANOUT~
csr_address[5] => ~NO_FANOUT~
csr_address[6] => ~NO_FANOUT~
csr_address[7] => ~NO_FANOUT~
csr_address[8] => ~NO_FANOUT~
csr_address[9] => ~NO_FANOUT~
csr_address[10] => ~NO_FANOUT~
csr_address[11] => ~NO_FANOUT~
csr_address[12] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_read => ~NO_FANOUT~
csr_readdata[0] <= <GND>
csr_readdata[1] <= <GND>
csr_readdata[2] <= <GND>
csr_readdata[3] <= <GND>
csr_readdata[4] <= <GND>
csr_readdata[5] <= <GND>
csr_readdata[6] <= <GND>
csr_readdata[7] <= <GND>
csr_readdata[8] <= <GND>
csr_readdata[9] <= <GND>
csr_readdata[10] <= <GND>
csr_readdata[11] <= <GND>
csr_readdata[12] <= <GND>
csr_readdata[13] <= <GND>
csr_readdata[14] <= <GND>
csr_readdata[15] <= <GND>
csr_readdata[16] <= <GND>
csr_readdata[17] <= <GND>
csr_readdata[18] <= <GND>
csr_readdata[19] <= <GND>
csr_readdata[20] <= <GND>
csr_readdata[21] <= <GND>
csr_readdata[22] <= <GND>
csr_readdata[23] <= <GND>
csr_readdata[24] <= <GND>
csr_readdata[25] <= <GND>
csr_readdata[26] <= <GND>
csr_readdata[27] <= <GND>
csr_readdata[28] <= <GND>
csr_readdata[29] <= <GND>
csr_readdata[30] <= <GND>
csr_readdata[31] <= <GND>
csr_waitrequest <= <GND>
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|reset_sync:ureset_driver_clk
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[2] <= reset_n_sync[2].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[3] <= reset_n_sync[3].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[4] <= reset_n_sync[4].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[5] <= reset_n_sync[5].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[6] <= reset_n_sync[6].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[7] <= reset_n_sync[7].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst
clk => clk.IN4
reset_n => reset_n.IN4
addr_gen_select[0] => Equal0.IN63
addr_gen_select[0] => Equal1.IN63
addr_gen_select[0] => Equal2.IN63
addr_gen_select[0] => Equal3.IN63
addr_gen_select[0] => Equal4.IN31
addr_gen_select[0] => Equal5.IN0
addr_gen_select[0] => Equal6.IN31
addr_gen_select[0] => Equal7.IN1
addr_gen_select[1] => Equal0.IN62
addr_gen_select[1] => Equal1.IN62
addr_gen_select[1] => Equal2.IN62
addr_gen_select[1] => Equal3.IN62
addr_gen_select[1] => Equal4.IN30
addr_gen_select[1] => Equal5.IN31
addr_gen_select[1] => Equal6.IN0
addr_gen_select[1] => Equal7.IN0
addr_gen_select[2] => Equal0.IN61
addr_gen_select[2] => Equal1.IN61
addr_gen_select[2] => Equal2.IN61
addr_gen_select[2] => Equal3.IN61
addr_gen_select[2] => Equal4.IN29
addr_gen_select[2] => Equal5.IN30
addr_gen_select[2] => Equal6.IN30
addr_gen_select[2] => Equal7.IN31
addr_gen_select[3] => Equal0.IN60
addr_gen_select[3] => Equal1.IN60
addr_gen_select[3] => Equal2.IN60
addr_gen_select[3] => Equal3.IN60
addr_gen_select[3] => Equal4.IN28
addr_gen_select[3] => Equal5.IN29
addr_gen_select[3] => Equal6.IN29
addr_gen_select[3] => Equal7.IN30
addr_gen_select[4] => Equal0.IN59
addr_gen_select[4] => Equal1.IN59
addr_gen_select[4] => Equal2.IN59
addr_gen_select[4] => Equal3.IN59
addr_gen_select[4] => Equal4.IN27
addr_gen_select[4] => Equal5.IN28
addr_gen_select[4] => Equal6.IN28
addr_gen_select[4] => Equal7.IN29
addr_gen_select[5] => Equal0.IN58
addr_gen_select[5] => Equal1.IN58
addr_gen_select[5] => Equal2.IN58
addr_gen_select[5] => Equal3.IN58
addr_gen_select[5] => Equal4.IN26
addr_gen_select[5] => Equal5.IN27
addr_gen_select[5] => Equal6.IN27
addr_gen_select[5] => Equal7.IN28
addr_gen_select[6] => Equal0.IN57
addr_gen_select[6] => Equal1.IN57
addr_gen_select[6] => Equal2.IN57
addr_gen_select[6] => Equal3.IN57
addr_gen_select[6] => Equal4.IN25
addr_gen_select[6] => Equal5.IN26
addr_gen_select[6] => Equal6.IN26
addr_gen_select[6] => Equal7.IN27
addr_gen_select[7] => Equal0.IN56
addr_gen_select[7] => Equal1.IN56
addr_gen_select[7] => Equal2.IN56
addr_gen_select[7] => Equal3.IN56
addr_gen_select[7] => Equal4.IN24
addr_gen_select[7] => Equal5.IN25
addr_gen_select[7] => Equal6.IN25
addr_gen_select[7] => Equal7.IN26
addr_gen_select[8] => Equal0.IN55
addr_gen_select[8] => Equal1.IN55
addr_gen_select[8] => Equal2.IN55
addr_gen_select[8] => Equal3.IN55
addr_gen_select[8] => Equal4.IN23
addr_gen_select[8] => Equal5.IN24
addr_gen_select[8] => Equal6.IN24
addr_gen_select[8] => Equal7.IN25
addr_gen_select[9] => Equal0.IN54
addr_gen_select[9] => Equal1.IN54
addr_gen_select[9] => Equal2.IN54
addr_gen_select[9] => Equal3.IN54
addr_gen_select[9] => Equal4.IN22
addr_gen_select[9] => Equal5.IN23
addr_gen_select[9] => Equal6.IN23
addr_gen_select[9] => Equal7.IN24
addr_gen_select[10] => Equal0.IN53
addr_gen_select[10] => Equal1.IN53
addr_gen_select[10] => Equal2.IN53
addr_gen_select[10] => Equal3.IN53
addr_gen_select[10] => Equal4.IN21
addr_gen_select[10] => Equal5.IN22
addr_gen_select[10] => Equal6.IN22
addr_gen_select[10] => Equal7.IN23
addr_gen_select[11] => Equal0.IN52
addr_gen_select[11] => Equal1.IN52
addr_gen_select[11] => Equal2.IN52
addr_gen_select[11] => Equal3.IN52
addr_gen_select[11] => Equal4.IN20
addr_gen_select[11] => Equal5.IN21
addr_gen_select[11] => Equal6.IN21
addr_gen_select[11] => Equal7.IN22
addr_gen_select[12] => Equal0.IN51
addr_gen_select[12] => Equal1.IN51
addr_gen_select[12] => Equal2.IN51
addr_gen_select[12] => Equal3.IN51
addr_gen_select[12] => Equal4.IN19
addr_gen_select[12] => Equal5.IN20
addr_gen_select[12] => Equal6.IN20
addr_gen_select[12] => Equal7.IN21
addr_gen_select[13] => Equal0.IN50
addr_gen_select[13] => Equal1.IN50
addr_gen_select[13] => Equal2.IN50
addr_gen_select[13] => Equal3.IN50
addr_gen_select[13] => Equal4.IN18
addr_gen_select[13] => Equal5.IN19
addr_gen_select[13] => Equal6.IN19
addr_gen_select[13] => Equal7.IN20
addr_gen_select[14] => Equal0.IN49
addr_gen_select[14] => Equal1.IN49
addr_gen_select[14] => Equal2.IN49
addr_gen_select[14] => Equal3.IN49
addr_gen_select[14] => Equal4.IN17
addr_gen_select[14] => Equal5.IN18
addr_gen_select[14] => Equal6.IN18
addr_gen_select[14] => Equal7.IN19
addr_gen_select[15] => Equal0.IN48
addr_gen_select[15] => Equal1.IN48
addr_gen_select[15] => Equal2.IN48
addr_gen_select[15] => Equal3.IN48
addr_gen_select[15] => Equal4.IN16
addr_gen_select[15] => Equal5.IN17
addr_gen_select[15] => Equal6.IN17
addr_gen_select[15] => Equal7.IN18
addr_gen_select[16] => Equal0.IN47
addr_gen_select[16] => Equal1.IN47
addr_gen_select[16] => Equal2.IN47
addr_gen_select[16] => Equal3.IN47
addr_gen_select[16] => Equal4.IN15
addr_gen_select[16] => Equal5.IN16
addr_gen_select[16] => Equal6.IN16
addr_gen_select[16] => Equal7.IN17
addr_gen_select[17] => Equal0.IN46
addr_gen_select[17] => Equal1.IN46
addr_gen_select[17] => Equal2.IN46
addr_gen_select[17] => Equal3.IN46
addr_gen_select[17] => Equal4.IN14
addr_gen_select[17] => Equal5.IN15
addr_gen_select[17] => Equal6.IN15
addr_gen_select[17] => Equal7.IN16
addr_gen_select[18] => Equal0.IN45
addr_gen_select[18] => Equal1.IN45
addr_gen_select[18] => Equal2.IN45
addr_gen_select[18] => Equal3.IN45
addr_gen_select[18] => Equal4.IN13
addr_gen_select[18] => Equal5.IN14
addr_gen_select[18] => Equal6.IN14
addr_gen_select[18] => Equal7.IN15
addr_gen_select[19] => Equal0.IN44
addr_gen_select[19] => Equal1.IN44
addr_gen_select[19] => Equal2.IN44
addr_gen_select[19] => Equal3.IN44
addr_gen_select[19] => Equal4.IN12
addr_gen_select[19] => Equal5.IN13
addr_gen_select[19] => Equal6.IN13
addr_gen_select[19] => Equal7.IN14
addr_gen_select[20] => Equal0.IN43
addr_gen_select[20] => Equal1.IN43
addr_gen_select[20] => Equal2.IN43
addr_gen_select[20] => Equal3.IN43
addr_gen_select[20] => Equal4.IN11
addr_gen_select[20] => Equal5.IN12
addr_gen_select[20] => Equal6.IN12
addr_gen_select[20] => Equal7.IN13
addr_gen_select[21] => Equal0.IN42
addr_gen_select[21] => Equal1.IN42
addr_gen_select[21] => Equal2.IN42
addr_gen_select[21] => Equal3.IN42
addr_gen_select[21] => Equal4.IN10
addr_gen_select[21] => Equal5.IN11
addr_gen_select[21] => Equal6.IN11
addr_gen_select[21] => Equal7.IN12
addr_gen_select[22] => Equal0.IN41
addr_gen_select[22] => Equal1.IN41
addr_gen_select[22] => Equal2.IN41
addr_gen_select[22] => Equal3.IN41
addr_gen_select[22] => Equal4.IN9
addr_gen_select[22] => Equal5.IN10
addr_gen_select[22] => Equal6.IN10
addr_gen_select[22] => Equal7.IN11
addr_gen_select[23] => Equal0.IN40
addr_gen_select[23] => Equal1.IN40
addr_gen_select[23] => Equal2.IN40
addr_gen_select[23] => Equal3.IN40
addr_gen_select[23] => Equal4.IN8
addr_gen_select[23] => Equal5.IN9
addr_gen_select[23] => Equal6.IN9
addr_gen_select[23] => Equal7.IN10
addr_gen_select[24] => Equal0.IN39
addr_gen_select[24] => Equal1.IN39
addr_gen_select[24] => Equal2.IN39
addr_gen_select[24] => Equal3.IN39
addr_gen_select[24] => Equal4.IN7
addr_gen_select[24] => Equal5.IN8
addr_gen_select[24] => Equal6.IN8
addr_gen_select[24] => Equal7.IN9
addr_gen_select[25] => Equal0.IN38
addr_gen_select[25] => Equal1.IN38
addr_gen_select[25] => Equal2.IN38
addr_gen_select[25] => Equal3.IN38
addr_gen_select[25] => Equal4.IN6
addr_gen_select[25] => Equal5.IN7
addr_gen_select[25] => Equal6.IN7
addr_gen_select[25] => Equal7.IN8
addr_gen_select[26] => Equal0.IN37
addr_gen_select[26] => Equal1.IN37
addr_gen_select[26] => Equal2.IN37
addr_gen_select[26] => Equal3.IN37
addr_gen_select[26] => Equal4.IN5
addr_gen_select[26] => Equal5.IN6
addr_gen_select[26] => Equal6.IN6
addr_gen_select[26] => Equal7.IN7
addr_gen_select[27] => Equal0.IN36
addr_gen_select[27] => Equal1.IN36
addr_gen_select[27] => Equal2.IN36
addr_gen_select[27] => Equal3.IN36
addr_gen_select[27] => Equal4.IN4
addr_gen_select[27] => Equal5.IN5
addr_gen_select[27] => Equal6.IN5
addr_gen_select[27] => Equal7.IN6
addr_gen_select[28] => Equal0.IN35
addr_gen_select[28] => Equal1.IN35
addr_gen_select[28] => Equal2.IN35
addr_gen_select[28] => Equal3.IN35
addr_gen_select[28] => Equal4.IN3
addr_gen_select[28] => Equal5.IN4
addr_gen_select[28] => Equal6.IN4
addr_gen_select[28] => Equal7.IN5
addr_gen_select[29] => Equal0.IN34
addr_gen_select[29] => Equal1.IN34
addr_gen_select[29] => Equal2.IN34
addr_gen_select[29] => Equal3.IN34
addr_gen_select[29] => Equal4.IN2
addr_gen_select[29] => Equal5.IN3
addr_gen_select[29] => Equal6.IN3
addr_gen_select[29] => Equal7.IN4
addr_gen_select[30] => Equal0.IN33
addr_gen_select[30] => Equal1.IN33
addr_gen_select[30] => Equal2.IN33
addr_gen_select[30] => Equal3.IN33
addr_gen_select[30] => Equal4.IN1
addr_gen_select[30] => Equal5.IN2
addr_gen_select[30] => Equal6.IN2
addr_gen_select[30] => Equal7.IN3
addr_gen_select[31] => Equal0.IN32
addr_gen_select[31] => Equal1.IN32
addr_gen_select[31] => Equal2.IN32
addr_gen_select[31] => Equal3.IN32
addr_gen_select[31] => Equal4.IN0
addr_gen_select[31] => Equal5.IN1
addr_gen_select[31] => Equal6.IN1
addr_gen_select[31] => Equal7.IN2
enable => seq_addr_gen_enable.IN1
enable => rand_addr_gen_enable.IN1
enable => rand_seq_addr_gen_enable.IN1
enable => template_addr_gen_enable.IN1
ready <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= <GND>
addr[1] <= <GND>
addr[2] <= <GND>
addr[3] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
burstcount[0] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
burstcount[1] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
burstcount[2] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst
clk => clk.IN1
reset_n => reset_n.IN1
enable => enable.IN1
ready <= rand_burstcount_gen:rand_burstcount.ready
addr[0] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[1] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[2] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[3] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[4] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[5] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[6] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[7] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[8] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[9] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[10] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[11] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[12] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[13] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[14] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[15] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[16] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[17] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[18] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[19] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[20] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[21] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[22] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[23] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[24] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[25] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
burstcount[0] <= burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
burstcount[1] <= burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
burstcount[2] <= burstcount[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => enable.IN1
ready <= rand_num_gen:power_of_two_false.rand_burstcount.ready
burstcount[0] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[1] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[2] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => always0.IN1
enable => comb.IN1
ready <= random_gen.rand_num_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
rand_num[0] <= random_gen.rand_num_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rand_num[1] <= random_gen.rand_num_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rand_num[2] <= random_gen.rand_num_reg[2].DB_MAX_OUTPUT_PORT_TYPE
is_less_than <= random_gen.is_less_than_reg.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|seq_addr_gen:seq_addr_gen_inst|burst_boundary_addr_gen:burst_boundary_addr_gen_inst
burstcount[0] => ~NO_FANOUT~
burstcount[1] => ~NO_FANOUT~
burstcount[2] => ~NO_FANOUT~
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => addr_out[5].DATAIN
addr_in[6] => addr_out[6].DATAIN
addr_in[7] => addr_out[7].DATAIN
addr_in[8] => addr_out[8].DATAIN
addr_in[9] => addr_out[9].DATAIN
addr_in[10] => addr_out[10].DATAIN
addr_in[11] => addr_out[11].DATAIN
addr_in[12] => addr_out[12].DATAIN
addr_in[13] => addr_out[13].DATAIN
addr_in[14] => addr_out[14].DATAIN
addr_in[15] => addr_out[15].DATAIN
addr_in[16] => addr_out[16].DATAIN
addr_in[17] => addr_out[17].DATAIN
addr_in[18] => addr_out[18].DATAIN
addr_in[19] => addr_out[19].DATAIN
addr_in[20] => addr_out[20].DATAIN
addr_in[21] => addr_out[21].DATAIN
addr_in[22] => addr_out[22].DATAIN
addr_in[23] => addr_out[23].DATAIN
addr_in[24] => addr_out[24].DATAIN
addr_in[25] => addr_out[25].DATAIN
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= addr_in[23].DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= addr_in[24].DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= addr_in[25].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst
clk => clk.IN3
reset_n => reset_n.IN3
enable => enable.IN3
ready <= rand_burstcount_gen:rand_burstcount.ready
addr[0] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[1] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[2] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[3] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[4] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[5] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[6] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[7] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[8] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[9] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[10] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[11] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[12] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[13] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[14] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[15] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[16] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[17] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[18] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[19] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[20] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[21] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[22] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[23] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[24] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
addr[25] <= burst_boundary_addr_gen:burst_boundary_addr_gen_inst.addr_out
burstcount[0] <= burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
burstcount[1] <= burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
burstcount[2] <= burstcount[2].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|lfsr:rand_addr_low
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
reset_n => data[12]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|lfsr:rand_addr_high
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => enable.IN1
ready <= rand_num_gen:power_of_two_false.rand_burstcount.ready
burstcount[0] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[1] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[2] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => always0.IN1
enable => comb.IN1
ready <= random_gen.rand_num_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
rand_num[0] <= random_gen.rand_num_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rand_num[1] <= random_gen.rand_num_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rand_num[2] <= random_gen.rand_num_reg[2].DB_MAX_OUTPUT_PORT_TYPE
is_less_than <= random_gen.is_less_than_reg.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_addr_gen:rand_addr_gen_inst|burst_boundary_addr_gen:burst_boundary_addr_gen_inst
burstcount[0] => ~NO_FANOUT~
burstcount[1] => ~NO_FANOUT~
burstcount[2] => ~NO_FANOUT~
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => addr_out[5].DATAIN
addr_in[6] => addr_out[6].DATAIN
addr_in[7] => addr_out[7].DATAIN
addr_in[8] => addr_out[8].DATAIN
addr_in[9] => addr_out[9].DATAIN
addr_in[10] => addr_out[10].DATAIN
addr_in[11] => addr_out[11].DATAIN
addr_in[12] => addr_out[12].DATAIN
addr_in[13] => addr_out[13].DATAIN
addr_in[14] => addr_out[14].DATAIN
addr_in[15] => addr_out[15].DATAIN
addr_in[16] => addr_out[16].DATAIN
addr_in[17] => addr_out[17].DATAIN
addr_in[18] => addr_out[18].DATAIN
addr_in[19] => addr_out[19].DATAIN
addr_in[20] => addr_out[20].DATAIN
addr_in[21] => addr_out[21].DATAIN
addr_in[22] => addr_out[22].DATAIN
addr_in[23] => addr_out[23].DATAIN
addr_in[24] => addr_out[24].DATAIN
addr_in[25] => addr_out[25].DATAIN
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= addr_in[23].DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= addr_in[24].DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= addr_in[25].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst
clk => clk.IN4
reset_n => reset_n.IN4
enable => get_next_addr.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstcount[0] <= burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstcount[1] <= burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstcount[2] <= burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|lfsr:rand_addr_low
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
reset_n => data[12]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|lfsr:rand_addr_high
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => enable.IN1
ready <= rand_num_gen:power_of_two_false.rand_burstcount.ready
burstcount[0] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[1] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num
burstcount[2] <= rand_num_gen:power_of_two_false.rand_burstcount.rand_num


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount
clk => clk.IN1
reset_n => reset_n.IN1
enable => always0.IN1
enable => comb.IN1
ready <= random_gen.rand_num_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
rand_num[0] <= random_gen.rand_num_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rand_num[1] <= random_gen.rand_num_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rand_num[2] <= random_gen.rand_num_reg[2].DB_MAX_OUTPUT_PORT_TYPE
is_less_than <= random_gen.is_less_than_reg.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_burstcount_gen:rand_burstcount|rand_num_gen:power_of_two_false.rand_burstcount|lfsr:random_gen.lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_num_gen:rand_seq_prob
clk => clk.IN1
reset_n => reset_n.IN1
enable => always0.IN1
enable => comb.IN1
ready <= random_gen.rand_num_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
rand_num[0] <= random_gen.rand_num_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rand_num[1] <= random_gen.rand_num_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rand_num[2] <= random_gen.rand_num_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rand_num[3] <= random_gen.rand_num_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rand_num[4] <= random_gen.rand_num_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rand_num[5] <= random_gen.rand_num_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rand_num[6] <= random_gen.rand_num_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rand_num[7] <= random_gen.rand_num_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rand_num[8] <= random_gen.rand_num_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rand_num[9] <= random_gen.rand_num_reg[9].DB_MAX_OUTPUT_PORT_TYPE
is_less_than <= random_gen.is_less_than_reg.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|rand_num_gen:rand_seq_prob|lfsr:random_gen.lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|rand_seq_addr_gen:rand_seq_addr_gen_inst|burst_boundary_addr_gen:burst_boundary_addr_gen_inst
burstcount[0] => ~NO_FANOUT~
burstcount[1] => ~NO_FANOUT~
burstcount[2] => ~NO_FANOUT~
addr_in[0] => addr_out[0].DATAIN
addr_in[1] => addr_out[1].DATAIN
addr_in[2] => addr_out[2].DATAIN
addr_in[3] => addr_out[3].DATAIN
addr_in[4] => addr_out[4].DATAIN
addr_in[5] => addr_out[5].DATAIN
addr_in[6] => addr_out[6].DATAIN
addr_in[7] => addr_out[7].DATAIN
addr_in[8] => addr_out[8].DATAIN
addr_in[9] => addr_out[9].DATAIN
addr_in[10] => addr_out[10].DATAIN
addr_in[11] => addr_out[11].DATAIN
addr_in[12] => addr_out[12].DATAIN
addr_in[13] => addr_out[13].DATAIN
addr_in[14] => addr_out[14].DATAIN
addr_in[15] => addr_out[15].DATAIN
addr_in[16] => addr_out[16].DATAIN
addr_in[17] => addr_out[17].DATAIN
addr_in[18] => addr_out[18].DATAIN
addr_in[19] => addr_out[19].DATAIN
addr_in[20] => addr_out[20].DATAIN
addr_in[21] => addr_out[21].DATAIN
addr_in[22] => addr_out[22].DATAIN
addr_in[23] => addr_out[23].DATAIN
addr_in[24] => addr_out[24].DATAIN
addr_in[25] => addr_out[25].DATAIN
addr_out[0] <= addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_in[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_in[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_in[10].DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_in[11].DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_in[12].DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_in[13].DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_in[14].DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_in[15].DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= addr_in[16].DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= addr_in[17].DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= addr_in[18].DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= addr_in[19].DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= addr_in[20].DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= addr_in[21].DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= addr_in[22].DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= addr_in[23].DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= addr_in[24].DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= addr_in[25].DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|addr_gen:addr_gen_inst|template_addr_gen:template_addr_gen_inst
clk => addr0.CLK
reset_n => addr0.ACLR
enable => addr0.OUTPUTSELECT
ready <= <VCC>
addr[0] <= addr0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= <GND>
addr[2] <= <GND>
addr[3] <= <GND>
addr[4] <= <GND>
addr[5] <= <GND>
addr[6] <= <GND>
addr[7] <= <GND>
addr[8] <= <GND>
addr[9] <= <GND>
addr[10] <= <GND>
addr[11] <= <GND>
addr[12] <= <GND>
addr[13] <= <GND>
addr[14] <= <GND>
addr[15] <= <GND>
addr[16] <= <GND>
addr[17] <= <GND>
addr[18] <= <GND>
addr[19] <= <GND>
addr[20] <= <GND>
addr[21] <= <GND>
addr[22] <= <GND>
addr[23] <= <GND>
addr[24] <= <GND>
addr[25] <= <GND>
burstcount[0] <= <VCC>
burstcount[1] <= <GND>
burstcount[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst
clk => clk.IN2
reset_n => reset_n.IN2
enable => enable.IN2
data[0] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[1] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[2] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[3] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[4] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[5] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[6] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[7] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[8] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[9] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[10] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[11] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[12] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[13] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[14] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[15] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[16] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[17] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[18] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[19] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[20] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[21] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[22] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[23] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[24] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[25] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[26] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[27] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[28] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[29] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[30] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[31] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[32] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[33] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[34] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[35] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[36] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[37] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[38] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[39] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[40] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[41] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[42] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[43] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[44] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[45] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[46] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[47] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[48] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[49] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[50] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[51] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[52] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[53] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[54] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[55] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[56] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[57] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[58] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[59] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[60] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[61] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[62] <= lfsr:lfsr_gen[1].lfsr_inst.data
data[63] <= lfsr:lfsr_gen[1].lfsr_inst.data


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst|lfsr:lfsr_gen[0].lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.PRESET
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
reset_n => data[12]~reg0.ACLR
reset_n => data[13]~reg0.ACLR
reset_n => data[14]~reg0.ACLR
reset_n => data[15]~reg0.ACLR
reset_n => data[16]~reg0.PRESET
reset_n => data[17]~reg0.PRESET
reset_n => data[18]~reg0.PRESET
reset_n => data[19]~reg0.PRESET
reset_n => data[20]~reg0.ACLR
reset_n => data[21]~reg0.ACLR
reset_n => data[22]~reg0.ACLR
reset_n => data[23]~reg0.ACLR
reset_n => data[24]~reg0.ACLR
reset_n => data[25]~reg0.PRESET
reset_n => data[26]~reg0.PRESET
reset_n => data[27]~reg0.PRESET
reset_n => data[28]~reg0.PRESET
reset_n => data[29]~reg0.PRESET
reset_n => data[30]~reg0.ACLR
reset_n => data[31]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:data_gen_inst|lfsr:lfsr_gen[1].lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
reset_n => data[0]~reg0.PRESET
reset_n => data[1]~reg0.ACLR
reset_n => data[2]~reg0.PRESET
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.ACLR
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.PRESET
reset_n => data[7]~reg0.ACLR
reset_n => data[8]~reg0.ACLR
reset_n => data[9]~reg0.ACLR
reset_n => data[10]~reg0.PRESET
reset_n => data[11]~reg0.PRESET
reset_n => data[12]~reg0.PRESET
reset_n => data[13]~reg0.ACLR
reset_n => data[14]~reg0.ACLR
reset_n => data[15]~reg0.ACLR
reset_n => data[16]~reg0.ACLR
reset_n => data[17]~reg0.PRESET
reset_n => data[18]~reg0.PRESET
reset_n => data[19]~reg0.PRESET
reset_n => data[20]~reg0.PRESET
reset_n => data[21]~reg0.ACLR
reset_n => data[22]~reg0.ACLR
reset_n => data[23]~reg0.ACLR
reset_n => data[24]~reg0.ACLR
reset_n => data[25]~reg0.ACLR
reset_n => data[26]~reg0.PRESET
reset_n => data[27]~reg0.PRESET
reset_n => data[28]~reg0.PRESET
reset_n => data[29]~reg0.PRESET
reset_n => data[30]~reg0.PRESET
reset_n => data[31]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:be_gen.be_gen_inst
clk => clk.IN1
reset_n => reset_n.IN1
enable => enable.IN1
data[0] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[1] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[2] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[3] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[4] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[5] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[6] <= lfsr:lfsr_gen[0].lfsr_inst.data
data[7] <= lfsr:lfsr_gen[0].lfsr_inst.data


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|lfsr_wrapper:be_gen.be_gen_inst|lfsr:lfsr_gen[0].lfsr_inst
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
reset_n => data[0]~reg0.ACLR
reset_n => data[1]~reg0.PRESET
reset_n => data[2]~reg0.ACLR
reset_n => data[3]~reg0.ACLR
reset_n => data[4]~reg0.PRESET
reset_n => data[5]~reg0.PRESET
reset_n => data[6]~reg0.ACLR
reset_n => data[7]~reg0.ACLR
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
enable => data.OUTPUTSELECT
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo
clk => clk.IN1
reset_n => data_in_reg[0].OUTPUTSELECT
reset_n => data_in_reg[1].OUTPUTSELECT
reset_n => data_in_reg[2].OUTPUTSELECT
reset_n => data_in_reg[3].OUTPUTSELECT
reset_n => data_in_reg[4].OUTPUTSELECT
reset_n => data_in_reg[5].OUTPUTSELECT
reset_n => data_in_reg[6].OUTPUTSELECT
reset_n => data_in_reg[7].OUTPUTSELECT
reset_n => data_in_reg[8].OUTPUTSELECT
reset_n => data_in_reg[9].OUTPUTSELECT
reset_n => data_in_reg[10].OUTPUTSELECT
reset_n => data_in_reg[11].OUTPUTSELECT
reset_n => data_in_reg[12].OUTPUTSELECT
reset_n => data_in_reg[13].OUTPUTSELECT
reset_n => data_in_reg[14].OUTPUTSELECT
reset_n => data_in_reg[15].OUTPUTSELECT
reset_n => data_in_reg[16].OUTPUTSELECT
reset_n => data_in_reg[17].OUTPUTSELECT
reset_n => data_in_reg[18].OUTPUTSELECT
reset_n => data_in_reg[19].OUTPUTSELECT
reset_n => data_in_reg[20].OUTPUTSELECT
reset_n => data_in_reg[21].OUTPUTSELECT
reset_n => data_in_reg[22].OUTPUTSELECT
reset_n => data_in_reg[23].OUTPUTSELECT
reset_n => data_in_reg[24].OUTPUTSELECT
reset_n => data_in_reg[25].OUTPUTSELECT
reset_n => data_in_reg[26].OUTPUTSELECT
reset_n => data_in_reg[27].OUTPUTSELECT
reset_n => data_in_reg[28].OUTPUTSELECT
reset_n => data_in_reg[29].OUTPUTSELECT
reset_n => data_in_reg[30].OUTPUTSELECT
reset_n => data_in_reg[31].OUTPUTSELECT
reset_n => write_req_reg.ACLR
reset_n => _.IN1
write_req => write_req_reg.DATAIN
read_req => read_req.IN1
data_in[0] => data_in_reg[0].DATAA
data_in[1] => data_in_reg[1].DATAA
data_in[2] => data_in_reg[2].DATAA
data_in[3] => data_in_reg[3].DATAA
data_in[4] => data_in_reg[4].DATAA
data_in[5] => data_in_reg[5].DATAA
data_in[6] => data_in_reg[6].DATAA
data_in[7] => data_in_reg[7].DATAA
data_in[8] => data_in_reg[8].DATAA
data_in[9] => data_in_reg[9].DATAA
data_in[10] => data_in_reg[10].DATAA
data_in[11] => data_in_reg[11].DATAA
data_in[12] => data_in_reg[12].DATAA
data_in[13] => data_in_reg[13].DATAA
data_in[14] => data_in_reg[14].DATAA
data_in[15] => data_in_reg[15].DATAA
data_in[16] => data_in_reg[16].DATAA
data_in[17] => data_in_reg[17].DATAA
data_in[18] => data_in_reg[18].DATAA
data_in[19] => data_in_reg[19].DATAA
data_in[20] => data_in_reg[20].DATAA
data_in[21] => data_in_reg[21].DATAA
data_in[22] => data_in_reg[22].DATAA
data_in[23] => data_in_reg[23].DATAA
data_in[24] => data_in_reg[24].DATAA
data_in[25] => data_in_reg[25].DATAA
data_in[26] => data_in_reg[26].DATAA
data_in[27] => data_in_reg[27].DATAA
data_in[28] => data_in_reg[28].DATAA
data_in[29] => data_in_reg[29].DATAA
data_in[30] => data_in_reg[30].DATAA
data_in[31] => data_in_reg[31].DATAA
data_out[0] <= scfifo:scfifo_inst.q
data_out[1] <= scfifo:scfifo_inst.q
data_out[2] <= scfifo:scfifo_inst.q
data_out[3] <= scfifo:scfifo_inst.q
data_out[4] <= scfifo:scfifo_inst.q
data_out[5] <= scfifo:scfifo_inst.q
data_out[6] <= scfifo:scfifo_inst.q
data_out[7] <= scfifo:scfifo_inst.q
data_out[8] <= scfifo:scfifo_inst.q
data_out[9] <= scfifo:scfifo_inst.q
data_out[10] <= scfifo:scfifo_inst.q
data_out[11] <= scfifo:scfifo_inst.q
data_out[12] <= scfifo:scfifo_inst.q
data_out[13] <= scfifo:scfifo_inst.q
data_out[14] <= scfifo:scfifo_inst.q
data_out[15] <= scfifo:scfifo_inst.q
data_out[16] <= scfifo:scfifo_inst.q
data_out[17] <= scfifo:scfifo_inst.q
data_out[18] <= scfifo:scfifo_inst.q
data_out[19] <= scfifo:scfifo_inst.q
data_out[20] <= scfifo:scfifo_inst.q
data_out[21] <= scfifo:scfifo_inst.q
data_out[22] <= scfifo:scfifo_inst.q
data_out[23] <= scfifo:scfifo_inst.q
data_out[24] <= scfifo:scfifo_inst.q
data_out[25] <= scfifo:scfifo_inst.q
data_out[26] <= scfifo:scfifo_inst.q
data_out[27] <= scfifo:scfifo_inst.q
data_out[28] <= scfifo:scfifo_inst.q
data_out[29] <= scfifo:scfifo_inst.q
data_out[30] <= scfifo:scfifo_inst.q
data_out[31] <= scfifo:scfifo_inst.q
full <= scfifo:scfifo_inst.almost_full
empty <= scfifo:scfifo_inst.empty


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst
data[0] => scfifo_3la1:auto_generated.data[0]
data[1] => scfifo_3la1:auto_generated.data[1]
data[2] => scfifo_3la1:auto_generated.data[2]
data[3] => scfifo_3la1:auto_generated.data[3]
data[4] => scfifo_3la1:auto_generated.data[4]
data[5] => scfifo_3la1:auto_generated.data[5]
data[6] => scfifo_3la1:auto_generated.data[6]
data[7] => scfifo_3la1:auto_generated.data[7]
data[8] => scfifo_3la1:auto_generated.data[8]
data[9] => scfifo_3la1:auto_generated.data[9]
data[10] => scfifo_3la1:auto_generated.data[10]
data[11] => scfifo_3la1:auto_generated.data[11]
data[12] => scfifo_3la1:auto_generated.data[12]
data[13] => scfifo_3la1:auto_generated.data[13]
data[14] => scfifo_3la1:auto_generated.data[14]
data[15] => scfifo_3la1:auto_generated.data[15]
data[16] => scfifo_3la1:auto_generated.data[16]
data[17] => scfifo_3la1:auto_generated.data[17]
data[18] => scfifo_3la1:auto_generated.data[18]
data[19] => scfifo_3la1:auto_generated.data[19]
data[20] => scfifo_3la1:auto_generated.data[20]
data[21] => scfifo_3la1:auto_generated.data[21]
data[22] => scfifo_3la1:auto_generated.data[22]
data[23] => scfifo_3la1:auto_generated.data[23]
data[24] => scfifo_3la1:auto_generated.data[24]
data[25] => scfifo_3la1:auto_generated.data[25]
data[26] => scfifo_3la1:auto_generated.data[26]
data[27] => scfifo_3la1:auto_generated.data[27]
data[28] => scfifo_3la1:auto_generated.data[28]
data[29] => scfifo_3la1:auto_generated.data[29]
data[30] => scfifo_3la1:auto_generated.data[30]
data[31] => scfifo_3la1:auto_generated.data[31]
q[0] <= scfifo_3la1:auto_generated.q[0]
q[1] <= scfifo_3la1:auto_generated.q[1]
q[2] <= scfifo_3la1:auto_generated.q[2]
q[3] <= scfifo_3la1:auto_generated.q[3]
q[4] <= scfifo_3la1:auto_generated.q[4]
q[5] <= scfifo_3la1:auto_generated.q[5]
q[6] <= scfifo_3la1:auto_generated.q[6]
q[7] <= scfifo_3la1:auto_generated.q[7]
q[8] <= scfifo_3la1:auto_generated.q[8]
q[9] <= scfifo_3la1:auto_generated.q[9]
q[10] <= scfifo_3la1:auto_generated.q[10]
q[11] <= scfifo_3la1:auto_generated.q[11]
q[12] <= scfifo_3la1:auto_generated.q[12]
q[13] <= scfifo_3la1:auto_generated.q[13]
q[14] <= scfifo_3la1:auto_generated.q[14]
q[15] <= scfifo_3la1:auto_generated.q[15]
q[16] <= scfifo_3la1:auto_generated.q[16]
q[17] <= scfifo_3la1:auto_generated.q[17]
q[18] <= scfifo_3la1:auto_generated.q[18]
q[19] <= scfifo_3la1:auto_generated.q[19]
q[20] <= scfifo_3la1:auto_generated.q[20]
q[21] <= scfifo_3la1:auto_generated.q[21]
q[22] <= scfifo_3la1:auto_generated.q[22]
q[23] <= scfifo_3la1:auto_generated.q[23]
q[24] <= scfifo_3la1:auto_generated.q[24]
q[25] <= scfifo_3la1:auto_generated.q[25]
q[26] <= scfifo_3la1:auto_generated.q[26]
q[27] <= scfifo_3la1:auto_generated.q[27]
q[28] <= scfifo_3la1:auto_generated.q[28]
q[29] <= scfifo_3la1:auto_generated.q[29]
q[30] <= scfifo_3la1:auto_generated.q[30]
q[31] <= scfifo_3la1:auto_generated.q[31]
wrreq => scfifo_3la1:auto_generated.wrreq
rdreq => scfifo_3la1:auto_generated.rdreq
clock => scfifo_3la1:auto_generated.clock
aclr => scfifo_3la1:auto_generated.aclr
sclr => scfifo_3la1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_3la1:auto_generated.empty
full <= scfifo_3la1:auto_generated.full
almost_full <= scfifo_3la1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated
aclr => a_dpfifo_1f71:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_1f71:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_1f71:dpfifo.data[0]
data[1] => a_dpfifo_1f71:dpfifo.data[1]
data[2] => a_dpfifo_1f71:dpfifo.data[2]
data[3] => a_dpfifo_1f71:dpfifo.data[3]
data[4] => a_dpfifo_1f71:dpfifo.data[4]
data[5] => a_dpfifo_1f71:dpfifo.data[5]
data[6] => a_dpfifo_1f71:dpfifo.data[6]
data[7] => a_dpfifo_1f71:dpfifo.data[7]
data[8] => a_dpfifo_1f71:dpfifo.data[8]
data[9] => a_dpfifo_1f71:dpfifo.data[9]
data[10] => a_dpfifo_1f71:dpfifo.data[10]
data[11] => a_dpfifo_1f71:dpfifo.data[11]
data[12] => a_dpfifo_1f71:dpfifo.data[12]
data[13] => a_dpfifo_1f71:dpfifo.data[13]
data[14] => a_dpfifo_1f71:dpfifo.data[14]
data[15] => a_dpfifo_1f71:dpfifo.data[15]
data[16] => a_dpfifo_1f71:dpfifo.data[16]
data[17] => a_dpfifo_1f71:dpfifo.data[17]
data[18] => a_dpfifo_1f71:dpfifo.data[18]
data[19] => a_dpfifo_1f71:dpfifo.data[19]
data[20] => a_dpfifo_1f71:dpfifo.data[20]
data[21] => a_dpfifo_1f71:dpfifo.data[21]
data[22] => a_dpfifo_1f71:dpfifo.data[22]
data[23] => a_dpfifo_1f71:dpfifo.data[23]
data[24] => a_dpfifo_1f71:dpfifo.data[24]
data[25] => a_dpfifo_1f71:dpfifo.data[25]
data[26] => a_dpfifo_1f71:dpfifo.data[26]
data[27] => a_dpfifo_1f71:dpfifo.data[27]
data[28] => a_dpfifo_1f71:dpfifo.data[28]
data[29] => a_dpfifo_1f71:dpfifo.data[29]
data[30] => a_dpfifo_1f71:dpfifo.data[30]
data[31] => a_dpfifo_1f71:dpfifo.data[31]
empty <= a_dpfifo_1f71:dpfifo.empty
full <= a_dpfifo_1f71:dpfifo.full
q[0] <= a_dpfifo_1f71:dpfifo.q[0]
q[1] <= a_dpfifo_1f71:dpfifo.q[1]
q[2] <= a_dpfifo_1f71:dpfifo.q[2]
q[3] <= a_dpfifo_1f71:dpfifo.q[3]
q[4] <= a_dpfifo_1f71:dpfifo.q[4]
q[5] <= a_dpfifo_1f71:dpfifo.q[5]
q[6] <= a_dpfifo_1f71:dpfifo.q[6]
q[7] <= a_dpfifo_1f71:dpfifo.q[7]
q[8] <= a_dpfifo_1f71:dpfifo.q[8]
q[9] <= a_dpfifo_1f71:dpfifo.q[9]
q[10] <= a_dpfifo_1f71:dpfifo.q[10]
q[11] <= a_dpfifo_1f71:dpfifo.q[11]
q[12] <= a_dpfifo_1f71:dpfifo.q[12]
q[13] <= a_dpfifo_1f71:dpfifo.q[13]
q[14] <= a_dpfifo_1f71:dpfifo.q[14]
q[15] <= a_dpfifo_1f71:dpfifo.q[15]
q[16] <= a_dpfifo_1f71:dpfifo.q[16]
q[17] <= a_dpfifo_1f71:dpfifo.q[17]
q[18] <= a_dpfifo_1f71:dpfifo.q[18]
q[19] <= a_dpfifo_1f71:dpfifo.q[19]
q[20] <= a_dpfifo_1f71:dpfifo.q[20]
q[21] <= a_dpfifo_1f71:dpfifo.q[21]
q[22] <= a_dpfifo_1f71:dpfifo.q[22]
q[23] <= a_dpfifo_1f71:dpfifo.q[23]
q[24] <= a_dpfifo_1f71:dpfifo.q[24]
q[25] <= a_dpfifo_1f71:dpfifo.q[25]
q[26] <= a_dpfifo_1f71:dpfifo.q[26]
q[27] <= a_dpfifo_1f71:dpfifo.q[27]
q[28] <= a_dpfifo_1f71:dpfifo.q[28]
q[29] <= a_dpfifo_1f71:dpfifo.q[29]
q[30] <= a_dpfifo_1f71:dpfifo.q[30]
q[31] <= a_dpfifo_1f71:dpfifo.q[31]
rdreq => a_dpfifo_1f71:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_1f71:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_1f71:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_9th1:FIFOram.clock0
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_9th1:FIFOram.data_a[0]
data[1] => altsyncram_9th1:FIFOram.data_a[1]
data[2] => altsyncram_9th1:FIFOram.data_a[2]
data[3] => altsyncram_9th1:FIFOram.data_a[3]
data[4] => altsyncram_9th1:FIFOram.data_a[4]
data[5] => altsyncram_9th1:FIFOram.data_a[5]
data[6] => altsyncram_9th1:FIFOram.data_a[6]
data[7] => altsyncram_9th1:FIFOram.data_a[7]
data[8] => altsyncram_9th1:FIFOram.data_a[8]
data[9] => altsyncram_9th1:FIFOram.data_a[9]
data[10] => altsyncram_9th1:FIFOram.data_a[10]
data[11] => altsyncram_9th1:FIFOram.data_a[11]
data[12] => altsyncram_9th1:FIFOram.data_a[12]
data[13] => altsyncram_9th1:FIFOram.data_a[13]
data[14] => altsyncram_9th1:FIFOram.data_a[14]
data[15] => altsyncram_9th1:FIFOram.data_a[15]
data[16] => altsyncram_9th1:FIFOram.data_a[16]
data[17] => altsyncram_9th1:FIFOram.data_a[17]
data[18] => altsyncram_9th1:FIFOram.data_a[18]
data[19] => altsyncram_9th1:FIFOram.data_a[19]
data[20] => altsyncram_9th1:FIFOram.data_a[20]
data[21] => altsyncram_9th1:FIFOram.data_a[21]
data[22] => altsyncram_9th1:FIFOram.data_a[22]
data[23] => altsyncram_9th1:FIFOram.data_a[23]
data[24] => altsyncram_9th1:FIFOram.data_a[24]
data[25] => altsyncram_9th1:FIFOram.data_a[25]
data[26] => altsyncram_9th1:FIFOram.data_a[26]
data[27] => altsyncram_9th1:FIFOram.data_a[27]
data[28] => altsyncram_9th1:FIFOram.data_a[28]
data[29] => altsyncram_9th1:FIFOram.data_a[29]
data[30] => altsyncram_9th1:FIFOram.data_a[30]
data[31] => altsyncram_9th1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_9th1:FIFOram.q_b[0]
q[1] <= altsyncram_9th1:FIFOram.q_b[1]
q[2] <= altsyncram_9th1:FIFOram.q_b[2]
q[3] <= altsyncram_9th1:FIFOram.q_b[3]
q[4] <= altsyncram_9th1:FIFOram.q_b[4]
q[5] <= altsyncram_9th1:FIFOram.q_b[5]
q[6] <= altsyncram_9th1:FIFOram.q_b[6]
q[7] <= altsyncram_9th1:FIFOram.q_b[7]
q[8] <= altsyncram_9th1:FIFOram.q_b[8]
q[9] <= altsyncram_9th1:FIFOram.q_b[9]
q[10] <= altsyncram_9th1:FIFOram.q_b[10]
q[11] <= altsyncram_9th1:FIFOram.q_b[11]
q[12] <= altsyncram_9th1:FIFOram.q_b[12]
q[13] <= altsyncram_9th1:FIFOram.q_b[13]
q[14] <= altsyncram_9th1:FIFOram.q_b[14]
q[15] <= altsyncram_9th1:FIFOram.q_b[15]
q[16] <= altsyncram_9th1:FIFOram.q_b[16]
q[17] <= altsyncram_9th1:FIFOram.q_b[17]
q[18] <= altsyncram_9th1:FIFOram.q_b[18]
q[19] <= altsyncram_9th1:FIFOram.q_b[19]
q[20] <= altsyncram_9th1:FIFOram.q_b[20]
q[21] <= altsyncram_9th1:FIFOram.q_b[21]
q[22] <= altsyncram_9th1:FIFOram.q_b[22]
q[23] <= altsyncram_9th1:FIFOram.q_b[23]
q[24] <= altsyncram_9th1:FIFOram.q_b[24]
q[25] <= altsyncram_9th1:FIFOram.q_b[25]
q[26] <= altsyncram_9th1:FIFOram.q_b[26]
q[27] <= altsyncram_9th1:FIFOram.q_b[27]
q[28] <= altsyncram_9th1:FIFOram.q_b[28]
q[29] <= altsyncram_9th1:FIFOram.q_b[29]
q[30] <= altsyncram_9th1:FIFOram.q_b[30]
q[31] <= altsyncram_9th1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_9th1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|altsyncram_9th1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cmpr_2l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|scfifo_wrapper:addr_burstcount_fifo|scfifo:scfifo_inst|scfifo_3la1:auto_generated|a_dpfifo_1f71:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst
clk => single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst.clk
clk => block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst.clk
clk => template_stage:template_stage_inst.clk
clk => loop_counter[0]~reg0.CLK
clk => loop_counter[1]~reg0.CLK
clk => loop_counter[2]~reg0.CLK
clk => loop_counter[3]~reg0.CLK
clk => loop_counter[4]~reg0.CLK
clk => loop_counter[5]~reg0.CLK
clk => loop_counter[6]~reg0.CLK
clk => loop_counter[7]~reg0.CLK
clk => loop_counter[8]~reg0.CLK
clk => loop_counter[9]~reg0.CLK
clk => loop_counter[10]~reg0.CLK
clk => loop_counter[11]~reg0.CLK
clk => loop_counter[12]~reg0.CLK
clk => loop_counter[13]~reg0.CLK
clk => loop_counter[14]~reg0.CLK
clk => loop_counter[15]~reg0.CLK
clk => loop_counter[16]~reg0.CLK
clk => loop_counter[17]~reg0.CLK
clk => loop_counter[18]~reg0.CLK
clk => loop_counter[19]~reg0.CLK
clk => loop_counter[20]~reg0.CLK
clk => loop_counter[21]~reg0.CLK
clk => loop_counter[22]~reg0.CLK
clk => loop_counter[23]~reg0.CLK
clk => loop_counter[24]~reg0.CLK
clk => loop_counter[25]~reg0.CLK
clk => loop_counter[26]~reg0.CLK
clk => loop_counter[27]~reg0.CLK
clk => loop_counter[28]~reg0.CLK
clk => loop_counter[29]~reg0.CLK
clk => loop_counter[30]~reg0.CLK
clk => loop_counter[31]~reg0.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => timeout_counter[15].CLK
clk => timeout_counter[16].CLK
clk => timeout_counter[17].CLK
clk => timeout_counter[18].CLK
clk => timeout_counter[19].CLK
clk => timeout_counter[20].CLK
clk => timeout_counter[21].CLK
clk => timeout_counter[22].CLK
clk => timeout_counter[23].CLK
clk => timeout_counter[24].CLK
clk => timeout_counter[25].CLK
clk => timeout_counter[26].CLK
clk => timeout_counter[27].CLK
clk => timeout_counter[28].CLK
clk => timeout_counter[29].CLK
clk => timeout_counter[30].CLK
clk => timeout_counter[31].CLK
clk => timeout_counter[32].CLK
clk => stage~3.DATAIN
reset_n => single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst.reset_n
reset_n => block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst.reset_n
reset_n => template_stage:template_stage_inst.reset_n
reset_n => loop_counter[0]~reg0.ACLR
reset_n => loop_counter[1]~reg0.ACLR
reset_n => loop_counter[2]~reg0.ACLR
reset_n => loop_counter[3]~reg0.ACLR
reset_n => loop_counter[4]~reg0.ACLR
reset_n => loop_counter[5]~reg0.ACLR
reset_n => loop_counter[6]~reg0.ACLR
reset_n => loop_counter[7]~reg0.ACLR
reset_n => loop_counter[8]~reg0.ACLR
reset_n => loop_counter[9]~reg0.ACLR
reset_n => loop_counter[10]~reg0.ACLR
reset_n => loop_counter[11]~reg0.ACLR
reset_n => loop_counter[12]~reg0.ACLR
reset_n => loop_counter[13]~reg0.ACLR
reset_n => loop_counter[14]~reg0.ACLR
reset_n => loop_counter[15]~reg0.ACLR
reset_n => loop_counter[16]~reg0.ACLR
reset_n => loop_counter[17]~reg0.ACLR
reset_n => loop_counter[18]~reg0.ACLR
reset_n => loop_counter[19]~reg0.ACLR
reset_n => loop_counter[20]~reg0.ACLR
reset_n => loop_counter[21]~reg0.ACLR
reset_n => loop_counter[22]~reg0.ACLR
reset_n => loop_counter[23]~reg0.ACLR
reset_n => loop_counter[24]~reg0.ACLR
reset_n => loop_counter[25]~reg0.ACLR
reset_n => loop_counter[26]~reg0.ACLR
reset_n => loop_counter[27]~reg0.ACLR
reset_n => loop_counter[28]~reg0.ACLR
reset_n => loop_counter[29]~reg0.ACLR
reset_n => loop_counter[30]~reg0.ACLR
reset_n => loop_counter[31]~reg0.ACLR
reset_n => timeout_counter[0].ACLR
reset_n => timeout_counter[1].ACLR
reset_n => timeout_counter[2].ACLR
reset_n => timeout_counter[3].ACLR
reset_n => timeout_counter[4].ACLR
reset_n => timeout_counter[5].ACLR
reset_n => timeout_counter[6].ACLR
reset_n => timeout_counter[7].ACLR
reset_n => timeout_counter[8].ACLR
reset_n => timeout_counter[9].ACLR
reset_n => timeout_counter[10].ACLR
reset_n => timeout_counter[11].ACLR
reset_n => timeout_counter[12].ACLR
reset_n => timeout_counter[13].ACLR
reset_n => timeout_counter[14].ACLR
reset_n => timeout_counter[15].ACLR
reset_n => timeout_counter[16].ACLR
reset_n => timeout_counter[17].ACLR
reset_n => timeout_counter[18].ACLR
reset_n => timeout_counter[19].ACLR
reset_n => timeout_counter[20].ACLR
reset_n => timeout_counter[21].ACLR
reset_n => timeout_counter[22].ACLR
reset_n => timeout_counter[23].ACLR
reset_n => timeout_counter[24].ACLR
reset_n => timeout_counter[25].ACLR
reset_n => timeout_counter[26].ACLR
reset_n => timeout_counter[27].ACLR
reset_n => timeout_counter[28].ACLR
reset_n => timeout_counter[29].ACLR
reset_n => timeout_counter[30].ACLR
reset_n => timeout_counter[31].ACLR
reset_n => timeout_counter[32].ACLR
reset_n => stage~5.DATAIN
can_write => single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst.can_write
can_write => block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst.can_write
can_write => template_stage:template_stage_inst.can_write
can_read => single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst.can_read
can_read => block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst.can_read
can_read => template_stage:template_stage_inst.can_read
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => stage.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => timeout_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_full => loop_counter.OUTPUTSELECT
read_compare_fifo_empty => single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst.read_compare_fifo_empty
read_compare_fifo_empty => block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst.read_compare_fifo_empty
read_compare_fifo_empty => template_stage:template_stage_inst.read_compare_fifo_empty
addr_gen_select[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
do_write <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
do_read <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
test_complete <= test_complete.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[0] <= loop_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[1] <= loop_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[2] <= loop_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[3] <= loop_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[4] <= loop_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[5] <= loop_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[6] <= loop_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[7] <= loop_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[8] <= loop_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[9] <= loop_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[10] <= loop_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[11] <= loop_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[12] <= loop_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[13] <= loop_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[14] <= loop_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[15] <= loop_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[16] <= loop_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[17] <= loop_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[18] <= loop_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[19] <= loop_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[20] <= loop_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[21] <= loop_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[22] <= loop_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[23] <= loop_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[24] <= loop_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[25] <= loop_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[26] <= loop_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[27] <= loop_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[28] <= loop_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[29] <= loop_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[30] <= loop_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loop_counter[31] <= loop_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst
clk => addr_gen_select[0]~reg0.CLK
clk => addr_gen_select[1]~reg0.CLK
clk => addr_gen_select[2]~reg0.CLK
clk => addr_gen_select[3]~reg0.CLK
clk => addr_gen_select[4]~reg0.CLK
clk => addr_gen_select[5]~reg0.CLK
clk => addr_gen_select[6]~reg0.CLK
clk => addr_gen_select[7]~reg0.CLK
clk => addr_gen_select[8]~reg0.CLK
clk => addr_gen_select[9]~reg0.CLK
clk => addr_gen_select[10]~reg0.CLK
clk => addr_gen_select[11]~reg0.CLK
clk => addr_gen_select[12]~reg0.CLK
clk => addr_gen_select[13]~reg0.CLK
clk => addr_gen_select[14]~reg0.CLK
clk => addr_gen_select[15]~reg0.CLK
clk => addr_gen_select[16]~reg0.CLK
clk => addr_gen_select[17]~reg0.CLK
clk => addr_gen_select[18]~reg0.CLK
clk => addr_gen_select[19]~reg0.CLK
clk => addr_gen_select[20]~reg0.CLK
clk => addr_gen_select[21]~reg0.CLK
clk => addr_gen_select[22]~reg0.CLK
clk => addr_gen_select[23]~reg0.CLK
clk => addr_gen_select[24]~reg0.CLK
clk => addr_gen_select[25]~reg0.CLK
clk => addr_gen_select[26]~reg0.CLK
clk => addr_gen_select[27]~reg0.CLK
clk => addr_gen_select[28]~reg0.CLK
clk => addr_gen_select[29]~reg0.CLK
clk => addr_gen_select[30]~reg0.CLK
clk => addr_gen_select[31]~reg0.CLK
clk => single_write_counter[0].CLK
clk => single_write_counter[1].CLK
clk => single_write_counter[2].CLK
clk => single_write_counter[3].CLK
clk => single_write_counter[4].CLK
clk => single_write_counter[5].CLK
clk => single_write_counter[6].CLK
clk => state~6.DATAIN
reset_n => addr_gen_select[0]~reg0.ACLR
reset_n => addr_gen_select[1]~reg0.ACLR
reset_n => addr_gen_select[2]~reg0.ACLR
reset_n => addr_gen_select[3]~reg0.ACLR
reset_n => addr_gen_select[4]~reg0.ACLR
reset_n => addr_gen_select[5]~reg0.ACLR
reset_n => addr_gen_select[6]~reg0.ACLR
reset_n => addr_gen_select[7]~reg0.ACLR
reset_n => addr_gen_select[8]~reg0.ACLR
reset_n => addr_gen_select[9]~reg0.ACLR
reset_n => addr_gen_select[10]~reg0.ACLR
reset_n => addr_gen_select[11]~reg0.ACLR
reset_n => addr_gen_select[12]~reg0.ACLR
reset_n => addr_gen_select[13]~reg0.ACLR
reset_n => addr_gen_select[14]~reg0.ACLR
reset_n => addr_gen_select[15]~reg0.ACLR
reset_n => addr_gen_select[16]~reg0.ACLR
reset_n => addr_gen_select[17]~reg0.ACLR
reset_n => addr_gen_select[18]~reg0.ACLR
reset_n => addr_gen_select[19]~reg0.ACLR
reset_n => addr_gen_select[20]~reg0.ACLR
reset_n => addr_gen_select[21]~reg0.ACLR
reset_n => addr_gen_select[22]~reg0.ACLR
reset_n => addr_gen_select[23]~reg0.ACLR
reset_n => addr_gen_select[24]~reg0.ACLR
reset_n => addr_gen_select[25]~reg0.ACLR
reset_n => addr_gen_select[26]~reg0.ACLR
reset_n => addr_gen_select[27]~reg0.ACLR
reset_n => addr_gen_select[28]~reg0.ACLR
reset_n => addr_gen_select[29]~reg0.ACLR
reset_n => addr_gen_select[30]~reg0.ACLR
reset_n => addr_gen_select[31]~reg0.ACLR
reset_n => single_write_counter[0].ACLR
reset_n => single_write_counter[1].ACLR
reset_n => single_write_counter[2].ACLR
reset_n => single_write_counter[3].ACLR
reset_n => single_write_counter[4].ACLR
reset_n => single_write_counter[5].ACLR
reset_n => single_write_counter[6].ACLR
reset_n => state~8.DATAIN
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => single_write_counter.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => do_write.DATAB
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => do_read.DATAB
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
addr_gen_select[0] <= addr_gen_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[1] <= addr_gen_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[2] <= addr_gen_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[3] <= addr_gen_select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[4] <= addr_gen_select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[5] <= addr_gen_select[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[6] <= addr_gen_select[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[7] <= addr_gen_select[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[8] <= addr_gen_select[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[9] <= addr_gen_select[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[10] <= addr_gen_select[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[11] <= addr_gen_select[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[12] <= addr_gen_select[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[13] <= addr_gen_select[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[14] <= addr_gen_select[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[15] <= addr_gen_select[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[16] <= addr_gen_select[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[17] <= addr_gen_select[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[18] <= addr_gen_select[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[19] <= addr_gen_select[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[20] <= addr_gen_select[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[21] <= addr_gen_select[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[22] <= addr_gen_select[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[23] <= addr_gen_select[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[24] <= addr_gen_select[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[25] <= addr_gen_select[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[26] <= addr_gen_select[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[27] <= addr_gen_select[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[28] <= addr_gen_select[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[29] <= addr_gen_select[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[30] <= addr_gen_select[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[31] <= addr_gen_select[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_write <= do_write.DB_MAX_OUTPUT_PORT_TYPE
do_read <= do_read.DB_MAX_OUTPUT_PORT_TYPE
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_complete <= stage_complete.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst
clk => addr_gen_select[0]~reg0.CLK
clk => addr_gen_select[1]~reg0.CLK
clk => addr_gen_select[2]~reg0.CLK
clk => addr_gen_select[3]~reg0.CLK
clk => addr_gen_select[4]~reg0.CLK
clk => addr_gen_select[5]~reg0.CLK
clk => addr_gen_select[6]~reg0.CLK
clk => addr_gen_select[7]~reg0.CLK
clk => addr_gen_select[8]~reg0.CLK
clk => addr_gen_select[9]~reg0.CLK
clk => addr_gen_select[10]~reg0.CLK
clk => addr_gen_select[11]~reg0.CLK
clk => addr_gen_select[12]~reg0.CLK
clk => addr_gen_select[13]~reg0.CLK
clk => addr_gen_select[14]~reg0.CLK
clk => addr_gen_select[15]~reg0.CLK
clk => addr_gen_select[16]~reg0.CLK
clk => addr_gen_select[17]~reg0.CLK
clk => addr_gen_select[18]~reg0.CLK
clk => addr_gen_select[19]~reg0.CLK
clk => addr_gen_select[20]~reg0.CLK
clk => addr_gen_select[21]~reg0.CLK
clk => addr_gen_select[22]~reg0.CLK
clk => addr_gen_select[23]~reg0.CLK
clk => addr_gen_select[24]~reg0.CLK
clk => addr_gen_select[25]~reg0.CLK
clk => addr_gen_select[26]~reg0.CLK
clk => addr_gen_select[27]~reg0.CLK
clk => addr_gen_select[28]~reg0.CLK
clk => addr_gen_select[29]~reg0.CLK
clk => addr_gen_select[30]~reg0.CLK
clk => addr_gen_select[31]~reg0.CLK
clk => block_size_counter[0].CLK
clk => block_size_counter[1].CLK
clk => block_size_counter[2].CLK
clk => block_size_counter[3].CLK
clk => block_write_counter[0].CLK
clk => block_write_counter[1].CLK
clk => block_write_counter[2].CLK
clk => block_write_counter[3].CLK
clk => block_write_counter[4].CLK
clk => state~6.DATAIN
reset_n => addr_gen_select[0]~reg0.ACLR
reset_n => addr_gen_select[1]~reg0.ACLR
reset_n => addr_gen_select[2]~reg0.ACLR
reset_n => addr_gen_select[3]~reg0.ACLR
reset_n => addr_gen_select[4]~reg0.ACLR
reset_n => addr_gen_select[5]~reg0.ACLR
reset_n => addr_gen_select[6]~reg0.ACLR
reset_n => addr_gen_select[7]~reg0.ACLR
reset_n => addr_gen_select[8]~reg0.ACLR
reset_n => addr_gen_select[9]~reg0.ACLR
reset_n => addr_gen_select[10]~reg0.ACLR
reset_n => addr_gen_select[11]~reg0.ACLR
reset_n => addr_gen_select[12]~reg0.ACLR
reset_n => addr_gen_select[13]~reg0.ACLR
reset_n => addr_gen_select[14]~reg0.ACLR
reset_n => addr_gen_select[15]~reg0.ACLR
reset_n => addr_gen_select[16]~reg0.ACLR
reset_n => addr_gen_select[17]~reg0.ACLR
reset_n => addr_gen_select[18]~reg0.ACLR
reset_n => addr_gen_select[19]~reg0.ACLR
reset_n => addr_gen_select[20]~reg0.ACLR
reset_n => addr_gen_select[21]~reg0.ACLR
reset_n => addr_gen_select[22]~reg0.ACLR
reset_n => addr_gen_select[23]~reg0.ACLR
reset_n => addr_gen_select[24]~reg0.ACLR
reset_n => addr_gen_select[25]~reg0.ACLR
reset_n => addr_gen_select[26]~reg0.ACLR
reset_n => addr_gen_select[27]~reg0.ACLR
reset_n => addr_gen_select[28]~reg0.ACLR
reset_n => addr_gen_select[29]~reg0.ACLR
reset_n => addr_gen_select[30]~reg0.ACLR
reset_n => addr_gen_select[31]~reg0.ACLR
reset_n => block_size_counter[0].ACLR
reset_n => block_size_counter[1].ACLR
reset_n => block_size_counter[2].ACLR
reset_n => block_size_counter[3].ACLR
reset_n => block_write_counter[0].ACLR
reset_n => block_write_counter[1].ACLR
reset_n => block_write_counter[2].ACLR
reset_n => block_write_counter[3].ACLR
reset_n => block_write_counter[4].ACLR
reset_n => state~8.DATAIN
can_write => block_size_counter.OUTPUTSELECT
can_write => block_size_counter.OUTPUTSELECT
can_write => block_size_counter.OUTPUTSELECT
can_write => block_size_counter.OUTPUTSELECT
can_write => block_write_counter.OUTPUTSELECT
can_write => block_write_counter.OUTPUTSELECT
can_write => block_write_counter.OUTPUTSELECT
can_write => block_write_counter.OUTPUTSELECT
can_write => block_write_counter.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => addr_gen_select.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => do_write.DATAB
can_read => block_size_counter.OUTPUTSELECT
can_read => block_size_counter.OUTPUTSELECT
can_read => block_size_counter.OUTPUTSELECT
can_read => block_size_counter.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => do_read.DATAB
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
addr_gen_select[0] <= addr_gen_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[1] <= addr_gen_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[2] <= addr_gen_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[3] <= addr_gen_select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[4] <= addr_gen_select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[5] <= addr_gen_select[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[6] <= addr_gen_select[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[7] <= addr_gen_select[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[8] <= addr_gen_select[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[9] <= addr_gen_select[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[10] <= addr_gen_select[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[11] <= addr_gen_select[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[12] <= addr_gen_select[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[13] <= addr_gen_select[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[14] <= addr_gen_select[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[15] <= addr_gen_select[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[16] <= addr_gen_select[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[17] <= addr_gen_select[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[18] <= addr_gen_select[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[19] <= addr_gen_select[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[20] <= addr_gen_select[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[21] <= addr_gen_select[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[22] <= addr_gen_select[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[23] <= addr_gen_select[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[24] <= addr_gen_select[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[25] <= addr_gen_select[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[26] <= addr_gen_select[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[27] <= addr_gen_select[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[28] <= addr_gen_select[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[29] <= addr_gen_select[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[30] <= addr_gen_select[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_gen_select[31] <= addr_gen_select[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_write <= do_write.DB_MAX_OUTPUT_PORT_TYPE
do_read <= do_read.DB_MAX_OUTPUT_PORT_TYPE
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_complete <= stage_complete.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|template_stage:template_stage_inst
clk => pause_counter[0].CLK
clk => pause_counter[1].CLK
clk => pause_counter[2].CLK
clk => pause_counter[3].CLK
clk => rw_counter[0].CLK
clk => rw_counter[1].CLK
clk => rw_counter[2].CLK
clk => rw_counter[3].CLK
clk => num_test_counter[0].CLK
clk => num_test_counter[1].CLK
clk => num_test_counter[2].CLK
clk => state~8.DATAIN
reset_n => pause_counter[0].ACLR
reset_n => pause_counter[1].ACLR
reset_n => pause_counter[2].ACLR
reset_n => pause_counter[3].ACLR
reset_n => rw_counter[0].ACLR
reset_n => rw_counter[1].ACLR
reset_n => rw_counter[2].ACLR
reset_n => rw_counter[3].ACLR
reset_n => num_test_counter[0].ACLR
reset_n => num_test_counter[1].ACLR
reset_n => num_test_counter[2].ACLR
reset_n => state~10.DATAIN
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => pause_counter.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => state.OUTPUTSELECT
can_write => do_write.IN1
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => pause_counter.OUTPUTSELECT
can_read => rw_counter.OUTPUTSELECT
can_read => rw_counter.OUTPUTSELECT
can_read => rw_counter.OUTPUTSELECT
can_read => rw_counter.OUTPUTSELECT
can_read => num_test_counter.OUTPUTSELECT
can_read => num_test_counter.OUTPUTSELECT
can_read => num_test_counter.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => state.OUTPUTSELECT
can_read => do_read.IN1
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
read_compare_fifo_empty => state.OUTPUTSELECT
addr_gen_select[0] <= <VCC>
addr_gen_select[1] <= <VCC>
addr_gen_select[2] <= <GND>
addr_gen_select[3] <= <GND>
addr_gen_select[4] <= <GND>
addr_gen_select[5] <= <GND>
addr_gen_select[6] <= <GND>
addr_gen_select[7] <= <GND>
addr_gen_select[8] <= <GND>
addr_gen_select[9] <= <GND>
addr_gen_select[10] <= <GND>
addr_gen_select[11] <= <GND>
addr_gen_select[12] <= <GND>
addr_gen_select[13] <= <GND>
addr_gen_select[14] <= <GND>
addr_gen_select[15] <= <GND>
addr_gen_select[16] <= <GND>
addr_gen_select[17] <= <GND>
addr_gen_select[18] <= <GND>
addr_gen_select[19] <= <GND>
addr_gen_select[20] <= <GND>
addr_gen_select[21] <= <GND>
addr_gen_select[22] <= <GND>
addr_gen_select[23] <= <GND>
addr_gen_select[24] <= <GND>
addr_gen_select[25] <= <GND>
addr_gen_select[26] <= <GND>
addr_gen_select[27] <= <GND>
addr_gen_select[28] <= <GND>
addr_gen_select[29] <= <GND>
addr_gen_select[30] <= <GND>
addr_gen_select[31] <= <GND>
do_write <= do_write.DB_MAX_OUTPUT_PORT_TYPE
do_read <= do_read.DB_MAX_OUTPUT_PORT_TYPE
stage_enable => pause_counter.OUTPUTSELECT
stage_enable => pause_counter.OUTPUTSELECT
stage_enable => pause_counter.OUTPUTSELECT
stage_enable => pause_counter.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_enable => state.OUTPUTSELECT
stage_complete <= stage_complete.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst
clk => clk.IN2
reset_n => reset_n.IN2
avl_ready => can_issue_avl_cmd.IN1
avl_write_req <= avl_write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_read_req <= avl_read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_burstbegin <= avl_burstbegin~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[0] <= avl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[1] <= avl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[2] <= avl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[3] <= avl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[4] <= avl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[5] <= avl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[6] <= avl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[7] <= avl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[8] <= avl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[9] <= avl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[10] <= avl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[11] <= avl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[12] <= avl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[13] <= avl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[14] <= avl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[15] <= avl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[16] <= avl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[17] <= avl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[18] <= avl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[19] <= avl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[20] <= avl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[21] <= avl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[22] <= avl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[23] <= avl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[24] <= avl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[25] <= avl_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[26] <= avl_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[27] <= avl_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_addr[28] <= avl_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_size[0] <= avl_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_size[1] <= avl_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_size[2] <= avl_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[0] <= avl_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[1] <= avl_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[2] <= avl_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[3] <= avl_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[4] <= avl_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[5] <= avl_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[6] <= avl_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[7] <= avl_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[8] <= avl_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[9] <= avl_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[10] <= avl_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[11] <= avl_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[12] <= avl_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[13] <= avl_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[14] <= avl_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[15] <= avl_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[16] <= avl_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[17] <= avl_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[18] <= avl_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[19] <= avl_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[20] <= avl_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[21] <= avl_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[22] <= avl_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[23] <= avl_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[24] <= avl_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[25] <= avl_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[26] <= avl_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[27] <= avl_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[28] <= avl_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[29] <= avl_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[30] <= avl_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[31] <= avl_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[32] <= avl_wdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[33] <= avl_wdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[34] <= avl_wdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[35] <= avl_wdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[36] <= avl_wdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[37] <= avl_wdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[38] <= avl_wdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[39] <= avl_wdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[40] <= avl_wdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[41] <= avl_wdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[42] <= avl_wdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[43] <= avl_wdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[44] <= avl_wdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[45] <= avl_wdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[46] <= avl_wdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[47] <= avl_wdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[48] <= avl_wdata[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[49] <= avl_wdata[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[50] <= avl_wdata[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[51] <= avl_wdata[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[52] <= avl_wdata[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[53] <= avl_wdata[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[54] <= avl_wdata[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[55] <= avl_wdata[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[56] <= avl_wdata[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[57] <= avl_wdata[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[58] <= avl_wdata[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[59] <= avl_wdata[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[60] <= avl_wdata[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[61] <= avl_wdata[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[62] <= avl_wdata[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_wdata[63] <= avl_wdata[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[0] <= avl_be[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[1] <= avl_be[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[2] <= avl_be[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[3] <= avl_be[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[4] <= avl_be[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[5] <= avl_be[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[6] <= avl_be[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avl_be[7] <= avl_be[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_write => do_write_reg.DATAB
do_read => do_read_reg.DATAB
write_addr[0] => write_addr_reg.DATAB
write_addr[1] => write_addr_reg.DATAB
write_addr[2] => write_addr_reg.DATAB
write_addr[3] => write_addr_reg.DATAB
write_addr[4] => write_addr_reg.DATAB
write_addr[5] => write_addr_reg.DATAB
write_addr[6] => write_addr_reg.DATAB
write_addr[7] => write_addr_reg.DATAB
write_addr[8] => write_addr_reg.DATAB
write_addr[9] => write_addr_reg.DATAB
write_addr[10] => write_addr_reg.DATAB
write_addr[11] => write_addr_reg.DATAB
write_addr[12] => write_addr_reg.DATAB
write_addr[13] => write_addr_reg.DATAB
write_addr[14] => write_addr_reg.DATAB
write_addr[15] => write_addr_reg.DATAB
write_addr[16] => write_addr_reg.DATAB
write_addr[17] => write_addr_reg.DATAB
write_addr[18] => write_addr_reg.DATAB
write_addr[19] => write_addr_reg.DATAB
write_addr[20] => write_addr_reg.DATAB
write_addr[21] => write_addr_reg.DATAB
write_addr[22] => write_addr_reg.DATAB
write_addr[23] => write_addr_reg.DATAB
write_addr[24] => write_addr_reg.DATAB
write_addr[25] => write_addr_reg.DATAB
write_addr[26] => write_addr_reg.DATAB
write_addr[27] => write_addr_reg.DATAB
write_addr[28] => write_addr_reg.DATAB
write_burstcount[0] => write_burstcount_reg.DATAB
write_burstcount[1] => write_burstcount_reg.DATAB
write_burstcount[2] => write_burstcount_reg.DATAB
wdata[0] => fifo_wdata_in[0].IN1
wdata[1] => fifo_wdata_in[1].IN1
wdata[2] => fifo_wdata_in[2].IN1
wdata[3] => fifo_wdata_in[3].IN1
wdata[4] => fifo_wdata_in[4].IN1
wdata[5] => fifo_wdata_in[5].IN1
wdata[6] => fifo_wdata_in[6].IN1
wdata[7] => fifo_wdata_in[7].IN1
wdata[8] => fifo_wdata_in[8].IN1
wdata[9] => fifo_wdata_in[9].IN1
wdata[10] => fifo_wdata_in[10].IN1
wdata[11] => fifo_wdata_in[11].IN1
wdata[12] => fifo_wdata_in[12].IN1
wdata[13] => fifo_wdata_in[13].IN1
wdata[14] => fifo_wdata_in[14].IN1
wdata[15] => fifo_wdata_in[15].IN1
wdata[16] => fifo_wdata_in[16].IN1
wdata[17] => fifo_wdata_in[17].IN1
wdata[18] => fifo_wdata_in[18].IN1
wdata[19] => fifo_wdata_in[19].IN1
wdata[20] => fifo_wdata_in[20].IN1
wdata[21] => fifo_wdata_in[21].IN1
wdata[22] => fifo_wdata_in[22].IN1
wdata[23] => fifo_wdata_in[23].IN1
wdata[24] => fifo_wdata_in[24].IN1
wdata[25] => fifo_wdata_in[25].IN1
wdata[26] => fifo_wdata_in[26].IN1
wdata[27] => fifo_wdata_in[27].IN1
wdata[28] => fifo_wdata_in[28].IN1
wdata[29] => fifo_wdata_in[29].IN1
wdata[30] => fifo_wdata_in[30].IN1
wdata[31] => fifo_wdata_in[31].IN1
wdata[32] => fifo_wdata_in[32].IN1
wdata[33] => fifo_wdata_in[33].IN1
wdata[34] => fifo_wdata_in[34].IN1
wdata[35] => fifo_wdata_in[35].IN1
wdata[36] => fifo_wdata_in[36].IN1
wdata[37] => fifo_wdata_in[37].IN1
wdata[38] => fifo_wdata_in[38].IN1
wdata[39] => fifo_wdata_in[39].IN1
wdata[40] => fifo_wdata_in[40].IN1
wdata[41] => fifo_wdata_in[41].IN1
wdata[42] => fifo_wdata_in[42].IN1
wdata[43] => fifo_wdata_in[43].IN1
wdata[44] => fifo_wdata_in[44].IN1
wdata[45] => fifo_wdata_in[45].IN1
wdata[46] => fifo_wdata_in[46].IN1
wdata[47] => fifo_wdata_in[47].IN1
wdata[48] => fifo_wdata_in[48].IN1
wdata[49] => fifo_wdata_in[49].IN1
wdata[50] => fifo_wdata_in[50].IN1
wdata[51] => fifo_wdata_in[51].IN1
wdata[52] => fifo_wdata_in[52].IN1
wdata[53] => fifo_wdata_in[53].IN1
wdata[54] => fifo_wdata_in[54].IN1
wdata[55] => fifo_wdata_in[55].IN1
wdata[56] => fifo_wdata_in[56].IN1
wdata[57] => fifo_wdata_in[57].IN1
wdata[58] => fifo_wdata_in[58].IN1
wdata[59] => fifo_wdata_in[59].IN1
wdata[60] => fifo_wdata_in[60].IN1
wdata[61] => fifo_wdata_in[61].IN1
wdata[62] => fifo_wdata_in[62].IN1
wdata[63] => fifo_wdata_in[63].IN1
be[0] => fifo_be_in[0].IN1
be[1] => fifo_be_in[1].IN1
be[2] => fifo_be_in[2].IN1
be[3] => fifo_be_in[3].IN1
be[4] => fifo_be_in[4].IN1
be[5] => fifo_be_in[5].IN1
be[6] => fifo_be_in[6].IN1
be[7] => fifo_be_in[7].IN1
read_addr[0] => read_addr_reg.DATAB
read_addr[1] => read_addr_reg.DATAB
read_addr[2] => read_addr_reg.DATAB
read_addr[3] => read_addr_reg.DATAB
read_addr[4] => read_addr_reg.DATAB
read_addr[5] => read_addr_reg.DATAB
read_addr[6] => read_addr_reg.DATAB
read_addr[7] => read_addr_reg.DATAB
read_addr[8] => read_addr_reg.DATAB
read_addr[9] => read_addr_reg.DATAB
read_addr[10] => read_addr_reg.DATAB
read_addr[11] => read_addr_reg.DATAB
read_addr[12] => read_addr_reg.DATAB
read_addr[13] => read_addr_reg.DATAB
read_addr[14] => read_addr_reg.DATAB
read_addr[15] => read_addr_reg.DATAB
read_addr[16] => read_addr_reg.DATAB
read_addr[17] => read_addr_reg.DATAB
read_addr[18] => read_addr_reg.DATAB
read_addr[19] => read_addr_reg.DATAB
read_addr[20] => read_addr_reg.DATAB
read_addr[21] => read_addr_reg.DATAB
read_addr[22] => read_addr_reg.DATAB
read_addr[23] => read_addr_reg.DATAB
read_addr[24] => read_addr_reg.DATAB
read_addr[25] => read_addr_reg.DATAB
read_addr[26] => read_addr_reg.DATAB
read_addr[27] => read_addr_reg.DATAB
read_addr[28] => read_addr_reg.DATAB
read_burstcount[0] => read_burstcount_reg.DATAB
read_burstcount[1] => read_burstcount_reg.DATAB
read_burstcount[2] => read_burstcount_reg.DATAB
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
wdata_req <= wdata_req.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo
clk => clk.IN1
reset_n => data_in_reg[0].OUTPUTSELECT
reset_n => data_in_reg[1].OUTPUTSELECT
reset_n => data_in_reg[2].OUTPUTSELECT
reset_n => data_in_reg[3].OUTPUTSELECT
reset_n => data_in_reg[4].OUTPUTSELECT
reset_n => data_in_reg[5].OUTPUTSELECT
reset_n => data_in_reg[6].OUTPUTSELECT
reset_n => data_in_reg[7].OUTPUTSELECT
reset_n => data_in_reg[8].OUTPUTSELECT
reset_n => data_in_reg[9].OUTPUTSELECT
reset_n => data_in_reg[10].OUTPUTSELECT
reset_n => data_in_reg[11].OUTPUTSELECT
reset_n => data_in_reg[12].OUTPUTSELECT
reset_n => data_in_reg[13].OUTPUTSELECT
reset_n => data_in_reg[14].OUTPUTSELECT
reset_n => data_in_reg[15].OUTPUTSELECT
reset_n => data_in_reg[16].OUTPUTSELECT
reset_n => data_in_reg[17].OUTPUTSELECT
reset_n => data_in_reg[18].OUTPUTSELECT
reset_n => data_in_reg[19].OUTPUTSELECT
reset_n => data_in_reg[20].OUTPUTSELECT
reset_n => data_in_reg[21].OUTPUTSELECT
reset_n => data_in_reg[22].OUTPUTSELECT
reset_n => data_in_reg[23].OUTPUTSELECT
reset_n => data_in_reg[24].OUTPUTSELECT
reset_n => data_in_reg[25].OUTPUTSELECT
reset_n => data_in_reg[26].OUTPUTSELECT
reset_n => data_in_reg[27].OUTPUTSELECT
reset_n => data_in_reg[28].OUTPUTSELECT
reset_n => data_in_reg[29].OUTPUTSELECT
reset_n => data_in_reg[30].OUTPUTSELECT
reset_n => data_in_reg[31].OUTPUTSELECT
reset_n => data_in_reg[32].OUTPUTSELECT
reset_n => data_in_reg[33].OUTPUTSELECT
reset_n => data_in_reg[34].OUTPUTSELECT
reset_n => data_in_reg[35].OUTPUTSELECT
reset_n => data_in_reg[36].OUTPUTSELECT
reset_n => data_in_reg[37].OUTPUTSELECT
reset_n => data_in_reg[38].OUTPUTSELECT
reset_n => data_in_reg[39].OUTPUTSELECT
reset_n => data_in_reg[40].OUTPUTSELECT
reset_n => data_in_reg[41].OUTPUTSELECT
reset_n => data_in_reg[42].OUTPUTSELECT
reset_n => data_in_reg[43].OUTPUTSELECT
reset_n => data_in_reg[44].OUTPUTSELECT
reset_n => data_in_reg[45].OUTPUTSELECT
reset_n => data_in_reg[46].OUTPUTSELECT
reset_n => data_in_reg[47].OUTPUTSELECT
reset_n => data_in_reg[48].OUTPUTSELECT
reset_n => data_in_reg[49].OUTPUTSELECT
reset_n => data_in_reg[50].OUTPUTSELECT
reset_n => data_in_reg[51].OUTPUTSELECT
reset_n => data_in_reg[52].OUTPUTSELECT
reset_n => data_in_reg[53].OUTPUTSELECT
reset_n => data_in_reg[54].OUTPUTSELECT
reset_n => data_in_reg[55].OUTPUTSELECT
reset_n => data_in_reg[56].OUTPUTSELECT
reset_n => data_in_reg[57].OUTPUTSELECT
reset_n => data_in_reg[58].OUTPUTSELECT
reset_n => data_in_reg[59].OUTPUTSELECT
reset_n => data_in_reg[60].OUTPUTSELECT
reset_n => data_in_reg[61].OUTPUTSELECT
reset_n => data_in_reg[62].OUTPUTSELECT
reset_n => data_in_reg[63].OUTPUTSELECT
reset_n => data_in_reg[64].OUTPUTSELECT
reset_n => data_in_reg[65].OUTPUTSELECT
reset_n => data_in_reg[66].OUTPUTSELECT
reset_n => data_in_reg[67].OUTPUTSELECT
reset_n => data_in_reg[68].OUTPUTSELECT
reset_n => data_in_reg[69].OUTPUTSELECT
reset_n => data_in_reg[70].OUTPUTSELECT
reset_n => data_in_reg[71].OUTPUTSELECT
reset_n => data_in_reg[72].OUTPUTSELECT
reset_n => data_in_reg[73].OUTPUTSELECT
reset_n => data_in_reg[74].OUTPUTSELECT
reset_n => data_in_reg[75].OUTPUTSELECT
reset_n => data_in_reg[76].OUTPUTSELECT
reset_n => data_in_reg[77].OUTPUTSELECT
reset_n => data_in_reg[78].OUTPUTSELECT
reset_n => data_in_reg[79].OUTPUTSELECT
reset_n => data_in_reg[80].OUTPUTSELECT
reset_n => data_in_reg[81].OUTPUTSELECT
reset_n => data_in_reg[82].OUTPUTSELECT
reset_n => data_in_reg[83].OUTPUTSELECT
reset_n => data_in_reg[84].OUTPUTSELECT
reset_n => data_in_reg[85].OUTPUTSELECT
reset_n => data_in_reg[86].OUTPUTSELECT
reset_n => data_in_reg[87].OUTPUTSELECT
reset_n => data_in_reg[88].OUTPUTSELECT
reset_n => data_in_reg[89].OUTPUTSELECT
reset_n => data_in_reg[90].OUTPUTSELECT
reset_n => data_in_reg[91].OUTPUTSELECT
reset_n => data_in_reg[92].OUTPUTSELECT
reset_n => data_in_reg[93].OUTPUTSELECT
reset_n => data_in_reg[94].OUTPUTSELECT
reset_n => data_in_reg[95].OUTPUTSELECT
reset_n => data_in_reg[96].OUTPUTSELECT
reset_n => data_in_reg[97].OUTPUTSELECT
reset_n => data_in_reg[98].OUTPUTSELECT
reset_n => write_req_reg.ACLR
reset_n => _.IN1
write_req => write_req_reg.DATAIN
read_req => read_req.IN1
data_in[0] => data_in_reg[0].DATAA
data_in[1] => data_in_reg[1].DATAA
data_in[2] => data_in_reg[2].DATAA
data_in[3] => data_in_reg[3].DATAA
data_in[4] => data_in_reg[4].DATAA
data_in[5] => data_in_reg[5].DATAA
data_in[6] => data_in_reg[6].DATAA
data_in[7] => data_in_reg[7].DATAA
data_in[8] => data_in_reg[8].DATAA
data_in[9] => data_in_reg[9].DATAA
data_in[10] => data_in_reg[10].DATAA
data_in[11] => data_in_reg[11].DATAA
data_in[12] => data_in_reg[12].DATAA
data_in[13] => data_in_reg[13].DATAA
data_in[14] => data_in_reg[14].DATAA
data_in[15] => data_in_reg[15].DATAA
data_in[16] => data_in_reg[16].DATAA
data_in[17] => data_in_reg[17].DATAA
data_in[18] => data_in_reg[18].DATAA
data_in[19] => data_in_reg[19].DATAA
data_in[20] => data_in_reg[20].DATAA
data_in[21] => data_in_reg[21].DATAA
data_in[22] => data_in_reg[22].DATAA
data_in[23] => data_in_reg[23].DATAA
data_in[24] => data_in_reg[24].DATAA
data_in[25] => data_in_reg[25].DATAA
data_in[26] => data_in_reg[26].DATAA
data_in[27] => data_in_reg[27].DATAA
data_in[28] => data_in_reg[28].DATAA
data_in[29] => data_in_reg[29].DATAA
data_in[30] => data_in_reg[30].DATAA
data_in[31] => data_in_reg[31].DATAA
data_in[32] => data_in_reg[32].DATAA
data_in[33] => data_in_reg[33].DATAA
data_in[34] => data_in_reg[34].DATAA
data_in[35] => data_in_reg[35].DATAA
data_in[36] => data_in_reg[36].DATAA
data_in[37] => data_in_reg[37].DATAA
data_in[38] => data_in_reg[38].DATAA
data_in[39] => data_in_reg[39].DATAA
data_in[40] => data_in_reg[40].DATAA
data_in[41] => data_in_reg[41].DATAA
data_in[42] => data_in_reg[42].DATAA
data_in[43] => data_in_reg[43].DATAA
data_in[44] => data_in_reg[44].DATAA
data_in[45] => data_in_reg[45].DATAA
data_in[46] => data_in_reg[46].DATAA
data_in[47] => data_in_reg[47].DATAA
data_in[48] => data_in_reg[48].DATAA
data_in[49] => data_in_reg[49].DATAA
data_in[50] => data_in_reg[50].DATAA
data_in[51] => data_in_reg[51].DATAA
data_in[52] => data_in_reg[52].DATAA
data_in[53] => data_in_reg[53].DATAA
data_in[54] => data_in_reg[54].DATAA
data_in[55] => data_in_reg[55].DATAA
data_in[56] => data_in_reg[56].DATAA
data_in[57] => data_in_reg[57].DATAA
data_in[58] => data_in_reg[58].DATAA
data_in[59] => data_in_reg[59].DATAA
data_in[60] => data_in_reg[60].DATAA
data_in[61] => data_in_reg[61].DATAA
data_in[62] => data_in_reg[62].DATAA
data_in[63] => data_in_reg[63].DATAA
data_in[64] => data_in_reg[64].DATAA
data_in[65] => data_in_reg[65].DATAA
data_in[66] => data_in_reg[66].DATAA
data_in[67] => data_in_reg[67].DATAA
data_in[68] => data_in_reg[68].DATAA
data_in[69] => data_in_reg[69].DATAA
data_in[70] => data_in_reg[70].DATAA
data_in[71] => data_in_reg[71].DATAA
data_in[72] => data_in_reg[72].DATAA
data_in[73] => data_in_reg[73].DATAA
data_in[74] => data_in_reg[74].DATAA
data_in[75] => data_in_reg[75].DATAA
data_in[76] => data_in_reg[76].DATAA
data_in[77] => data_in_reg[77].DATAA
data_in[78] => data_in_reg[78].DATAA
data_in[79] => data_in_reg[79].DATAA
data_in[80] => data_in_reg[80].DATAA
data_in[81] => data_in_reg[81].DATAA
data_in[82] => data_in_reg[82].DATAA
data_in[83] => data_in_reg[83].DATAA
data_in[84] => data_in_reg[84].DATAA
data_in[85] => data_in_reg[85].DATAA
data_in[86] => data_in_reg[86].DATAA
data_in[87] => data_in_reg[87].DATAA
data_in[88] => data_in_reg[88].DATAA
data_in[89] => data_in_reg[89].DATAA
data_in[90] => data_in_reg[90].DATAA
data_in[91] => data_in_reg[91].DATAA
data_in[92] => data_in_reg[92].DATAA
data_in[93] => data_in_reg[93].DATAA
data_in[94] => data_in_reg[94].DATAA
data_in[95] => data_in_reg[95].DATAA
data_in[96] => data_in_reg[96].DATAA
data_in[97] => data_in_reg[97].DATAA
data_in[98] => data_in_reg[98].DATAA
data_out[0] <= scfifo:scfifo_inst.q
data_out[1] <= scfifo:scfifo_inst.q
data_out[2] <= scfifo:scfifo_inst.q
data_out[3] <= scfifo:scfifo_inst.q
data_out[4] <= scfifo:scfifo_inst.q
data_out[5] <= scfifo:scfifo_inst.q
data_out[6] <= scfifo:scfifo_inst.q
data_out[7] <= scfifo:scfifo_inst.q
data_out[8] <= scfifo:scfifo_inst.q
data_out[9] <= scfifo:scfifo_inst.q
data_out[10] <= scfifo:scfifo_inst.q
data_out[11] <= scfifo:scfifo_inst.q
data_out[12] <= scfifo:scfifo_inst.q
data_out[13] <= scfifo:scfifo_inst.q
data_out[14] <= scfifo:scfifo_inst.q
data_out[15] <= scfifo:scfifo_inst.q
data_out[16] <= scfifo:scfifo_inst.q
data_out[17] <= scfifo:scfifo_inst.q
data_out[18] <= scfifo:scfifo_inst.q
data_out[19] <= scfifo:scfifo_inst.q
data_out[20] <= scfifo:scfifo_inst.q
data_out[21] <= scfifo:scfifo_inst.q
data_out[22] <= scfifo:scfifo_inst.q
data_out[23] <= scfifo:scfifo_inst.q
data_out[24] <= scfifo:scfifo_inst.q
data_out[25] <= scfifo:scfifo_inst.q
data_out[26] <= scfifo:scfifo_inst.q
data_out[27] <= scfifo:scfifo_inst.q
data_out[28] <= scfifo:scfifo_inst.q
data_out[29] <= scfifo:scfifo_inst.q
data_out[30] <= scfifo:scfifo_inst.q
data_out[31] <= scfifo:scfifo_inst.q
data_out[32] <= scfifo:scfifo_inst.q
data_out[33] <= scfifo:scfifo_inst.q
data_out[34] <= scfifo:scfifo_inst.q
data_out[35] <= scfifo:scfifo_inst.q
data_out[36] <= scfifo:scfifo_inst.q
data_out[37] <= scfifo:scfifo_inst.q
data_out[38] <= scfifo:scfifo_inst.q
data_out[39] <= scfifo:scfifo_inst.q
data_out[40] <= scfifo:scfifo_inst.q
data_out[41] <= scfifo:scfifo_inst.q
data_out[42] <= scfifo:scfifo_inst.q
data_out[43] <= scfifo:scfifo_inst.q
data_out[44] <= scfifo:scfifo_inst.q
data_out[45] <= scfifo:scfifo_inst.q
data_out[46] <= scfifo:scfifo_inst.q
data_out[47] <= scfifo:scfifo_inst.q
data_out[48] <= scfifo:scfifo_inst.q
data_out[49] <= scfifo:scfifo_inst.q
data_out[50] <= scfifo:scfifo_inst.q
data_out[51] <= scfifo:scfifo_inst.q
data_out[52] <= scfifo:scfifo_inst.q
data_out[53] <= scfifo:scfifo_inst.q
data_out[54] <= scfifo:scfifo_inst.q
data_out[55] <= scfifo:scfifo_inst.q
data_out[56] <= scfifo:scfifo_inst.q
data_out[57] <= scfifo:scfifo_inst.q
data_out[58] <= scfifo:scfifo_inst.q
data_out[59] <= scfifo:scfifo_inst.q
data_out[60] <= scfifo:scfifo_inst.q
data_out[61] <= scfifo:scfifo_inst.q
data_out[62] <= scfifo:scfifo_inst.q
data_out[63] <= scfifo:scfifo_inst.q
data_out[64] <= scfifo:scfifo_inst.q
data_out[65] <= scfifo:scfifo_inst.q
data_out[66] <= scfifo:scfifo_inst.q
data_out[67] <= scfifo:scfifo_inst.q
data_out[68] <= scfifo:scfifo_inst.q
data_out[69] <= scfifo:scfifo_inst.q
data_out[70] <= scfifo:scfifo_inst.q
data_out[71] <= scfifo:scfifo_inst.q
data_out[72] <= scfifo:scfifo_inst.q
data_out[73] <= scfifo:scfifo_inst.q
data_out[74] <= scfifo:scfifo_inst.q
data_out[75] <= scfifo:scfifo_inst.q
data_out[76] <= scfifo:scfifo_inst.q
data_out[77] <= scfifo:scfifo_inst.q
data_out[78] <= scfifo:scfifo_inst.q
data_out[79] <= scfifo:scfifo_inst.q
data_out[80] <= scfifo:scfifo_inst.q
data_out[81] <= scfifo:scfifo_inst.q
data_out[82] <= scfifo:scfifo_inst.q
data_out[83] <= scfifo:scfifo_inst.q
data_out[84] <= scfifo:scfifo_inst.q
data_out[85] <= scfifo:scfifo_inst.q
data_out[86] <= scfifo:scfifo_inst.q
data_out[87] <= scfifo:scfifo_inst.q
data_out[88] <= scfifo:scfifo_inst.q
data_out[89] <= scfifo:scfifo_inst.q
data_out[90] <= scfifo:scfifo_inst.q
data_out[91] <= scfifo:scfifo_inst.q
data_out[92] <= scfifo:scfifo_inst.q
data_out[93] <= scfifo:scfifo_inst.q
data_out[94] <= scfifo:scfifo_inst.q
data_out[95] <= scfifo:scfifo_inst.q
data_out[96] <= scfifo:scfifo_inst.q
data_out[97] <= scfifo:scfifo_inst.q
data_out[98] <= scfifo:scfifo_inst.q
full <= scfifo:scfifo_inst.almost_full
empty <= scfifo:scfifo_inst.empty


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst
data[0] => scfifo_gla1:auto_generated.data[0]
data[1] => scfifo_gla1:auto_generated.data[1]
data[2] => scfifo_gla1:auto_generated.data[2]
data[3] => scfifo_gla1:auto_generated.data[3]
data[4] => scfifo_gla1:auto_generated.data[4]
data[5] => scfifo_gla1:auto_generated.data[5]
data[6] => scfifo_gla1:auto_generated.data[6]
data[7] => scfifo_gla1:auto_generated.data[7]
data[8] => scfifo_gla1:auto_generated.data[8]
data[9] => scfifo_gla1:auto_generated.data[9]
data[10] => scfifo_gla1:auto_generated.data[10]
data[11] => scfifo_gla1:auto_generated.data[11]
data[12] => scfifo_gla1:auto_generated.data[12]
data[13] => scfifo_gla1:auto_generated.data[13]
data[14] => scfifo_gla1:auto_generated.data[14]
data[15] => scfifo_gla1:auto_generated.data[15]
data[16] => scfifo_gla1:auto_generated.data[16]
data[17] => scfifo_gla1:auto_generated.data[17]
data[18] => scfifo_gla1:auto_generated.data[18]
data[19] => scfifo_gla1:auto_generated.data[19]
data[20] => scfifo_gla1:auto_generated.data[20]
data[21] => scfifo_gla1:auto_generated.data[21]
data[22] => scfifo_gla1:auto_generated.data[22]
data[23] => scfifo_gla1:auto_generated.data[23]
data[24] => scfifo_gla1:auto_generated.data[24]
data[25] => scfifo_gla1:auto_generated.data[25]
data[26] => scfifo_gla1:auto_generated.data[26]
data[27] => scfifo_gla1:auto_generated.data[27]
data[28] => scfifo_gla1:auto_generated.data[28]
data[29] => scfifo_gla1:auto_generated.data[29]
data[30] => scfifo_gla1:auto_generated.data[30]
data[31] => scfifo_gla1:auto_generated.data[31]
data[32] => scfifo_gla1:auto_generated.data[32]
data[33] => scfifo_gla1:auto_generated.data[33]
data[34] => scfifo_gla1:auto_generated.data[34]
data[35] => scfifo_gla1:auto_generated.data[35]
data[36] => scfifo_gla1:auto_generated.data[36]
data[37] => scfifo_gla1:auto_generated.data[37]
data[38] => scfifo_gla1:auto_generated.data[38]
data[39] => scfifo_gla1:auto_generated.data[39]
data[40] => scfifo_gla1:auto_generated.data[40]
data[41] => scfifo_gla1:auto_generated.data[41]
data[42] => scfifo_gla1:auto_generated.data[42]
data[43] => scfifo_gla1:auto_generated.data[43]
data[44] => scfifo_gla1:auto_generated.data[44]
data[45] => scfifo_gla1:auto_generated.data[45]
data[46] => scfifo_gla1:auto_generated.data[46]
data[47] => scfifo_gla1:auto_generated.data[47]
data[48] => scfifo_gla1:auto_generated.data[48]
data[49] => scfifo_gla1:auto_generated.data[49]
data[50] => scfifo_gla1:auto_generated.data[50]
data[51] => scfifo_gla1:auto_generated.data[51]
data[52] => scfifo_gla1:auto_generated.data[52]
data[53] => scfifo_gla1:auto_generated.data[53]
data[54] => scfifo_gla1:auto_generated.data[54]
data[55] => scfifo_gla1:auto_generated.data[55]
data[56] => scfifo_gla1:auto_generated.data[56]
data[57] => scfifo_gla1:auto_generated.data[57]
data[58] => scfifo_gla1:auto_generated.data[58]
data[59] => scfifo_gla1:auto_generated.data[59]
data[60] => scfifo_gla1:auto_generated.data[60]
data[61] => scfifo_gla1:auto_generated.data[61]
data[62] => scfifo_gla1:auto_generated.data[62]
data[63] => scfifo_gla1:auto_generated.data[63]
data[64] => scfifo_gla1:auto_generated.data[64]
data[65] => scfifo_gla1:auto_generated.data[65]
data[66] => scfifo_gla1:auto_generated.data[66]
data[67] => scfifo_gla1:auto_generated.data[67]
data[68] => scfifo_gla1:auto_generated.data[68]
data[69] => scfifo_gla1:auto_generated.data[69]
data[70] => scfifo_gla1:auto_generated.data[70]
data[71] => scfifo_gla1:auto_generated.data[71]
data[72] => scfifo_gla1:auto_generated.data[72]
data[73] => scfifo_gla1:auto_generated.data[73]
data[74] => scfifo_gla1:auto_generated.data[74]
data[75] => scfifo_gla1:auto_generated.data[75]
data[76] => scfifo_gla1:auto_generated.data[76]
data[77] => scfifo_gla1:auto_generated.data[77]
data[78] => scfifo_gla1:auto_generated.data[78]
data[79] => scfifo_gla1:auto_generated.data[79]
data[80] => scfifo_gla1:auto_generated.data[80]
data[81] => scfifo_gla1:auto_generated.data[81]
data[82] => scfifo_gla1:auto_generated.data[82]
data[83] => scfifo_gla1:auto_generated.data[83]
data[84] => scfifo_gla1:auto_generated.data[84]
data[85] => scfifo_gla1:auto_generated.data[85]
data[86] => scfifo_gla1:auto_generated.data[86]
data[87] => scfifo_gla1:auto_generated.data[87]
data[88] => scfifo_gla1:auto_generated.data[88]
data[89] => scfifo_gla1:auto_generated.data[89]
data[90] => scfifo_gla1:auto_generated.data[90]
data[91] => scfifo_gla1:auto_generated.data[91]
data[92] => scfifo_gla1:auto_generated.data[92]
data[93] => scfifo_gla1:auto_generated.data[93]
data[94] => scfifo_gla1:auto_generated.data[94]
data[95] => scfifo_gla1:auto_generated.data[95]
data[96] => scfifo_gla1:auto_generated.data[96]
data[97] => scfifo_gla1:auto_generated.data[97]
data[98] => scfifo_gla1:auto_generated.data[98]
q[0] <= scfifo_gla1:auto_generated.q[0]
q[1] <= scfifo_gla1:auto_generated.q[1]
q[2] <= scfifo_gla1:auto_generated.q[2]
q[3] <= scfifo_gla1:auto_generated.q[3]
q[4] <= scfifo_gla1:auto_generated.q[4]
q[5] <= scfifo_gla1:auto_generated.q[5]
q[6] <= scfifo_gla1:auto_generated.q[6]
q[7] <= scfifo_gla1:auto_generated.q[7]
q[8] <= scfifo_gla1:auto_generated.q[8]
q[9] <= scfifo_gla1:auto_generated.q[9]
q[10] <= scfifo_gla1:auto_generated.q[10]
q[11] <= scfifo_gla1:auto_generated.q[11]
q[12] <= scfifo_gla1:auto_generated.q[12]
q[13] <= scfifo_gla1:auto_generated.q[13]
q[14] <= scfifo_gla1:auto_generated.q[14]
q[15] <= scfifo_gla1:auto_generated.q[15]
q[16] <= scfifo_gla1:auto_generated.q[16]
q[17] <= scfifo_gla1:auto_generated.q[17]
q[18] <= scfifo_gla1:auto_generated.q[18]
q[19] <= scfifo_gla1:auto_generated.q[19]
q[20] <= scfifo_gla1:auto_generated.q[20]
q[21] <= scfifo_gla1:auto_generated.q[21]
q[22] <= scfifo_gla1:auto_generated.q[22]
q[23] <= scfifo_gla1:auto_generated.q[23]
q[24] <= scfifo_gla1:auto_generated.q[24]
q[25] <= scfifo_gla1:auto_generated.q[25]
q[26] <= scfifo_gla1:auto_generated.q[26]
q[27] <= scfifo_gla1:auto_generated.q[27]
q[28] <= scfifo_gla1:auto_generated.q[28]
q[29] <= scfifo_gla1:auto_generated.q[29]
q[30] <= scfifo_gla1:auto_generated.q[30]
q[31] <= scfifo_gla1:auto_generated.q[31]
q[32] <= scfifo_gla1:auto_generated.q[32]
q[33] <= scfifo_gla1:auto_generated.q[33]
q[34] <= scfifo_gla1:auto_generated.q[34]
q[35] <= scfifo_gla1:auto_generated.q[35]
q[36] <= scfifo_gla1:auto_generated.q[36]
q[37] <= scfifo_gla1:auto_generated.q[37]
q[38] <= scfifo_gla1:auto_generated.q[38]
q[39] <= scfifo_gla1:auto_generated.q[39]
q[40] <= scfifo_gla1:auto_generated.q[40]
q[41] <= scfifo_gla1:auto_generated.q[41]
q[42] <= scfifo_gla1:auto_generated.q[42]
q[43] <= scfifo_gla1:auto_generated.q[43]
q[44] <= scfifo_gla1:auto_generated.q[44]
q[45] <= scfifo_gla1:auto_generated.q[45]
q[46] <= scfifo_gla1:auto_generated.q[46]
q[47] <= scfifo_gla1:auto_generated.q[47]
q[48] <= scfifo_gla1:auto_generated.q[48]
q[49] <= scfifo_gla1:auto_generated.q[49]
q[50] <= scfifo_gla1:auto_generated.q[50]
q[51] <= scfifo_gla1:auto_generated.q[51]
q[52] <= scfifo_gla1:auto_generated.q[52]
q[53] <= scfifo_gla1:auto_generated.q[53]
q[54] <= scfifo_gla1:auto_generated.q[54]
q[55] <= scfifo_gla1:auto_generated.q[55]
q[56] <= scfifo_gla1:auto_generated.q[56]
q[57] <= scfifo_gla1:auto_generated.q[57]
q[58] <= scfifo_gla1:auto_generated.q[58]
q[59] <= scfifo_gla1:auto_generated.q[59]
q[60] <= scfifo_gla1:auto_generated.q[60]
q[61] <= scfifo_gla1:auto_generated.q[61]
q[62] <= scfifo_gla1:auto_generated.q[62]
q[63] <= scfifo_gla1:auto_generated.q[63]
q[64] <= scfifo_gla1:auto_generated.q[64]
q[65] <= scfifo_gla1:auto_generated.q[65]
q[66] <= scfifo_gla1:auto_generated.q[66]
q[67] <= scfifo_gla1:auto_generated.q[67]
q[68] <= scfifo_gla1:auto_generated.q[68]
q[69] <= scfifo_gla1:auto_generated.q[69]
q[70] <= scfifo_gla1:auto_generated.q[70]
q[71] <= scfifo_gla1:auto_generated.q[71]
q[72] <= scfifo_gla1:auto_generated.q[72]
q[73] <= scfifo_gla1:auto_generated.q[73]
q[74] <= scfifo_gla1:auto_generated.q[74]
q[75] <= scfifo_gla1:auto_generated.q[75]
q[76] <= scfifo_gla1:auto_generated.q[76]
q[77] <= scfifo_gla1:auto_generated.q[77]
q[78] <= scfifo_gla1:auto_generated.q[78]
q[79] <= scfifo_gla1:auto_generated.q[79]
q[80] <= scfifo_gla1:auto_generated.q[80]
q[81] <= scfifo_gla1:auto_generated.q[81]
q[82] <= scfifo_gla1:auto_generated.q[82]
q[83] <= scfifo_gla1:auto_generated.q[83]
q[84] <= scfifo_gla1:auto_generated.q[84]
q[85] <= scfifo_gla1:auto_generated.q[85]
q[86] <= scfifo_gla1:auto_generated.q[86]
q[87] <= scfifo_gla1:auto_generated.q[87]
q[88] <= scfifo_gla1:auto_generated.q[88]
q[89] <= scfifo_gla1:auto_generated.q[89]
q[90] <= scfifo_gla1:auto_generated.q[90]
q[91] <= scfifo_gla1:auto_generated.q[91]
q[92] <= scfifo_gla1:auto_generated.q[92]
q[93] <= scfifo_gla1:auto_generated.q[93]
q[94] <= scfifo_gla1:auto_generated.q[94]
q[95] <= scfifo_gla1:auto_generated.q[95]
q[96] <= scfifo_gla1:auto_generated.q[96]
q[97] <= scfifo_gla1:auto_generated.q[97]
q[98] <= scfifo_gla1:auto_generated.q[98]
wrreq => scfifo_gla1:auto_generated.wrreq
rdreq => scfifo_gla1:auto_generated.rdreq
clock => scfifo_gla1:auto_generated.clock
aclr => scfifo_gla1:auto_generated.aclr
sclr => scfifo_gla1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_gla1:auto_generated.empty
full <= scfifo_gla1:auto_generated.full
almost_full <= scfifo_gla1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated
aclr => a_dpfifo_ef71:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_ef71:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_ef71:dpfifo.data[0]
data[1] => a_dpfifo_ef71:dpfifo.data[1]
data[2] => a_dpfifo_ef71:dpfifo.data[2]
data[3] => a_dpfifo_ef71:dpfifo.data[3]
data[4] => a_dpfifo_ef71:dpfifo.data[4]
data[5] => a_dpfifo_ef71:dpfifo.data[5]
data[6] => a_dpfifo_ef71:dpfifo.data[6]
data[7] => a_dpfifo_ef71:dpfifo.data[7]
data[8] => a_dpfifo_ef71:dpfifo.data[8]
data[9] => a_dpfifo_ef71:dpfifo.data[9]
data[10] => a_dpfifo_ef71:dpfifo.data[10]
data[11] => a_dpfifo_ef71:dpfifo.data[11]
data[12] => a_dpfifo_ef71:dpfifo.data[12]
data[13] => a_dpfifo_ef71:dpfifo.data[13]
data[14] => a_dpfifo_ef71:dpfifo.data[14]
data[15] => a_dpfifo_ef71:dpfifo.data[15]
data[16] => a_dpfifo_ef71:dpfifo.data[16]
data[17] => a_dpfifo_ef71:dpfifo.data[17]
data[18] => a_dpfifo_ef71:dpfifo.data[18]
data[19] => a_dpfifo_ef71:dpfifo.data[19]
data[20] => a_dpfifo_ef71:dpfifo.data[20]
data[21] => a_dpfifo_ef71:dpfifo.data[21]
data[22] => a_dpfifo_ef71:dpfifo.data[22]
data[23] => a_dpfifo_ef71:dpfifo.data[23]
data[24] => a_dpfifo_ef71:dpfifo.data[24]
data[25] => a_dpfifo_ef71:dpfifo.data[25]
data[26] => a_dpfifo_ef71:dpfifo.data[26]
data[27] => a_dpfifo_ef71:dpfifo.data[27]
data[28] => a_dpfifo_ef71:dpfifo.data[28]
data[29] => a_dpfifo_ef71:dpfifo.data[29]
data[30] => a_dpfifo_ef71:dpfifo.data[30]
data[31] => a_dpfifo_ef71:dpfifo.data[31]
data[32] => a_dpfifo_ef71:dpfifo.data[32]
data[33] => a_dpfifo_ef71:dpfifo.data[33]
data[34] => a_dpfifo_ef71:dpfifo.data[34]
data[35] => a_dpfifo_ef71:dpfifo.data[35]
data[36] => a_dpfifo_ef71:dpfifo.data[36]
data[37] => a_dpfifo_ef71:dpfifo.data[37]
data[38] => a_dpfifo_ef71:dpfifo.data[38]
data[39] => a_dpfifo_ef71:dpfifo.data[39]
data[40] => a_dpfifo_ef71:dpfifo.data[40]
data[41] => a_dpfifo_ef71:dpfifo.data[41]
data[42] => a_dpfifo_ef71:dpfifo.data[42]
data[43] => a_dpfifo_ef71:dpfifo.data[43]
data[44] => a_dpfifo_ef71:dpfifo.data[44]
data[45] => a_dpfifo_ef71:dpfifo.data[45]
data[46] => a_dpfifo_ef71:dpfifo.data[46]
data[47] => a_dpfifo_ef71:dpfifo.data[47]
data[48] => a_dpfifo_ef71:dpfifo.data[48]
data[49] => a_dpfifo_ef71:dpfifo.data[49]
data[50] => a_dpfifo_ef71:dpfifo.data[50]
data[51] => a_dpfifo_ef71:dpfifo.data[51]
data[52] => a_dpfifo_ef71:dpfifo.data[52]
data[53] => a_dpfifo_ef71:dpfifo.data[53]
data[54] => a_dpfifo_ef71:dpfifo.data[54]
data[55] => a_dpfifo_ef71:dpfifo.data[55]
data[56] => a_dpfifo_ef71:dpfifo.data[56]
data[57] => a_dpfifo_ef71:dpfifo.data[57]
data[58] => a_dpfifo_ef71:dpfifo.data[58]
data[59] => a_dpfifo_ef71:dpfifo.data[59]
data[60] => a_dpfifo_ef71:dpfifo.data[60]
data[61] => a_dpfifo_ef71:dpfifo.data[61]
data[62] => a_dpfifo_ef71:dpfifo.data[62]
data[63] => a_dpfifo_ef71:dpfifo.data[63]
data[64] => a_dpfifo_ef71:dpfifo.data[64]
data[65] => a_dpfifo_ef71:dpfifo.data[65]
data[66] => a_dpfifo_ef71:dpfifo.data[66]
data[67] => a_dpfifo_ef71:dpfifo.data[67]
data[68] => a_dpfifo_ef71:dpfifo.data[68]
data[69] => a_dpfifo_ef71:dpfifo.data[69]
data[70] => a_dpfifo_ef71:dpfifo.data[70]
data[71] => a_dpfifo_ef71:dpfifo.data[71]
data[72] => a_dpfifo_ef71:dpfifo.data[72]
data[73] => a_dpfifo_ef71:dpfifo.data[73]
data[74] => a_dpfifo_ef71:dpfifo.data[74]
data[75] => a_dpfifo_ef71:dpfifo.data[75]
data[76] => a_dpfifo_ef71:dpfifo.data[76]
data[77] => a_dpfifo_ef71:dpfifo.data[77]
data[78] => a_dpfifo_ef71:dpfifo.data[78]
data[79] => a_dpfifo_ef71:dpfifo.data[79]
data[80] => a_dpfifo_ef71:dpfifo.data[80]
data[81] => a_dpfifo_ef71:dpfifo.data[81]
data[82] => a_dpfifo_ef71:dpfifo.data[82]
data[83] => a_dpfifo_ef71:dpfifo.data[83]
data[84] => a_dpfifo_ef71:dpfifo.data[84]
data[85] => a_dpfifo_ef71:dpfifo.data[85]
data[86] => a_dpfifo_ef71:dpfifo.data[86]
data[87] => a_dpfifo_ef71:dpfifo.data[87]
data[88] => a_dpfifo_ef71:dpfifo.data[88]
data[89] => a_dpfifo_ef71:dpfifo.data[89]
data[90] => a_dpfifo_ef71:dpfifo.data[90]
data[91] => a_dpfifo_ef71:dpfifo.data[91]
data[92] => a_dpfifo_ef71:dpfifo.data[92]
data[93] => a_dpfifo_ef71:dpfifo.data[93]
data[94] => a_dpfifo_ef71:dpfifo.data[94]
data[95] => a_dpfifo_ef71:dpfifo.data[95]
data[96] => a_dpfifo_ef71:dpfifo.data[96]
data[97] => a_dpfifo_ef71:dpfifo.data[97]
data[98] => a_dpfifo_ef71:dpfifo.data[98]
empty <= a_dpfifo_ef71:dpfifo.empty
full <= a_dpfifo_ef71:dpfifo.full
q[0] <= a_dpfifo_ef71:dpfifo.q[0]
q[1] <= a_dpfifo_ef71:dpfifo.q[1]
q[2] <= a_dpfifo_ef71:dpfifo.q[2]
q[3] <= a_dpfifo_ef71:dpfifo.q[3]
q[4] <= a_dpfifo_ef71:dpfifo.q[4]
q[5] <= a_dpfifo_ef71:dpfifo.q[5]
q[6] <= a_dpfifo_ef71:dpfifo.q[6]
q[7] <= a_dpfifo_ef71:dpfifo.q[7]
q[8] <= a_dpfifo_ef71:dpfifo.q[8]
q[9] <= a_dpfifo_ef71:dpfifo.q[9]
q[10] <= a_dpfifo_ef71:dpfifo.q[10]
q[11] <= a_dpfifo_ef71:dpfifo.q[11]
q[12] <= a_dpfifo_ef71:dpfifo.q[12]
q[13] <= a_dpfifo_ef71:dpfifo.q[13]
q[14] <= a_dpfifo_ef71:dpfifo.q[14]
q[15] <= a_dpfifo_ef71:dpfifo.q[15]
q[16] <= a_dpfifo_ef71:dpfifo.q[16]
q[17] <= a_dpfifo_ef71:dpfifo.q[17]
q[18] <= a_dpfifo_ef71:dpfifo.q[18]
q[19] <= a_dpfifo_ef71:dpfifo.q[19]
q[20] <= a_dpfifo_ef71:dpfifo.q[20]
q[21] <= a_dpfifo_ef71:dpfifo.q[21]
q[22] <= a_dpfifo_ef71:dpfifo.q[22]
q[23] <= a_dpfifo_ef71:dpfifo.q[23]
q[24] <= a_dpfifo_ef71:dpfifo.q[24]
q[25] <= a_dpfifo_ef71:dpfifo.q[25]
q[26] <= a_dpfifo_ef71:dpfifo.q[26]
q[27] <= a_dpfifo_ef71:dpfifo.q[27]
q[28] <= a_dpfifo_ef71:dpfifo.q[28]
q[29] <= a_dpfifo_ef71:dpfifo.q[29]
q[30] <= a_dpfifo_ef71:dpfifo.q[30]
q[31] <= a_dpfifo_ef71:dpfifo.q[31]
q[32] <= a_dpfifo_ef71:dpfifo.q[32]
q[33] <= a_dpfifo_ef71:dpfifo.q[33]
q[34] <= a_dpfifo_ef71:dpfifo.q[34]
q[35] <= a_dpfifo_ef71:dpfifo.q[35]
q[36] <= a_dpfifo_ef71:dpfifo.q[36]
q[37] <= a_dpfifo_ef71:dpfifo.q[37]
q[38] <= a_dpfifo_ef71:dpfifo.q[38]
q[39] <= a_dpfifo_ef71:dpfifo.q[39]
q[40] <= a_dpfifo_ef71:dpfifo.q[40]
q[41] <= a_dpfifo_ef71:dpfifo.q[41]
q[42] <= a_dpfifo_ef71:dpfifo.q[42]
q[43] <= a_dpfifo_ef71:dpfifo.q[43]
q[44] <= a_dpfifo_ef71:dpfifo.q[44]
q[45] <= a_dpfifo_ef71:dpfifo.q[45]
q[46] <= a_dpfifo_ef71:dpfifo.q[46]
q[47] <= a_dpfifo_ef71:dpfifo.q[47]
q[48] <= a_dpfifo_ef71:dpfifo.q[48]
q[49] <= a_dpfifo_ef71:dpfifo.q[49]
q[50] <= a_dpfifo_ef71:dpfifo.q[50]
q[51] <= a_dpfifo_ef71:dpfifo.q[51]
q[52] <= a_dpfifo_ef71:dpfifo.q[52]
q[53] <= a_dpfifo_ef71:dpfifo.q[53]
q[54] <= a_dpfifo_ef71:dpfifo.q[54]
q[55] <= a_dpfifo_ef71:dpfifo.q[55]
q[56] <= a_dpfifo_ef71:dpfifo.q[56]
q[57] <= a_dpfifo_ef71:dpfifo.q[57]
q[58] <= a_dpfifo_ef71:dpfifo.q[58]
q[59] <= a_dpfifo_ef71:dpfifo.q[59]
q[60] <= a_dpfifo_ef71:dpfifo.q[60]
q[61] <= a_dpfifo_ef71:dpfifo.q[61]
q[62] <= a_dpfifo_ef71:dpfifo.q[62]
q[63] <= a_dpfifo_ef71:dpfifo.q[63]
q[64] <= a_dpfifo_ef71:dpfifo.q[64]
q[65] <= a_dpfifo_ef71:dpfifo.q[65]
q[66] <= a_dpfifo_ef71:dpfifo.q[66]
q[67] <= a_dpfifo_ef71:dpfifo.q[67]
q[68] <= a_dpfifo_ef71:dpfifo.q[68]
q[69] <= a_dpfifo_ef71:dpfifo.q[69]
q[70] <= a_dpfifo_ef71:dpfifo.q[70]
q[71] <= a_dpfifo_ef71:dpfifo.q[71]
q[72] <= a_dpfifo_ef71:dpfifo.q[72]
q[73] <= a_dpfifo_ef71:dpfifo.q[73]
q[74] <= a_dpfifo_ef71:dpfifo.q[74]
q[75] <= a_dpfifo_ef71:dpfifo.q[75]
q[76] <= a_dpfifo_ef71:dpfifo.q[76]
q[77] <= a_dpfifo_ef71:dpfifo.q[77]
q[78] <= a_dpfifo_ef71:dpfifo.q[78]
q[79] <= a_dpfifo_ef71:dpfifo.q[79]
q[80] <= a_dpfifo_ef71:dpfifo.q[80]
q[81] <= a_dpfifo_ef71:dpfifo.q[81]
q[82] <= a_dpfifo_ef71:dpfifo.q[82]
q[83] <= a_dpfifo_ef71:dpfifo.q[83]
q[84] <= a_dpfifo_ef71:dpfifo.q[84]
q[85] <= a_dpfifo_ef71:dpfifo.q[85]
q[86] <= a_dpfifo_ef71:dpfifo.q[86]
q[87] <= a_dpfifo_ef71:dpfifo.q[87]
q[88] <= a_dpfifo_ef71:dpfifo.q[88]
q[89] <= a_dpfifo_ef71:dpfifo.q[89]
q[90] <= a_dpfifo_ef71:dpfifo.q[90]
q[91] <= a_dpfifo_ef71:dpfifo.q[91]
q[92] <= a_dpfifo_ef71:dpfifo.q[92]
q[93] <= a_dpfifo_ef71:dpfifo.q[93]
q[94] <= a_dpfifo_ef71:dpfifo.q[94]
q[95] <= a_dpfifo_ef71:dpfifo.q[95]
q[96] <= a_dpfifo_ef71:dpfifo.q[96]
q[97] <= a_dpfifo_ef71:dpfifo.q[97]
q[98] <= a_dpfifo_ef71:dpfifo.q[98]
rdreq => a_dpfifo_ef71:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_ef71:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_ef71:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_3uh1:FIFOram.clock0
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_3uh1:FIFOram.data_a[0]
data[1] => altsyncram_3uh1:FIFOram.data_a[1]
data[2] => altsyncram_3uh1:FIFOram.data_a[2]
data[3] => altsyncram_3uh1:FIFOram.data_a[3]
data[4] => altsyncram_3uh1:FIFOram.data_a[4]
data[5] => altsyncram_3uh1:FIFOram.data_a[5]
data[6] => altsyncram_3uh1:FIFOram.data_a[6]
data[7] => altsyncram_3uh1:FIFOram.data_a[7]
data[8] => altsyncram_3uh1:FIFOram.data_a[8]
data[9] => altsyncram_3uh1:FIFOram.data_a[9]
data[10] => altsyncram_3uh1:FIFOram.data_a[10]
data[11] => altsyncram_3uh1:FIFOram.data_a[11]
data[12] => altsyncram_3uh1:FIFOram.data_a[12]
data[13] => altsyncram_3uh1:FIFOram.data_a[13]
data[14] => altsyncram_3uh1:FIFOram.data_a[14]
data[15] => altsyncram_3uh1:FIFOram.data_a[15]
data[16] => altsyncram_3uh1:FIFOram.data_a[16]
data[17] => altsyncram_3uh1:FIFOram.data_a[17]
data[18] => altsyncram_3uh1:FIFOram.data_a[18]
data[19] => altsyncram_3uh1:FIFOram.data_a[19]
data[20] => altsyncram_3uh1:FIFOram.data_a[20]
data[21] => altsyncram_3uh1:FIFOram.data_a[21]
data[22] => altsyncram_3uh1:FIFOram.data_a[22]
data[23] => altsyncram_3uh1:FIFOram.data_a[23]
data[24] => altsyncram_3uh1:FIFOram.data_a[24]
data[25] => altsyncram_3uh1:FIFOram.data_a[25]
data[26] => altsyncram_3uh1:FIFOram.data_a[26]
data[27] => altsyncram_3uh1:FIFOram.data_a[27]
data[28] => altsyncram_3uh1:FIFOram.data_a[28]
data[29] => altsyncram_3uh1:FIFOram.data_a[29]
data[30] => altsyncram_3uh1:FIFOram.data_a[30]
data[31] => altsyncram_3uh1:FIFOram.data_a[31]
data[32] => altsyncram_3uh1:FIFOram.data_a[32]
data[33] => altsyncram_3uh1:FIFOram.data_a[33]
data[34] => altsyncram_3uh1:FIFOram.data_a[34]
data[35] => altsyncram_3uh1:FIFOram.data_a[35]
data[36] => altsyncram_3uh1:FIFOram.data_a[36]
data[37] => altsyncram_3uh1:FIFOram.data_a[37]
data[38] => altsyncram_3uh1:FIFOram.data_a[38]
data[39] => altsyncram_3uh1:FIFOram.data_a[39]
data[40] => altsyncram_3uh1:FIFOram.data_a[40]
data[41] => altsyncram_3uh1:FIFOram.data_a[41]
data[42] => altsyncram_3uh1:FIFOram.data_a[42]
data[43] => altsyncram_3uh1:FIFOram.data_a[43]
data[44] => altsyncram_3uh1:FIFOram.data_a[44]
data[45] => altsyncram_3uh1:FIFOram.data_a[45]
data[46] => altsyncram_3uh1:FIFOram.data_a[46]
data[47] => altsyncram_3uh1:FIFOram.data_a[47]
data[48] => altsyncram_3uh1:FIFOram.data_a[48]
data[49] => altsyncram_3uh1:FIFOram.data_a[49]
data[50] => altsyncram_3uh1:FIFOram.data_a[50]
data[51] => altsyncram_3uh1:FIFOram.data_a[51]
data[52] => altsyncram_3uh1:FIFOram.data_a[52]
data[53] => altsyncram_3uh1:FIFOram.data_a[53]
data[54] => altsyncram_3uh1:FIFOram.data_a[54]
data[55] => altsyncram_3uh1:FIFOram.data_a[55]
data[56] => altsyncram_3uh1:FIFOram.data_a[56]
data[57] => altsyncram_3uh1:FIFOram.data_a[57]
data[58] => altsyncram_3uh1:FIFOram.data_a[58]
data[59] => altsyncram_3uh1:FIFOram.data_a[59]
data[60] => altsyncram_3uh1:FIFOram.data_a[60]
data[61] => altsyncram_3uh1:FIFOram.data_a[61]
data[62] => altsyncram_3uh1:FIFOram.data_a[62]
data[63] => altsyncram_3uh1:FIFOram.data_a[63]
data[64] => altsyncram_3uh1:FIFOram.data_a[64]
data[65] => altsyncram_3uh1:FIFOram.data_a[65]
data[66] => altsyncram_3uh1:FIFOram.data_a[66]
data[67] => altsyncram_3uh1:FIFOram.data_a[67]
data[68] => altsyncram_3uh1:FIFOram.data_a[68]
data[69] => altsyncram_3uh1:FIFOram.data_a[69]
data[70] => altsyncram_3uh1:FIFOram.data_a[70]
data[71] => altsyncram_3uh1:FIFOram.data_a[71]
data[72] => altsyncram_3uh1:FIFOram.data_a[72]
data[73] => altsyncram_3uh1:FIFOram.data_a[73]
data[74] => altsyncram_3uh1:FIFOram.data_a[74]
data[75] => altsyncram_3uh1:FIFOram.data_a[75]
data[76] => altsyncram_3uh1:FIFOram.data_a[76]
data[77] => altsyncram_3uh1:FIFOram.data_a[77]
data[78] => altsyncram_3uh1:FIFOram.data_a[78]
data[79] => altsyncram_3uh1:FIFOram.data_a[79]
data[80] => altsyncram_3uh1:FIFOram.data_a[80]
data[81] => altsyncram_3uh1:FIFOram.data_a[81]
data[82] => altsyncram_3uh1:FIFOram.data_a[82]
data[83] => altsyncram_3uh1:FIFOram.data_a[83]
data[84] => altsyncram_3uh1:FIFOram.data_a[84]
data[85] => altsyncram_3uh1:FIFOram.data_a[85]
data[86] => altsyncram_3uh1:FIFOram.data_a[86]
data[87] => altsyncram_3uh1:FIFOram.data_a[87]
data[88] => altsyncram_3uh1:FIFOram.data_a[88]
data[89] => altsyncram_3uh1:FIFOram.data_a[89]
data[90] => altsyncram_3uh1:FIFOram.data_a[90]
data[91] => altsyncram_3uh1:FIFOram.data_a[91]
data[92] => altsyncram_3uh1:FIFOram.data_a[92]
data[93] => altsyncram_3uh1:FIFOram.data_a[93]
data[94] => altsyncram_3uh1:FIFOram.data_a[94]
data[95] => altsyncram_3uh1:FIFOram.data_a[95]
data[96] => altsyncram_3uh1:FIFOram.data_a[96]
data[97] => altsyncram_3uh1:FIFOram.data_a[97]
data[98] => altsyncram_3uh1:FIFOram.data_a[98]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_3uh1:FIFOram.q_b[0]
q[1] <= altsyncram_3uh1:FIFOram.q_b[1]
q[2] <= altsyncram_3uh1:FIFOram.q_b[2]
q[3] <= altsyncram_3uh1:FIFOram.q_b[3]
q[4] <= altsyncram_3uh1:FIFOram.q_b[4]
q[5] <= altsyncram_3uh1:FIFOram.q_b[5]
q[6] <= altsyncram_3uh1:FIFOram.q_b[6]
q[7] <= altsyncram_3uh1:FIFOram.q_b[7]
q[8] <= altsyncram_3uh1:FIFOram.q_b[8]
q[9] <= altsyncram_3uh1:FIFOram.q_b[9]
q[10] <= altsyncram_3uh1:FIFOram.q_b[10]
q[11] <= altsyncram_3uh1:FIFOram.q_b[11]
q[12] <= altsyncram_3uh1:FIFOram.q_b[12]
q[13] <= altsyncram_3uh1:FIFOram.q_b[13]
q[14] <= altsyncram_3uh1:FIFOram.q_b[14]
q[15] <= altsyncram_3uh1:FIFOram.q_b[15]
q[16] <= altsyncram_3uh1:FIFOram.q_b[16]
q[17] <= altsyncram_3uh1:FIFOram.q_b[17]
q[18] <= altsyncram_3uh1:FIFOram.q_b[18]
q[19] <= altsyncram_3uh1:FIFOram.q_b[19]
q[20] <= altsyncram_3uh1:FIFOram.q_b[20]
q[21] <= altsyncram_3uh1:FIFOram.q_b[21]
q[22] <= altsyncram_3uh1:FIFOram.q_b[22]
q[23] <= altsyncram_3uh1:FIFOram.q_b[23]
q[24] <= altsyncram_3uh1:FIFOram.q_b[24]
q[25] <= altsyncram_3uh1:FIFOram.q_b[25]
q[26] <= altsyncram_3uh1:FIFOram.q_b[26]
q[27] <= altsyncram_3uh1:FIFOram.q_b[27]
q[28] <= altsyncram_3uh1:FIFOram.q_b[28]
q[29] <= altsyncram_3uh1:FIFOram.q_b[29]
q[30] <= altsyncram_3uh1:FIFOram.q_b[30]
q[31] <= altsyncram_3uh1:FIFOram.q_b[31]
q[32] <= altsyncram_3uh1:FIFOram.q_b[32]
q[33] <= altsyncram_3uh1:FIFOram.q_b[33]
q[34] <= altsyncram_3uh1:FIFOram.q_b[34]
q[35] <= altsyncram_3uh1:FIFOram.q_b[35]
q[36] <= altsyncram_3uh1:FIFOram.q_b[36]
q[37] <= altsyncram_3uh1:FIFOram.q_b[37]
q[38] <= altsyncram_3uh1:FIFOram.q_b[38]
q[39] <= altsyncram_3uh1:FIFOram.q_b[39]
q[40] <= altsyncram_3uh1:FIFOram.q_b[40]
q[41] <= altsyncram_3uh1:FIFOram.q_b[41]
q[42] <= altsyncram_3uh1:FIFOram.q_b[42]
q[43] <= altsyncram_3uh1:FIFOram.q_b[43]
q[44] <= altsyncram_3uh1:FIFOram.q_b[44]
q[45] <= altsyncram_3uh1:FIFOram.q_b[45]
q[46] <= altsyncram_3uh1:FIFOram.q_b[46]
q[47] <= altsyncram_3uh1:FIFOram.q_b[47]
q[48] <= altsyncram_3uh1:FIFOram.q_b[48]
q[49] <= altsyncram_3uh1:FIFOram.q_b[49]
q[50] <= altsyncram_3uh1:FIFOram.q_b[50]
q[51] <= altsyncram_3uh1:FIFOram.q_b[51]
q[52] <= altsyncram_3uh1:FIFOram.q_b[52]
q[53] <= altsyncram_3uh1:FIFOram.q_b[53]
q[54] <= altsyncram_3uh1:FIFOram.q_b[54]
q[55] <= altsyncram_3uh1:FIFOram.q_b[55]
q[56] <= altsyncram_3uh1:FIFOram.q_b[56]
q[57] <= altsyncram_3uh1:FIFOram.q_b[57]
q[58] <= altsyncram_3uh1:FIFOram.q_b[58]
q[59] <= altsyncram_3uh1:FIFOram.q_b[59]
q[60] <= altsyncram_3uh1:FIFOram.q_b[60]
q[61] <= altsyncram_3uh1:FIFOram.q_b[61]
q[62] <= altsyncram_3uh1:FIFOram.q_b[62]
q[63] <= altsyncram_3uh1:FIFOram.q_b[63]
q[64] <= altsyncram_3uh1:FIFOram.q_b[64]
q[65] <= altsyncram_3uh1:FIFOram.q_b[65]
q[66] <= altsyncram_3uh1:FIFOram.q_b[66]
q[67] <= altsyncram_3uh1:FIFOram.q_b[67]
q[68] <= altsyncram_3uh1:FIFOram.q_b[68]
q[69] <= altsyncram_3uh1:FIFOram.q_b[69]
q[70] <= altsyncram_3uh1:FIFOram.q_b[70]
q[71] <= altsyncram_3uh1:FIFOram.q_b[71]
q[72] <= altsyncram_3uh1:FIFOram.q_b[72]
q[73] <= altsyncram_3uh1:FIFOram.q_b[73]
q[74] <= altsyncram_3uh1:FIFOram.q_b[74]
q[75] <= altsyncram_3uh1:FIFOram.q_b[75]
q[76] <= altsyncram_3uh1:FIFOram.q_b[76]
q[77] <= altsyncram_3uh1:FIFOram.q_b[77]
q[78] <= altsyncram_3uh1:FIFOram.q_b[78]
q[79] <= altsyncram_3uh1:FIFOram.q_b[79]
q[80] <= altsyncram_3uh1:FIFOram.q_b[80]
q[81] <= altsyncram_3uh1:FIFOram.q_b[81]
q[82] <= altsyncram_3uh1:FIFOram.q_b[82]
q[83] <= altsyncram_3uh1:FIFOram.q_b[83]
q[84] <= altsyncram_3uh1:FIFOram.q_b[84]
q[85] <= altsyncram_3uh1:FIFOram.q_b[85]
q[86] <= altsyncram_3uh1:FIFOram.q_b[86]
q[87] <= altsyncram_3uh1:FIFOram.q_b[87]
q[88] <= altsyncram_3uh1:FIFOram.q_b[88]
q[89] <= altsyncram_3uh1:FIFOram.q_b[89]
q[90] <= altsyncram_3uh1:FIFOram.q_b[90]
q[91] <= altsyncram_3uh1:FIFOram.q_b[91]
q[92] <= altsyncram_3uh1:FIFOram.q_b[92]
q[93] <= altsyncram_3uh1:FIFOram.q_b[93]
q[94] <= altsyncram_3uh1:FIFOram.q_b[94]
q[95] <= altsyncram_3uh1:FIFOram.q_b[95]
q[96] <= altsyncram_3uh1:FIFOram.q_b[96]
q[97] <= altsyncram_3uh1:FIFOram.q_b[97]
q[98] <= altsyncram_3uh1:FIFOram.q_b[98]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_3uh1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|altsyncram_3uh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cmpr_2l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_gla1:auto_generated|a_dpfifo_ef71:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo
clk => clk.IN1
reset_n => data_in_reg[0].OUTPUTSELECT
reset_n => data_in_reg[1].OUTPUTSELECT
reset_n => data_in_reg[2].OUTPUTSELECT
reset_n => data_in_reg[3].OUTPUTSELECT
reset_n => data_in_reg[4].OUTPUTSELECT
reset_n => data_in_reg[5].OUTPUTSELECT
reset_n => data_in_reg[6].OUTPUTSELECT
reset_n => data_in_reg[7].OUTPUTSELECT
reset_n => write_req_reg.ACLR
reset_n => _.IN1
write_req => write_req_reg.DATAIN
read_req => read_req.IN1
data_in[0] => data_in_reg[0].DATAA
data_in[1] => data_in_reg[1].DATAA
data_in[2] => data_in_reg[2].DATAA
data_in[3] => data_in_reg[3].DATAA
data_in[4] => data_in_reg[4].DATAA
data_in[5] => data_in_reg[5].DATAA
data_in[6] => data_in_reg[6].DATAA
data_in[7] => data_in_reg[7].DATAA
data_out[0] <= scfifo:scfifo_inst.q
data_out[1] <= scfifo:scfifo_inst.q
data_out[2] <= scfifo:scfifo_inst.q
data_out[3] <= scfifo:scfifo_inst.q
data_out[4] <= scfifo:scfifo_inst.q
data_out[5] <= scfifo:scfifo_inst.q
data_out[6] <= scfifo:scfifo_inst.q
data_out[7] <= scfifo:scfifo_inst.q
full <= scfifo:scfifo_inst.almost_full
empty <= scfifo:scfifo_inst.empty


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst
data[0] => scfifo_mja1:auto_generated.data[0]
data[1] => scfifo_mja1:auto_generated.data[1]
data[2] => scfifo_mja1:auto_generated.data[2]
data[3] => scfifo_mja1:auto_generated.data[3]
data[4] => scfifo_mja1:auto_generated.data[4]
data[5] => scfifo_mja1:auto_generated.data[5]
data[6] => scfifo_mja1:auto_generated.data[6]
data[7] => scfifo_mja1:auto_generated.data[7]
q[0] <= scfifo_mja1:auto_generated.q[0]
q[1] <= scfifo_mja1:auto_generated.q[1]
q[2] <= scfifo_mja1:auto_generated.q[2]
q[3] <= scfifo_mja1:auto_generated.q[3]
q[4] <= scfifo_mja1:auto_generated.q[4]
q[5] <= scfifo_mja1:auto_generated.q[5]
q[6] <= scfifo_mja1:auto_generated.q[6]
q[7] <= scfifo_mja1:auto_generated.q[7]
wrreq => scfifo_mja1:auto_generated.wrreq
rdreq => scfifo_mja1:auto_generated.rdreq
clock => scfifo_mja1:auto_generated.clock
aclr => scfifo_mja1:auto_generated.aclr
sclr => scfifo_mja1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_mja1:auto_generated.empty
full <= scfifo_mja1:auto_generated.full
almost_full <= scfifo_mja1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated
aclr => a_dpfifo_kd71:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_kd71:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_kd71:dpfifo.data[0]
data[1] => a_dpfifo_kd71:dpfifo.data[1]
data[2] => a_dpfifo_kd71:dpfifo.data[2]
data[3] => a_dpfifo_kd71:dpfifo.data[3]
data[4] => a_dpfifo_kd71:dpfifo.data[4]
data[5] => a_dpfifo_kd71:dpfifo.data[5]
data[6] => a_dpfifo_kd71:dpfifo.data[6]
data[7] => a_dpfifo_kd71:dpfifo.data[7]
empty <= a_dpfifo_kd71:dpfifo.empty
full <= a_dpfifo_kd71:dpfifo.full
q[0] <= a_dpfifo_kd71:dpfifo.q[0]
q[1] <= a_dpfifo_kd71:dpfifo.q[1]
q[2] <= a_dpfifo_kd71:dpfifo.q[2]
q[3] <= a_dpfifo_kd71:dpfifo.q[3]
q[4] <= a_dpfifo_kd71:dpfifo.q[4]
q[5] <= a_dpfifo_kd71:dpfifo.q[5]
q[6] <= a_dpfifo_kd71:dpfifo.q[6]
q[7] <= a_dpfifo_kd71:dpfifo.q[7]
rdreq => a_dpfifo_kd71:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_kd71:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_kd71:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_fgb:rd_ptr_msb.aclr
aclr => cntr_sg7:usedw_counter.aclr
aclr => cntr_ggb:wr_ptr.aclr
clock => altsyncram_fqh1:FIFOram.clock0
clock => cntr_fgb:rd_ptr_msb.clock
clock => cntr_sg7:usedw_counter.clock
clock => cntr_ggb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fqh1:FIFOram.data_a[0]
data[1] => altsyncram_fqh1:FIFOram.data_a[1]
data[2] => altsyncram_fqh1:FIFOram.data_a[2]
data[3] => altsyncram_fqh1:FIFOram.data_a[3]
data[4] => altsyncram_fqh1:FIFOram.data_a[4]
data[5] => altsyncram_fqh1:FIFOram.data_a[5]
data[6] => altsyncram_fqh1:FIFOram.data_a[6]
data[7] => altsyncram_fqh1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fqh1:FIFOram.q_b[0]
q[1] <= altsyncram_fqh1:FIFOram.q_b[1]
q[2] <= altsyncram_fqh1:FIFOram.q_b[2]
q[3] <= altsyncram_fqh1:FIFOram.q_b[3]
q[4] <= altsyncram_fqh1:FIFOram.q_b[4]
q[5] <= altsyncram_fqh1:FIFOram.q_b[5]
q[6] <= altsyncram_fqh1:FIFOram.q_b[6]
q[7] <= altsyncram_fqh1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_fgb:rd_ptr_msb.sclr
sclr => cntr_sg7:usedw_counter.sclr
sclr => cntr_ggb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_sg7:usedw_counter.q[0]
usedw[1] <= cntr_sg7:usedw_counter.q[1]
usedw[2] <= cntr_sg7:usedw_counter.q[2]
wreq => altsyncram_fqh1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_sg7:usedw_counter.updown
wreq => cntr_ggb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|altsyncram_fqh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cmpr_2l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cmpr_2l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cntr_fgb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cntr_sg7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:be_fifo_gen.avalon_traffic_be_fifo|scfifo:scfifo_inst|scfifo_mja1:auto_generated|a_dpfifo_kd71:dpfifo|cntr_ggb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst
clk => clk.IN1
reset_n => reset_n.IN1
enable => always0.IN1
enable => comb.IN1
enable => comb.IN0
wdata_req => wdata_req_reg.DATAIN
wdata[0] => wdata_reg[0].DATAIN
wdata[1] => wdata_reg[1].DATAIN
wdata[2] => wdata_reg[2].DATAIN
wdata[3] => wdata_reg[3].DATAIN
wdata[4] => wdata_reg[4].DATAIN
wdata[5] => wdata_reg[5].DATAIN
wdata[6] => wdata_reg[6].DATAIN
wdata[7] => wdata_reg[7].DATAIN
wdata[8] => wdata_reg[8].DATAIN
wdata[9] => wdata_reg[9].DATAIN
wdata[10] => wdata_reg[10].DATAIN
wdata[11] => wdata_reg[11].DATAIN
wdata[12] => wdata_reg[12].DATAIN
wdata[13] => wdata_reg[13].DATAIN
wdata[14] => wdata_reg[14].DATAIN
wdata[15] => wdata_reg[15].DATAIN
wdata[16] => wdata_reg[16].DATAIN
wdata[17] => wdata_reg[17].DATAIN
wdata[18] => wdata_reg[18].DATAIN
wdata[19] => wdata_reg[19].DATAIN
wdata[20] => wdata_reg[20].DATAIN
wdata[21] => wdata_reg[21].DATAIN
wdata[22] => wdata_reg[22].DATAIN
wdata[23] => wdata_reg[23].DATAIN
wdata[24] => wdata_reg[24].DATAIN
wdata[25] => wdata_reg[25].DATAIN
wdata[26] => wdata_reg[26].DATAIN
wdata[27] => wdata_reg[27].DATAIN
wdata[28] => wdata_reg[28].DATAIN
wdata[29] => wdata_reg[29].DATAIN
wdata[30] => wdata_reg[30].DATAIN
wdata[31] => wdata_reg[31].DATAIN
wdata[32] => wdata_reg[32].DATAIN
wdata[33] => wdata_reg[33].DATAIN
wdata[34] => wdata_reg[34].DATAIN
wdata[35] => wdata_reg[35].DATAIN
wdata[36] => wdata_reg[36].DATAIN
wdata[37] => wdata_reg[37].DATAIN
wdata[38] => wdata_reg[38].DATAIN
wdata[39] => wdata_reg[39].DATAIN
wdata[40] => wdata_reg[40].DATAIN
wdata[41] => wdata_reg[41].DATAIN
wdata[42] => wdata_reg[42].DATAIN
wdata[43] => wdata_reg[43].DATAIN
wdata[44] => wdata_reg[44].DATAIN
wdata[45] => wdata_reg[45].DATAIN
wdata[46] => wdata_reg[46].DATAIN
wdata[47] => wdata_reg[47].DATAIN
wdata[48] => wdata_reg[48].DATAIN
wdata[49] => wdata_reg[49].DATAIN
wdata[50] => wdata_reg[50].DATAIN
wdata[51] => wdata_reg[51].DATAIN
wdata[52] => wdata_reg[52].DATAIN
wdata[53] => wdata_reg[53].DATAIN
wdata[54] => wdata_reg[54].DATAIN
wdata[55] => wdata_reg[55].DATAIN
wdata[56] => wdata_reg[56].DATAIN
wdata[57] => wdata_reg[57].DATAIN
wdata[58] => wdata_reg[58].DATAIN
wdata[59] => wdata_reg[59].DATAIN
wdata[60] => wdata_reg[60].DATAIN
wdata[61] => wdata_reg[61].DATAIN
wdata[62] => wdata_reg[62].DATAIN
wdata[63] => wdata_reg[63].DATAIN
be[0] => be_reg[0].DATAIN
be[1] => be_reg[1].DATAIN
be[2] => be_reg[2].DATAIN
be[3] => be_reg[3].DATAIN
be[4] => be_reg[4].DATAIN
be[5] => be_reg[5].DATAIN
be[6] => be_reg[6].DATAIN
be[7] => be_reg[7].DATAIN
rdata_valid => comb.IN1
rdata_valid => rdata_valid_reg.DATAIN
rdata[0] => rdata_reg[0].DATAIN
rdata[1] => rdata_reg[1].DATAIN
rdata[2] => rdata_reg[2].DATAIN
rdata[3] => rdata_reg[3].DATAIN
rdata[4] => rdata_reg[4].DATAIN
rdata[5] => rdata_reg[5].DATAIN
rdata[6] => rdata_reg[6].DATAIN
rdata[7] => rdata_reg[7].DATAIN
rdata[8] => rdata_reg[8].DATAIN
rdata[9] => rdata_reg[9].DATAIN
rdata[10] => rdata_reg[10].DATAIN
rdata[11] => rdata_reg[11].DATAIN
rdata[12] => rdata_reg[12].DATAIN
rdata[13] => rdata_reg[13].DATAIN
rdata[14] => rdata_reg[14].DATAIN
rdata[15] => rdata_reg[15].DATAIN
rdata[16] => rdata_reg[16].DATAIN
rdata[17] => rdata_reg[17].DATAIN
rdata[18] => rdata_reg[18].DATAIN
rdata[19] => rdata_reg[19].DATAIN
rdata[20] => rdata_reg[20].DATAIN
rdata[21] => rdata_reg[21].DATAIN
rdata[22] => rdata_reg[22].DATAIN
rdata[23] => rdata_reg[23].DATAIN
rdata[24] => rdata_reg[24].DATAIN
rdata[25] => rdata_reg[25].DATAIN
rdata[26] => rdata_reg[26].DATAIN
rdata[27] => rdata_reg[27].DATAIN
rdata[28] => rdata_reg[28].DATAIN
rdata[29] => rdata_reg[29].DATAIN
rdata[30] => rdata_reg[30].DATAIN
rdata[31] => rdata_reg[31].DATAIN
rdata[32] => rdata_reg[32].DATAIN
rdata[33] => rdata_reg[33].DATAIN
rdata[34] => rdata_reg[34].DATAIN
rdata[35] => rdata_reg[35].DATAIN
rdata[36] => rdata_reg[36].DATAIN
rdata[37] => rdata_reg[37].DATAIN
rdata[38] => rdata_reg[38].DATAIN
rdata[39] => rdata_reg[39].DATAIN
rdata[40] => rdata_reg[40].DATAIN
rdata[41] => rdata_reg[41].DATAIN
rdata[42] => rdata_reg[42].DATAIN
rdata[43] => rdata_reg[43].DATAIN
rdata[44] => rdata_reg[44].DATAIN
rdata[45] => rdata_reg[45].DATAIN
rdata[46] => rdata_reg[46].DATAIN
rdata[47] => rdata_reg[47].DATAIN
rdata[48] => rdata_reg[48].DATAIN
rdata[49] => rdata_reg[49].DATAIN
rdata[50] => rdata_reg[50].DATAIN
rdata[51] => rdata_reg[51].DATAIN
rdata[52] => rdata_reg[52].DATAIN
rdata[53] => rdata_reg[53].DATAIN
rdata[54] => rdata_reg[54].DATAIN
rdata[55] => rdata_reg[55].DATAIN
rdata[56] => rdata_reg[56].DATAIN
rdata[57] => rdata_reg[57].DATAIN
rdata[58] => rdata_reg[58].DATAIN
rdata[59] => rdata_reg[59].DATAIN
rdata[60] => rdata_reg[60].DATAIN
rdata[61] => rdata_reg[61].DATAIN
rdata[62] => rdata_reg[62].DATAIN
rdata[63] => rdata_reg[63].DATAIN
read_compare_fifo_full <= scfifo_wrapper:written_data_fifo.full
read_compare_fifo_empty <= scfifo_wrapper:written_data_fifo.empty
pnf_per_bit[0] <= pnf_per_bit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[1] <= pnf_per_bit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[2] <= pnf_per_bit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[3] <= pnf_per_bit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[4] <= pnf_per_bit[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[5] <= pnf_per_bit[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[6] <= pnf_per_bit[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[7] <= pnf_per_bit[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[8] <= pnf_per_bit[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[9] <= pnf_per_bit[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[10] <= pnf_per_bit[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[11] <= pnf_per_bit[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[12] <= pnf_per_bit[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[13] <= pnf_per_bit[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[14] <= pnf_per_bit[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[15] <= pnf_per_bit[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[16] <= pnf_per_bit[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[17] <= pnf_per_bit[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[18] <= pnf_per_bit[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[19] <= pnf_per_bit[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[20] <= pnf_per_bit[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[21] <= pnf_per_bit[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[22] <= pnf_per_bit[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[23] <= pnf_per_bit[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[24] <= pnf_per_bit[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[25] <= pnf_per_bit[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[26] <= pnf_per_bit[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[27] <= pnf_per_bit[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[28] <= pnf_per_bit[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[29] <= pnf_per_bit[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[30] <= pnf_per_bit[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[31] <= pnf_per_bit[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[32] <= pnf_per_bit[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[33] <= pnf_per_bit[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[34] <= pnf_per_bit[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[35] <= pnf_per_bit[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[36] <= pnf_per_bit[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[37] <= pnf_per_bit[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[38] <= pnf_per_bit[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[39] <= pnf_per_bit[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[40] <= pnf_per_bit[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[41] <= pnf_per_bit[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[42] <= pnf_per_bit[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[43] <= pnf_per_bit[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[44] <= pnf_per_bit[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[45] <= pnf_per_bit[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[46] <= pnf_per_bit[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[47] <= pnf_per_bit[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[48] <= pnf_per_bit[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[49] <= pnf_per_bit[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[50] <= pnf_per_bit[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[51] <= pnf_per_bit[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[52] <= pnf_per_bit[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[53] <= pnf_per_bit[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[54] <= pnf_per_bit[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[55] <= pnf_per_bit[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[56] <= pnf_per_bit[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[57] <= pnf_per_bit[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[58] <= pnf_per_bit[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[59] <= pnf_per_bit[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[60] <= pnf_per_bit[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[61] <= pnf_per_bit[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[62] <= pnf_per_bit[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pnf_per_bit[63] <= pnf_per_bit[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo
clk => clk.IN1
reset_n => data_in_reg[0].OUTPUTSELECT
reset_n => data_in_reg[1].OUTPUTSELECT
reset_n => data_in_reg[2].OUTPUTSELECT
reset_n => data_in_reg[3].OUTPUTSELECT
reset_n => data_in_reg[4].OUTPUTSELECT
reset_n => data_in_reg[5].OUTPUTSELECT
reset_n => data_in_reg[6].OUTPUTSELECT
reset_n => data_in_reg[7].OUTPUTSELECT
reset_n => data_in_reg[8].OUTPUTSELECT
reset_n => data_in_reg[9].OUTPUTSELECT
reset_n => data_in_reg[10].OUTPUTSELECT
reset_n => data_in_reg[11].OUTPUTSELECT
reset_n => data_in_reg[12].OUTPUTSELECT
reset_n => data_in_reg[13].OUTPUTSELECT
reset_n => data_in_reg[14].OUTPUTSELECT
reset_n => data_in_reg[15].OUTPUTSELECT
reset_n => data_in_reg[16].OUTPUTSELECT
reset_n => data_in_reg[17].OUTPUTSELECT
reset_n => data_in_reg[18].OUTPUTSELECT
reset_n => data_in_reg[19].OUTPUTSELECT
reset_n => data_in_reg[20].OUTPUTSELECT
reset_n => data_in_reg[21].OUTPUTSELECT
reset_n => data_in_reg[22].OUTPUTSELECT
reset_n => data_in_reg[23].OUTPUTSELECT
reset_n => data_in_reg[24].OUTPUTSELECT
reset_n => data_in_reg[25].OUTPUTSELECT
reset_n => data_in_reg[26].OUTPUTSELECT
reset_n => data_in_reg[27].OUTPUTSELECT
reset_n => data_in_reg[28].OUTPUTSELECT
reset_n => data_in_reg[29].OUTPUTSELECT
reset_n => data_in_reg[30].OUTPUTSELECT
reset_n => data_in_reg[31].OUTPUTSELECT
reset_n => data_in_reg[32].OUTPUTSELECT
reset_n => data_in_reg[33].OUTPUTSELECT
reset_n => data_in_reg[34].OUTPUTSELECT
reset_n => data_in_reg[35].OUTPUTSELECT
reset_n => data_in_reg[36].OUTPUTSELECT
reset_n => data_in_reg[37].OUTPUTSELECT
reset_n => data_in_reg[38].OUTPUTSELECT
reset_n => data_in_reg[39].OUTPUTSELECT
reset_n => data_in_reg[40].OUTPUTSELECT
reset_n => data_in_reg[41].OUTPUTSELECT
reset_n => data_in_reg[42].OUTPUTSELECT
reset_n => data_in_reg[43].OUTPUTSELECT
reset_n => data_in_reg[44].OUTPUTSELECT
reset_n => data_in_reg[45].OUTPUTSELECT
reset_n => data_in_reg[46].OUTPUTSELECT
reset_n => data_in_reg[47].OUTPUTSELECT
reset_n => data_in_reg[48].OUTPUTSELECT
reset_n => data_in_reg[49].OUTPUTSELECT
reset_n => data_in_reg[50].OUTPUTSELECT
reset_n => data_in_reg[51].OUTPUTSELECT
reset_n => data_in_reg[52].OUTPUTSELECT
reset_n => data_in_reg[53].OUTPUTSELECT
reset_n => data_in_reg[54].OUTPUTSELECT
reset_n => data_in_reg[55].OUTPUTSELECT
reset_n => data_in_reg[56].OUTPUTSELECT
reset_n => data_in_reg[57].OUTPUTSELECT
reset_n => data_in_reg[58].OUTPUTSELECT
reset_n => data_in_reg[59].OUTPUTSELECT
reset_n => data_in_reg[60].OUTPUTSELECT
reset_n => data_in_reg[61].OUTPUTSELECT
reset_n => data_in_reg[62].OUTPUTSELECT
reset_n => data_in_reg[63].OUTPUTSELECT
reset_n => data_in_reg[64].OUTPUTSELECT
reset_n => data_in_reg[65].OUTPUTSELECT
reset_n => data_in_reg[66].OUTPUTSELECT
reset_n => data_in_reg[67].OUTPUTSELECT
reset_n => data_in_reg[68].OUTPUTSELECT
reset_n => data_in_reg[69].OUTPUTSELECT
reset_n => data_in_reg[70].OUTPUTSELECT
reset_n => data_in_reg[71].OUTPUTSELECT
reset_n => write_req_reg.ACLR
reset_n => _.IN1
write_req => write_req_reg.DATAIN
read_req => read_req.IN1
data_in[0] => data_in_reg[0].DATAA
data_in[1] => data_in_reg[1].DATAA
data_in[2] => data_in_reg[2].DATAA
data_in[3] => data_in_reg[3].DATAA
data_in[4] => data_in_reg[4].DATAA
data_in[5] => data_in_reg[5].DATAA
data_in[6] => data_in_reg[6].DATAA
data_in[7] => data_in_reg[7].DATAA
data_in[8] => data_in_reg[8].DATAA
data_in[9] => data_in_reg[9].DATAA
data_in[10] => data_in_reg[10].DATAA
data_in[11] => data_in_reg[11].DATAA
data_in[12] => data_in_reg[12].DATAA
data_in[13] => data_in_reg[13].DATAA
data_in[14] => data_in_reg[14].DATAA
data_in[15] => data_in_reg[15].DATAA
data_in[16] => data_in_reg[16].DATAA
data_in[17] => data_in_reg[17].DATAA
data_in[18] => data_in_reg[18].DATAA
data_in[19] => data_in_reg[19].DATAA
data_in[20] => data_in_reg[20].DATAA
data_in[21] => data_in_reg[21].DATAA
data_in[22] => data_in_reg[22].DATAA
data_in[23] => data_in_reg[23].DATAA
data_in[24] => data_in_reg[24].DATAA
data_in[25] => data_in_reg[25].DATAA
data_in[26] => data_in_reg[26].DATAA
data_in[27] => data_in_reg[27].DATAA
data_in[28] => data_in_reg[28].DATAA
data_in[29] => data_in_reg[29].DATAA
data_in[30] => data_in_reg[30].DATAA
data_in[31] => data_in_reg[31].DATAA
data_in[32] => data_in_reg[32].DATAA
data_in[33] => data_in_reg[33].DATAA
data_in[34] => data_in_reg[34].DATAA
data_in[35] => data_in_reg[35].DATAA
data_in[36] => data_in_reg[36].DATAA
data_in[37] => data_in_reg[37].DATAA
data_in[38] => data_in_reg[38].DATAA
data_in[39] => data_in_reg[39].DATAA
data_in[40] => data_in_reg[40].DATAA
data_in[41] => data_in_reg[41].DATAA
data_in[42] => data_in_reg[42].DATAA
data_in[43] => data_in_reg[43].DATAA
data_in[44] => data_in_reg[44].DATAA
data_in[45] => data_in_reg[45].DATAA
data_in[46] => data_in_reg[46].DATAA
data_in[47] => data_in_reg[47].DATAA
data_in[48] => data_in_reg[48].DATAA
data_in[49] => data_in_reg[49].DATAA
data_in[50] => data_in_reg[50].DATAA
data_in[51] => data_in_reg[51].DATAA
data_in[52] => data_in_reg[52].DATAA
data_in[53] => data_in_reg[53].DATAA
data_in[54] => data_in_reg[54].DATAA
data_in[55] => data_in_reg[55].DATAA
data_in[56] => data_in_reg[56].DATAA
data_in[57] => data_in_reg[57].DATAA
data_in[58] => data_in_reg[58].DATAA
data_in[59] => data_in_reg[59].DATAA
data_in[60] => data_in_reg[60].DATAA
data_in[61] => data_in_reg[61].DATAA
data_in[62] => data_in_reg[62].DATAA
data_in[63] => data_in_reg[63].DATAA
data_in[64] => data_in_reg[64].DATAA
data_in[65] => data_in_reg[65].DATAA
data_in[66] => data_in_reg[66].DATAA
data_in[67] => data_in_reg[67].DATAA
data_in[68] => data_in_reg[68].DATAA
data_in[69] => data_in_reg[69].DATAA
data_in[70] => data_in_reg[70].DATAA
data_in[71] => data_in_reg[71].DATAA
data_out[0] <= scfifo:scfifo_inst.q
data_out[1] <= scfifo:scfifo_inst.q
data_out[2] <= scfifo:scfifo_inst.q
data_out[3] <= scfifo:scfifo_inst.q
data_out[4] <= scfifo:scfifo_inst.q
data_out[5] <= scfifo:scfifo_inst.q
data_out[6] <= scfifo:scfifo_inst.q
data_out[7] <= scfifo:scfifo_inst.q
data_out[8] <= scfifo:scfifo_inst.q
data_out[9] <= scfifo:scfifo_inst.q
data_out[10] <= scfifo:scfifo_inst.q
data_out[11] <= scfifo:scfifo_inst.q
data_out[12] <= scfifo:scfifo_inst.q
data_out[13] <= scfifo:scfifo_inst.q
data_out[14] <= scfifo:scfifo_inst.q
data_out[15] <= scfifo:scfifo_inst.q
data_out[16] <= scfifo:scfifo_inst.q
data_out[17] <= scfifo:scfifo_inst.q
data_out[18] <= scfifo:scfifo_inst.q
data_out[19] <= scfifo:scfifo_inst.q
data_out[20] <= scfifo:scfifo_inst.q
data_out[21] <= scfifo:scfifo_inst.q
data_out[22] <= scfifo:scfifo_inst.q
data_out[23] <= scfifo:scfifo_inst.q
data_out[24] <= scfifo:scfifo_inst.q
data_out[25] <= scfifo:scfifo_inst.q
data_out[26] <= scfifo:scfifo_inst.q
data_out[27] <= scfifo:scfifo_inst.q
data_out[28] <= scfifo:scfifo_inst.q
data_out[29] <= scfifo:scfifo_inst.q
data_out[30] <= scfifo:scfifo_inst.q
data_out[31] <= scfifo:scfifo_inst.q
data_out[32] <= scfifo:scfifo_inst.q
data_out[33] <= scfifo:scfifo_inst.q
data_out[34] <= scfifo:scfifo_inst.q
data_out[35] <= scfifo:scfifo_inst.q
data_out[36] <= scfifo:scfifo_inst.q
data_out[37] <= scfifo:scfifo_inst.q
data_out[38] <= scfifo:scfifo_inst.q
data_out[39] <= scfifo:scfifo_inst.q
data_out[40] <= scfifo:scfifo_inst.q
data_out[41] <= scfifo:scfifo_inst.q
data_out[42] <= scfifo:scfifo_inst.q
data_out[43] <= scfifo:scfifo_inst.q
data_out[44] <= scfifo:scfifo_inst.q
data_out[45] <= scfifo:scfifo_inst.q
data_out[46] <= scfifo:scfifo_inst.q
data_out[47] <= scfifo:scfifo_inst.q
data_out[48] <= scfifo:scfifo_inst.q
data_out[49] <= scfifo:scfifo_inst.q
data_out[50] <= scfifo:scfifo_inst.q
data_out[51] <= scfifo:scfifo_inst.q
data_out[52] <= scfifo:scfifo_inst.q
data_out[53] <= scfifo:scfifo_inst.q
data_out[54] <= scfifo:scfifo_inst.q
data_out[55] <= scfifo:scfifo_inst.q
data_out[56] <= scfifo:scfifo_inst.q
data_out[57] <= scfifo:scfifo_inst.q
data_out[58] <= scfifo:scfifo_inst.q
data_out[59] <= scfifo:scfifo_inst.q
data_out[60] <= scfifo:scfifo_inst.q
data_out[61] <= scfifo:scfifo_inst.q
data_out[62] <= scfifo:scfifo_inst.q
data_out[63] <= scfifo:scfifo_inst.q
data_out[64] <= scfifo:scfifo_inst.q
data_out[65] <= scfifo:scfifo_inst.q
data_out[66] <= scfifo:scfifo_inst.q
data_out[67] <= scfifo:scfifo_inst.q
data_out[68] <= scfifo:scfifo_inst.q
data_out[69] <= scfifo:scfifo_inst.q
data_out[70] <= scfifo:scfifo_inst.q
data_out[71] <= scfifo:scfifo_inst.q
full <= scfifo:scfifo_inst.almost_full
empty <= scfifo:scfifo_inst.empty


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst
data[0] => scfifo_cra1:auto_generated.data[0]
data[1] => scfifo_cra1:auto_generated.data[1]
data[2] => scfifo_cra1:auto_generated.data[2]
data[3] => scfifo_cra1:auto_generated.data[3]
data[4] => scfifo_cra1:auto_generated.data[4]
data[5] => scfifo_cra1:auto_generated.data[5]
data[6] => scfifo_cra1:auto_generated.data[6]
data[7] => scfifo_cra1:auto_generated.data[7]
data[8] => scfifo_cra1:auto_generated.data[8]
data[9] => scfifo_cra1:auto_generated.data[9]
data[10] => scfifo_cra1:auto_generated.data[10]
data[11] => scfifo_cra1:auto_generated.data[11]
data[12] => scfifo_cra1:auto_generated.data[12]
data[13] => scfifo_cra1:auto_generated.data[13]
data[14] => scfifo_cra1:auto_generated.data[14]
data[15] => scfifo_cra1:auto_generated.data[15]
data[16] => scfifo_cra1:auto_generated.data[16]
data[17] => scfifo_cra1:auto_generated.data[17]
data[18] => scfifo_cra1:auto_generated.data[18]
data[19] => scfifo_cra1:auto_generated.data[19]
data[20] => scfifo_cra1:auto_generated.data[20]
data[21] => scfifo_cra1:auto_generated.data[21]
data[22] => scfifo_cra1:auto_generated.data[22]
data[23] => scfifo_cra1:auto_generated.data[23]
data[24] => scfifo_cra1:auto_generated.data[24]
data[25] => scfifo_cra1:auto_generated.data[25]
data[26] => scfifo_cra1:auto_generated.data[26]
data[27] => scfifo_cra1:auto_generated.data[27]
data[28] => scfifo_cra1:auto_generated.data[28]
data[29] => scfifo_cra1:auto_generated.data[29]
data[30] => scfifo_cra1:auto_generated.data[30]
data[31] => scfifo_cra1:auto_generated.data[31]
data[32] => scfifo_cra1:auto_generated.data[32]
data[33] => scfifo_cra1:auto_generated.data[33]
data[34] => scfifo_cra1:auto_generated.data[34]
data[35] => scfifo_cra1:auto_generated.data[35]
data[36] => scfifo_cra1:auto_generated.data[36]
data[37] => scfifo_cra1:auto_generated.data[37]
data[38] => scfifo_cra1:auto_generated.data[38]
data[39] => scfifo_cra1:auto_generated.data[39]
data[40] => scfifo_cra1:auto_generated.data[40]
data[41] => scfifo_cra1:auto_generated.data[41]
data[42] => scfifo_cra1:auto_generated.data[42]
data[43] => scfifo_cra1:auto_generated.data[43]
data[44] => scfifo_cra1:auto_generated.data[44]
data[45] => scfifo_cra1:auto_generated.data[45]
data[46] => scfifo_cra1:auto_generated.data[46]
data[47] => scfifo_cra1:auto_generated.data[47]
data[48] => scfifo_cra1:auto_generated.data[48]
data[49] => scfifo_cra1:auto_generated.data[49]
data[50] => scfifo_cra1:auto_generated.data[50]
data[51] => scfifo_cra1:auto_generated.data[51]
data[52] => scfifo_cra1:auto_generated.data[52]
data[53] => scfifo_cra1:auto_generated.data[53]
data[54] => scfifo_cra1:auto_generated.data[54]
data[55] => scfifo_cra1:auto_generated.data[55]
data[56] => scfifo_cra1:auto_generated.data[56]
data[57] => scfifo_cra1:auto_generated.data[57]
data[58] => scfifo_cra1:auto_generated.data[58]
data[59] => scfifo_cra1:auto_generated.data[59]
data[60] => scfifo_cra1:auto_generated.data[60]
data[61] => scfifo_cra1:auto_generated.data[61]
data[62] => scfifo_cra1:auto_generated.data[62]
data[63] => scfifo_cra1:auto_generated.data[63]
data[64] => scfifo_cra1:auto_generated.data[64]
data[65] => scfifo_cra1:auto_generated.data[65]
data[66] => scfifo_cra1:auto_generated.data[66]
data[67] => scfifo_cra1:auto_generated.data[67]
data[68] => scfifo_cra1:auto_generated.data[68]
data[69] => scfifo_cra1:auto_generated.data[69]
data[70] => scfifo_cra1:auto_generated.data[70]
data[71] => scfifo_cra1:auto_generated.data[71]
q[0] <= scfifo_cra1:auto_generated.q[0]
q[1] <= scfifo_cra1:auto_generated.q[1]
q[2] <= scfifo_cra1:auto_generated.q[2]
q[3] <= scfifo_cra1:auto_generated.q[3]
q[4] <= scfifo_cra1:auto_generated.q[4]
q[5] <= scfifo_cra1:auto_generated.q[5]
q[6] <= scfifo_cra1:auto_generated.q[6]
q[7] <= scfifo_cra1:auto_generated.q[7]
q[8] <= scfifo_cra1:auto_generated.q[8]
q[9] <= scfifo_cra1:auto_generated.q[9]
q[10] <= scfifo_cra1:auto_generated.q[10]
q[11] <= scfifo_cra1:auto_generated.q[11]
q[12] <= scfifo_cra1:auto_generated.q[12]
q[13] <= scfifo_cra1:auto_generated.q[13]
q[14] <= scfifo_cra1:auto_generated.q[14]
q[15] <= scfifo_cra1:auto_generated.q[15]
q[16] <= scfifo_cra1:auto_generated.q[16]
q[17] <= scfifo_cra1:auto_generated.q[17]
q[18] <= scfifo_cra1:auto_generated.q[18]
q[19] <= scfifo_cra1:auto_generated.q[19]
q[20] <= scfifo_cra1:auto_generated.q[20]
q[21] <= scfifo_cra1:auto_generated.q[21]
q[22] <= scfifo_cra1:auto_generated.q[22]
q[23] <= scfifo_cra1:auto_generated.q[23]
q[24] <= scfifo_cra1:auto_generated.q[24]
q[25] <= scfifo_cra1:auto_generated.q[25]
q[26] <= scfifo_cra1:auto_generated.q[26]
q[27] <= scfifo_cra1:auto_generated.q[27]
q[28] <= scfifo_cra1:auto_generated.q[28]
q[29] <= scfifo_cra1:auto_generated.q[29]
q[30] <= scfifo_cra1:auto_generated.q[30]
q[31] <= scfifo_cra1:auto_generated.q[31]
q[32] <= scfifo_cra1:auto_generated.q[32]
q[33] <= scfifo_cra1:auto_generated.q[33]
q[34] <= scfifo_cra1:auto_generated.q[34]
q[35] <= scfifo_cra1:auto_generated.q[35]
q[36] <= scfifo_cra1:auto_generated.q[36]
q[37] <= scfifo_cra1:auto_generated.q[37]
q[38] <= scfifo_cra1:auto_generated.q[38]
q[39] <= scfifo_cra1:auto_generated.q[39]
q[40] <= scfifo_cra1:auto_generated.q[40]
q[41] <= scfifo_cra1:auto_generated.q[41]
q[42] <= scfifo_cra1:auto_generated.q[42]
q[43] <= scfifo_cra1:auto_generated.q[43]
q[44] <= scfifo_cra1:auto_generated.q[44]
q[45] <= scfifo_cra1:auto_generated.q[45]
q[46] <= scfifo_cra1:auto_generated.q[46]
q[47] <= scfifo_cra1:auto_generated.q[47]
q[48] <= scfifo_cra1:auto_generated.q[48]
q[49] <= scfifo_cra1:auto_generated.q[49]
q[50] <= scfifo_cra1:auto_generated.q[50]
q[51] <= scfifo_cra1:auto_generated.q[51]
q[52] <= scfifo_cra1:auto_generated.q[52]
q[53] <= scfifo_cra1:auto_generated.q[53]
q[54] <= scfifo_cra1:auto_generated.q[54]
q[55] <= scfifo_cra1:auto_generated.q[55]
q[56] <= scfifo_cra1:auto_generated.q[56]
q[57] <= scfifo_cra1:auto_generated.q[57]
q[58] <= scfifo_cra1:auto_generated.q[58]
q[59] <= scfifo_cra1:auto_generated.q[59]
q[60] <= scfifo_cra1:auto_generated.q[60]
q[61] <= scfifo_cra1:auto_generated.q[61]
q[62] <= scfifo_cra1:auto_generated.q[62]
q[63] <= scfifo_cra1:auto_generated.q[63]
q[64] <= scfifo_cra1:auto_generated.q[64]
q[65] <= scfifo_cra1:auto_generated.q[65]
q[66] <= scfifo_cra1:auto_generated.q[66]
q[67] <= scfifo_cra1:auto_generated.q[67]
q[68] <= scfifo_cra1:auto_generated.q[68]
q[69] <= scfifo_cra1:auto_generated.q[69]
q[70] <= scfifo_cra1:auto_generated.q[70]
q[71] <= scfifo_cra1:auto_generated.q[71]
wrreq => scfifo_cra1:auto_generated.wrreq
rdreq => scfifo_cra1:auto_generated.rdreq
clock => scfifo_cra1:auto_generated.clock
aclr => scfifo_cra1:auto_generated.aclr
sclr => scfifo_cra1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_cra1:auto_generated.empty
full <= scfifo_cra1:auto_generated.full
almost_full <= scfifo_cra1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated
aclr => a_dpfifo_oj71:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_oj71:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_oj71:dpfifo.data[0]
data[1] => a_dpfifo_oj71:dpfifo.data[1]
data[2] => a_dpfifo_oj71:dpfifo.data[2]
data[3] => a_dpfifo_oj71:dpfifo.data[3]
data[4] => a_dpfifo_oj71:dpfifo.data[4]
data[5] => a_dpfifo_oj71:dpfifo.data[5]
data[6] => a_dpfifo_oj71:dpfifo.data[6]
data[7] => a_dpfifo_oj71:dpfifo.data[7]
data[8] => a_dpfifo_oj71:dpfifo.data[8]
data[9] => a_dpfifo_oj71:dpfifo.data[9]
data[10] => a_dpfifo_oj71:dpfifo.data[10]
data[11] => a_dpfifo_oj71:dpfifo.data[11]
data[12] => a_dpfifo_oj71:dpfifo.data[12]
data[13] => a_dpfifo_oj71:dpfifo.data[13]
data[14] => a_dpfifo_oj71:dpfifo.data[14]
data[15] => a_dpfifo_oj71:dpfifo.data[15]
data[16] => a_dpfifo_oj71:dpfifo.data[16]
data[17] => a_dpfifo_oj71:dpfifo.data[17]
data[18] => a_dpfifo_oj71:dpfifo.data[18]
data[19] => a_dpfifo_oj71:dpfifo.data[19]
data[20] => a_dpfifo_oj71:dpfifo.data[20]
data[21] => a_dpfifo_oj71:dpfifo.data[21]
data[22] => a_dpfifo_oj71:dpfifo.data[22]
data[23] => a_dpfifo_oj71:dpfifo.data[23]
data[24] => a_dpfifo_oj71:dpfifo.data[24]
data[25] => a_dpfifo_oj71:dpfifo.data[25]
data[26] => a_dpfifo_oj71:dpfifo.data[26]
data[27] => a_dpfifo_oj71:dpfifo.data[27]
data[28] => a_dpfifo_oj71:dpfifo.data[28]
data[29] => a_dpfifo_oj71:dpfifo.data[29]
data[30] => a_dpfifo_oj71:dpfifo.data[30]
data[31] => a_dpfifo_oj71:dpfifo.data[31]
data[32] => a_dpfifo_oj71:dpfifo.data[32]
data[33] => a_dpfifo_oj71:dpfifo.data[33]
data[34] => a_dpfifo_oj71:dpfifo.data[34]
data[35] => a_dpfifo_oj71:dpfifo.data[35]
data[36] => a_dpfifo_oj71:dpfifo.data[36]
data[37] => a_dpfifo_oj71:dpfifo.data[37]
data[38] => a_dpfifo_oj71:dpfifo.data[38]
data[39] => a_dpfifo_oj71:dpfifo.data[39]
data[40] => a_dpfifo_oj71:dpfifo.data[40]
data[41] => a_dpfifo_oj71:dpfifo.data[41]
data[42] => a_dpfifo_oj71:dpfifo.data[42]
data[43] => a_dpfifo_oj71:dpfifo.data[43]
data[44] => a_dpfifo_oj71:dpfifo.data[44]
data[45] => a_dpfifo_oj71:dpfifo.data[45]
data[46] => a_dpfifo_oj71:dpfifo.data[46]
data[47] => a_dpfifo_oj71:dpfifo.data[47]
data[48] => a_dpfifo_oj71:dpfifo.data[48]
data[49] => a_dpfifo_oj71:dpfifo.data[49]
data[50] => a_dpfifo_oj71:dpfifo.data[50]
data[51] => a_dpfifo_oj71:dpfifo.data[51]
data[52] => a_dpfifo_oj71:dpfifo.data[52]
data[53] => a_dpfifo_oj71:dpfifo.data[53]
data[54] => a_dpfifo_oj71:dpfifo.data[54]
data[55] => a_dpfifo_oj71:dpfifo.data[55]
data[56] => a_dpfifo_oj71:dpfifo.data[56]
data[57] => a_dpfifo_oj71:dpfifo.data[57]
data[58] => a_dpfifo_oj71:dpfifo.data[58]
data[59] => a_dpfifo_oj71:dpfifo.data[59]
data[60] => a_dpfifo_oj71:dpfifo.data[60]
data[61] => a_dpfifo_oj71:dpfifo.data[61]
data[62] => a_dpfifo_oj71:dpfifo.data[62]
data[63] => a_dpfifo_oj71:dpfifo.data[63]
data[64] => a_dpfifo_oj71:dpfifo.data[64]
data[65] => a_dpfifo_oj71:dpfifo.data[65]
data[66] => a_dpfifo_oj71:dpfifo.data[66]
data[67] => a_dpfifo_oj71:dpfifo.data[67]
data[68] => a_dpfifo_oj71:dpfifo.data[68]
data[69] => a_dpfifo_oj71:dpfifo.data[69]
data[70] => a_dpfifo_oj71:dpfifo.data[70]
data[71] => a_dpfifo_oj71:dpfifo.data[71]
empty <= a_dpfifo_oj71:dpfifo.empty
full <= a_dpfifo_oj71:dpfifo.full
q[0] <= a_dpfifo_oj71:dpfifo.q[0]
q[1] <= a_dpfifo_oj71:dpfifo.q[1]
q[2] <= a_dpfifo_oj71:dpfifo.q[2]
q[3] <= a_dpfifo_oj71:dpfifo.q[3]
q[4] <= a_dpfifo_oj71:dpfifo.q[4]
q[5] <= a_dpfifo_oj71:dpfifo.q[5]
q[6] <= a_dpfifo_oj71:dpfifo.q[6]
q[7] <= a_dpfifo_oj71:dpfifo.q[7]
q[8] <= a_dpfifo_oj71:dpfifo.q[8]
q[9] <= a_dpfifo_oj71:dpfifo.q[9]
q[10] <= a_dpfifo_oj71:dpfifo.q[10]
q[11] <= a_dpfifo_oj71:dpfifo.q[11]
q[12] <= a_dpfifo_oj71:dpfifo.q[12]
q[13] <= a_dpfifo_oj71:dpfifo.q[13]
q[14] <= a_dpfifo_oj71:dpfifo.q[14]
q[15] <= a_dpfifo_oj71:dpfifo.q[15]
q[16] <= a_dpfifo_oj71:dpfifo.q[16]
q[17] <= a_dpfifo_oj71:dpfifo.q[17]
q[18] <= a_dpfifo_oj71:dpfifo.q[18]
q[19] <= a_dpfifo_oj71:dpfifo.q[19]
q[20] <= a_dpfifo_oj71:dpfifo.q[20]
q[21] <= a_dpfifo_oj71:dpfifo.q[21]
q[22] <= a_dpfifo_oj71:dpfifo.q[22]
q[23] <= a_dpfifo_oj71:dpfifo.q[23]
q[24] <= a_dpfifo_oj71:dpfifo.q[24]
q[25] <= a_dpfifo_oj71:dpfifo.q[25]
q[26] <= a_dpfifo_oj71:dpfifo.q[26]
q[27] <= a_dpfifo_oj71:dpfifo.q[27]
q[28] <= a_dpfifo_oj71:dpfifo.q[28]
q[29] <= a_dpfifo_oj71:dpfifo.q[29]
q[30] <= a_dpfifo_oj71:dpfifo.q[30]
q[31] <= a_dpfifo_oj71:dpfifo.q[31]
q[32] <= a_dpfifo_oj71:dpfifo.q[32]
q[33] <= a_dpfifo_oj71:dpfifo.q[33]
q[34] <= a_dpfifo_oj71:dpfifo.q[34]
q[35] <= a_dpfifo_oj71:dpfifo.q[35]
q[36] <= a_dpfifo_oj71:dpfifo.q[36]
q[37] <= a_dpfifo_oj71:dpfifo.q[37]
q[38] <= a_dpfifo_oj71:dpfifo.q[38]
q[39] <= a_dpfifo_oj71:dpfifo.q[39]
q[40] <= a_dpfifo_oj71:dpfifo.q[40]
q[41] <= a_dpfifo_oj71:dpfifo.q[41]
q[42] <= a_dpfifo_oj71:dpfifo.q[42]
q[43] <= a_dpfifo_oj71:dpfifo.q[43]
q[44] <= a_dpfifo_oj71:dpfifo.q[44]
q[45] <= a_dpfifo_oj71:dpfifo.q[45]
q[46] <= a_dpfifo_oj71:dpfifo.q[46]
q[47] <= a_dpfifo_oj71:dpfifo.q[47]
q[48] <= a_dpfifo_oj71:dpfifo.q[48]
q[49] <= a_dpfifo_oj71:dpfifo.q[49]
q[50] <= a_dpfifo_oj71:dpfifo.q[50]
q[51] <= a_dpfifo_oj71:dpfifo.q[51]
q[52] <= a_dpfifo_oj71:dpfifo.q[52]
q[53] <= a_dpfifo_oj71:dpfifo.q[53]
q[54] <= a_dpfifo_oj71:dpfifo.q[54]
q[55] <= a_dpfifo_oj71:dpfifo.q[55]
q[56] <= a_dpfifo_oj71:dpfifo.q[56]
q[57] <= a_dpfifo_oj71:dpfifo.q[57]
q[58] <= a_dpfifo_oj71:dpfifo.q[58]
q[59] <= a_dpfifo_oj71:dpfifo.q[59]
q[60] <= a_dpfifo_oj71:dpfifo.q[60]
q[61] <= a_dpfifo_oj71:dpfifo.q[61]
q[62] <= a_dpfifo_oj71:dpfifo.q[62]
q[63] <= a_dpfifo_oj71:dpfifo.q[63]
q[64] <= a_dpfifo_oj71:dpfifo.q[64]
q[65] <= a_dpfifo_oj71:dpfifo.q[65]
q[66] <= a_dpfifo_oj71:dpfifo.q[66]
q[67] <= a_dpfifo_oj71:dpfifo.q[67]
q[68] <= a_dpfifo_oj71:dpfifo.q[68]
q[69] <= a_dpfifo_oj71:dpfifo.q[69]
q[70] <= a_dpfifo_oj71:dpfifo.q[70]
q[71] <= a_dpfifo_oj71:dpfifo.q[71]
rdreq => a_dpfifo_oj71:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_oj71:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_oj71:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_jgb:rd_ptr_count.aclr
aclr => cntr_jgb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_4rs1:FIFOram.clock0
clock => altsyncram_4rs1:FIFOram.clock1
clock => cntr_jgb:rd_ptr_count.clock
clock => cntr_jgb:wr_ptr.clock
data[0] => altsyncram_4rs1:FIFOram.data_a[0]
data[1] => altsyncram_4rs1:FIFOram.data_a[1]
data[2] => altsyncram_4rs1:FIFOram.data_a[2]
data[3] => altsyncram_4rs1:FIFOram.data_a[3]
data[4] => altsyncram_4rs1:FIFOram.data_a[4]
data[5] => altsyncram_4rs1:FIFOram.data_a[5]
data[6] => altsyncram_4rs1:FIFOram.data_a[6]
data[7] => altsyncram_4rs1:FIFOram.data_a[7]
data[8] => altsyncram_4rs1:FIFOram.data_a[8]
data[9] => altsyncram_4rs1:FIFOram.data_a[9]
data[10] => altsyncram_4rs1:FIFOram.data_a[10]
data[11] => altsyncram_4rs1:FIFOram.data_a[11]
data[12] => altsyncram_4rs1:FIFOram.data_a[12]
data[13] => altsyncram_4rs1:FIFOram.data_a[13]
data[14] => altsyncram_4rs1:FIFOram.data_a[14]
data[15] => altsyncram_4rs1:FIFOram.data_a[15]
data[16] => altsyncram_4rs1:FIFOram.data_a[16]
data[17] => altsyncram_4rs1:FIFOram.data_a[17]
data[18] => altsyncram_4rs1:FIFOram.data_a[18]
data[19] => altsyncram_4rs1:FIFOram.data_a[19]
data[20] => altsyncram_4rs1:FIFOram.data_a[20]
data[21] => altsyncram_4rs1:FIFOram.data_a[21]
data[22] => altsyncram_4rs1:FIFOram.data_a[22]
data[23] => altsyncram_4rs1:FIFOram.data_a[23]
data[24] => altsyncram_4rs1:FIFOram.data_a[24]
data[25] => altsyncram_4rs1:FIFOram.data_a[25]
data[26] => altsyncram_4rs1:FIFOram.data_a[26]
data[27] => altsyncram_4rs1:FIFOram.data_a[27]
data[28] => altsyncram_4rs1:FIFOram.data_a[28]
data[29] => altsyncram_4rs1:FIFOram.data_a[29]
data[30] => altsyncram_4rs1:FIFOram.data_a[30]
data[31] => altsyncram_4rs1:FIFOram.data_a[31]
data[32] => altsyncram_4rs1:FIFOram.data_a[32]
data[33] => altsyncram_4rs1:FIFOram.data_a[33]
data[34] => altsyncram_4rs1:FIFOram.data_a[34]
data[35] => altsyncram_4rs1:FIFOram.data_a[35]
data[36] => altsyncram_4rs1:FIFOram.data_a[36]
data[37] => altsyncram_4rs1:FIFOram.data_a[37]
data[38] => altsyncram_4rs1:FIFOram.data_a[38]
data[39] => altsyncram_4rs1:FIFOram.data_a[39]
data[40] => altsyncram_4rs1:FIFOram.data_a[40]
data[41] => altsyncram_4rs1:FIFOram.data_a[41]
data[42] => altsyncram_4rs1:FIFOram.data_a[42]
data[43] => altsyncram_4rs1:FIFOram.data_a[43]
data[44] => altsyncram_4rs1:FIFOram.data_a[44]
data[45] => altsyncram_4rs1:FIFOram.data_a[45]
data[46] => altsyncram_4rs1:FIFOram.data_a[46]
data[47] => altsyncram_4rs1:FIFOram.data_a[47]
data[48] => altsyncram_4rs1:FIFOram.data_a[48]
data[49] => altsyncram_4rs1:FIFOram.data_a[49]
data[50] => altsyncram_4rs1:FIFOram.data_a[50]
data[51] => altsyncram_4rs1:FIFOram.data_a[51]
data[52] => altsyncram_4rs1:FIFOram.data_a[52]
data[53] => altsyncram_4rs1:FIFOram.data_a[53]
data[54] => altsyncram_4rs1:FIFOram.data_a[54]
data[55] => altsyncram_4rs1:FIFOram.data_a[55]
data[56] => altsyncram_4rs1:FIFOram.data_a[56]
data[57] => altsyncram_4rs1:FIFOram.data_a[57]
data[58] => altsyncram_4rs1:FIFOram.data_a[58]
data[59] => altsyncram_4rs1:FIFOram.data_a[59]
data[60] => altsyncram_4rs1:FIFOram.data_a[60]
data[61] => altsyncram_4rs1:FIFOram.data_a[61]
data[62] => altsyncram_4rs1:FIFOram.data_a[62]
data[63] => altsyncram_4rs1:FIFOram.data_a[63]
data[64] => altsyncram_4rs1:FIFOram.data_a[64]
data[65] => altsyncram_4rs1:FIFOram.data_a[65]
data[66] => altsyncram_4rs1:FIFOram.data_a[66]
data[67] => altsyncram_4rs1:FIFOram.data_a[67]
data[68] => altsyncram_4rs1:FIFOram.data_a[68]
data[69] => altsyncram_4rs1:FIFOram.data_a[69]
data[70] => altsyncram_4rs1:FIFOram.data_a[70]
data[71] => altsyncram_4rs1:FIFOram.data_a[71]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_4rs1:FIFOram.q_b[0]
q[1] <= altsyncram_4rs1:FIFOram.q_b[1]
q[2] <= altsyncram_4rs1:FIFOram.q_b[2]
q[3] <= altsyncram_4rs1:FIFOram.q_b[3]
q[4] <= altsyncram_4rs1:FIFOram.q_b[4]
q[5] <= altsyncram_4rs1:FIFOram.q_b[5]
q[6] <= altsyncram_4rs1:FIFOram.q_b[6]
q[7] <= altsyncram_4rs1:FIFOram.q_b[7]
q[8] <= altsyncram_4rs1:FIFOram.q_b[8]
q[9] <= altsyncram_4rs1:FIFOram.q_b[9]
q[10] <= altsyncram_4rs1:FIFOram.q_b[10]
q[11] <= altsyncram_4rs1:FIFOram.q_b[11]
q[12] <= altsyncram_4rs1:FIFOram.q_b[12]
q[13] <= altsyncram_4rs1:FIFOram.q_b[13]
q[14] <= altsyncram_4rs1:FIFOram.q_b[14]
q[15] <= altsyncram_4rs1:FIFOram.q_b[15]
q[16] <= altsyncram_4rs1:FIFOram.q_b[16]
q[17] <= altsyncram_4rs1:FIFOram.q_b[17]
q[18] <= altsyncram_4rs1:FIFOram.q_b[18]
q[19] <= altsyncram_4rs1:FIFOram.q_b[19]
q[20] <= altsyncram_4rs1:FIFOram.q_b[20]
q[21] <= altsyncram_4rs1:FIFOram.q_b[21]
q[22] <= altsyncram_4rs1:FIFOram.q_b[22]
q[23] <= altsyncram_4rs1:FIFOram.q_b[23]
q[24] <= altsyncram_4rs1:FIFOram.q_b[24]
q[25] <= altsyncram_4rs1:FIFOram.q_b[25]
q[26] <= altsyncram_4rs1:FIFOram.q_b[26]
q[27] <= altsyncram_4rs1:FIFOram.q_b[27]
q[28] <= altsyncram_4rs1:FIFOram.q_b[28]
q[29] <= altsyncram_4rs1:FIFOram.q_b[29]
q[30] <= altsyncram_4rs1:FIFOram.q_b[30]
q[31] <= altsyncram_4rs1:FIFOram.q_b[31]
q[32] <= altsyncram_4rs1:FIFOram.q_b[32]
q[33] <= altsyncram_4rs1:FIFOram.q_b[33]
q[34] <= altsyncram_4rs1:FIFOram.q_b[34]
q[35] <= altsyncram_4rs1:FIFOram.q_b[35]
q[36] <= altsyncram_4rs1:FIFOram.q_b[36]
q[37] <= altsyncram_4rs1:FIFOram.q_b[37]
q[38] <= altsyncram_4rs1:FIFOram.q_b[38]
q[39] <= altsyncram_4rs1:FIFOram.q_b[39]
q[40] <= altsyncram_4rs1:FIFOram.q_b[40]
q[41] <= altsyncram_4rs1:FIFOram.q_b[41]
q[42] <= altsyncram_4rs1:FIFOram.q_b[42]
q[43] <= altsyncram_4rs1:FIFOram.q_b[43]
q[44] <= altsyncram_4rs1:FIFOram.q_b[44]
q[45] <= altsyncram_4rs1:FIFOram.q_b[45]
q[46] <= altsyncram_4rs1:FIFOram.q_b[46]
q[47] <= altsyncram_4rs1:FIFOram.q_b[47]
q[48] <= altsyncram_4rs1:FIFOram.q_b[48]
q[49] <= altsyncram_4rs1:FIFOram.q_b[49]
q[50] <= altsyncram_4rs1:FIFOram.q_b[50]
q[51] <= altsyncram_4rs1:FIFOram.q_b[51]
q[52] <= altsyncram_4rs1:FIFOram.q_b[52]
q[53] <= altsyncram_4rs1:FIFOram.q_b[53]
q[54] <= altsyncram_4rs1:FIFOram.q_b[54]
q[55] <= altsyncram_4rs1:FIFOram.q_b[55]
q[56] <= altsyncram_4rs1:FIFOram.q_b[56]
q[57] <= altsyncram_4rs1:FIFOram.q_b[57]
q[58] <= altsyncram_4rs1:FIFOram.q_b[58]
q[59] <= altsyncram_4rs1:FIFOram.q_b[59]
q[60] <= altsyncram_4rs1:FIFOram.q_b[60]
q[61] <= altsyncram_4rs1:FIFOram.q_b[61]
q[62] <= altsyncram_4rs1:FIFOram.q_b[62]
q[63] <= altsyncram_4rs1:FIFOram.q_b[63]
q[64] <= altsyncram_4rs1:FIFOram.q_b[64]
q[65] <= altsyncram_4rs1:FIFOram.q_b[65]
q[66] <= altsyncram_4rs1:FIFOram.q_b[66]
q[67] <= altsyncram_4rs1:FIFOram.q_b[67]
q[68] <= altsyncram_4rs1:FIFOram.q_b[68]
q[69] <= altsyncram_4rs1:FIFOram.q_b[69]
q[70] <= altsyncram_4rs1:FIFOram.q_b[70]
q[71] <= altsyncram_4rs1:FIFOram.q_b[71]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_jgb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_jgb:rd_ptr_count.sclr
sclr => cntr_jgb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_4rs1:FIFOram.wren_a
wreq => cntr_jgb:wr_ptr.cnt_en


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_vg7:count_usedw.aclr
clock => cntr_vg7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_vg7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_vg7:count_usedw.updown


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|altsyncram_4rs1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|cntr_jgb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_d0:d0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst|scfifo_wrapper:written_data_fifo|scfifo:scfifo_inst|scfifo_cra1:auto_generated|a_dpfifo_oj71:dpfifo|cntr_jgb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MyDDR3Controller_example|MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0
if0_afi_clk_clk => if0_afi_clk_clk.IN2
d0_avl_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
d0_avl_translator_reset_reset_bridge_in_reset_reset => d0_avl_translator_reset_reset_bridge_in_reset_reset.IN1
if0_avl_translator_reset_reset_bridge_in_reset_reset => if0_avl_translator_reset_reset_bridge_in_reset_reset.IN1
if0_soft_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
d0_avl_address[0] => d0_avl_address[0].IN1
d0_avl_address[1] => d0_avl_address[1].IN1
d0_avl_address[2] => d0_avl_address[2].IN1
d0_avl_address[3] => d0_avl_address[3].IN1
d0_avl_address[4] => d0_avl_address[4].IN1
d0_avl_address[5] => d0_avl_address[5].IN1
d0_avl_address[6] => d0_avl_address[6].IN1
d0_avl_address[7] => d0_avl_address[7].IN1
d0_avl_address[8] => d0_avl_address[8].IN1
d0_avl_address[9] => d0_avl_address[9].IN1
d0_avl_address[10] => d0_avl_address[10].IN1
d0_avl_address[11] => d0_avl_address[11].IN1
d0_avl_address[12] => d0_avl_address[12].IN1
d0_avl_address[13] => d0_avl_address[13].IN1
d0_avl_address[14] => d0_avl_address[14].IN1
d0_avl_address[15] => d0_avl_address[15].IN1
d0_avl_address[16] => d0_avl_address[16].IN1
d0_avl_address[17] => d0_avl_address[17].IN1
d0_avl_address[18] => d0_avl_address[18].IN1
d0_avl_address[19] => d0_avl_address[19].IN1
d0_avl_address[20] => d0_avl_address[20].IN1
d0_avl_address[21] => d0_avl_address[21].IN1
d0_avl_address[22] => d0_avl_address[22].IN1
d0_avl_address[23] => d0_avl_address[23].IN1
d0_avl_address[24] => d0_avl_address[24].IN1
d0_avl_address[25] => d0_avl_address[25].IN1
d0_avl_address[26] => d0_avl_address[26].IN1
d0_avl_address[27] => d0_avl_address[27].IN1
d0_avl_address[28] => d0_avl_address[28].IN1
d0_avl_waitrequest <= altera_merlin_master_translator:d0_avl_translator.av_waitrequest
d0_avl_burstcount[0] => d0_avl_burstcount[0].IN1
d0_avl_burstcount[1] => d0_avl_burstcount[1].IN1
d0_avl_burstcount[2] => d0_avl_burstcount[2].IN1
d0_avl_byteenable[0] => d0_avl_byteenable[0].IN1
d0_avl_byteenable[1] => d0_avl_byteenable[1].IN1
d0_avl_byteenable[2] => d0_avl_byteenable[2].IN1
d0_avl_byteenable[3] => d0_avl_byteenable[3].IN1
d0_avl_byteenable[4] => d0_avl_byteenable[4].IN1
d0_avl_byteenable[5] => d0_avl_byteenable[5].IN1
d0_avl_byteenable[6] => d0_avl_byteenable[6].IN1
d0_avl_byteenable[7] => d0_avl_byteenable[7].IN1
d0_avl_beginbursttransfer => d0_avl_beginbursttransfer.IN1
d0_avl_read => d0_avl_read.IN1
d0_avl_readdata[0] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[1] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[2] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[3] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[4] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[5] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[6] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[7] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[8] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[9] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[10] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[11] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[12] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[13] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[14] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[15] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[16] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[17] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[18] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[19] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[20] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[21] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[22] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[23] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[24] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[25] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[26] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[27] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[28] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[29] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[30] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[31] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[32] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[33] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[34] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[35] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[36] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[37] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[38] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[39] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[40] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[41] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[42] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[43] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[44] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[45] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[46] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[47] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[48] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[49] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[50] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[51] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[52] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[53] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[54] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[55] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[56] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[57] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[58] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[59] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[60] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[61] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[62] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdata[63] <= altera_merlin_master_translator:d0_avl_translator.av_readdata
d0_avl_readdatavalid <= altera_merlin_master_translator:d0_avl_translator.av_readdatavalid
d0_avl_write => d0_avl_write.IN1
d0_avl_writedata[0] => d0_avl_writedata[0].IN1
d0_avl_writedata[1] => d0_avl_writedata[1].IN1
d0_avl_writedata[2] => d0_avl_writedata[2].IN1
d0_avl_writedata[3] => d0_avl_writedata[3].IN1
d0_avl_writedata[4] => d0_avl_writedata[4].IN1
d0_avl_writedata[5] => d0_avl_writedata[5].IN1
d0_avl_writedata[6] => d0_avl_writedata[6].IN1
d0_avl_writedata[7] => d0_avl_writedata[7].IN1
d0_avl_writedata[8] => d0_avl_writedata[8].IN1
d0_avl_writedata[9] => d0_avl_writedata[9].IN1
d0_avl_writedata[10] => d0_avl_writedata[10].IN1
d0_avl_writedata[11] => d0_avl_writedata[11].IN1
d0_avl_writedata[12] => d0_avl_writedata[12].IN1
d0_avl_writedata[13] => d0_avl_writedata[13].IN1
d0_avl_writedata[14] => d0_avl_writedata[14].IN1
d0_avl_writedata[15] => d0_avl_writedata[15].IN1
d0_avl_writedata[16] => d0_avl_writedata[16].IN1
d0_avl_writedata[17] => d0_avl_writedata[17].IN1
d0_avl_writedata[18] => d0_avl_writedata[18].IN1
d0_avl_writedata[19] => d0_avl_writedata[19].IN1
d0_avl_writedata[20] => d0_avl_writedata[20].IN1
d0_avl_writedata[21] => d0_avl_writedata[21].IN1
d0_avl_writedata[22] => d0_avl_writedata[22].IN1
d0_avl_writedata[23] => d0_avl_writedata[23].IN1
d0_avl_writedata[24] => d0_avl_writedata[24].IN1
d0_avl_writedata[25] => d0_avl_writedata[25].IN1
d0_avl_writedata[26] => d0_avl_writedata[26].IN1
d0_avl_writedata[27] => d0_avl_writedata[27].IN1
d0_avl_writedata[28] => d0_avl_writedata[28].IN1
d0_avl_writedata[29] => d0_avl_writedata[29].IN1
d0_avl_writedata[30] => d0_avl_writedata[30].IN1
d0_avl_writedata[31] => d0_avl_writedata[31].IN1
d0_avl_writedata[32] => d0_avl_writedata[32].IN1
d0_avl_writedata[33] => d0_avl_writedata[33].IN1
d0_avl_writedata[34] => d0_avl_writedata[34].IN1
d0_avl_writedata[35] => d0_avl_writedata[35].IN1
d0_avl_writedata[36] => d0_avl_writedata[36].IN1
d0_avl_writedata[37] => d0_avl_writedata[37].IN1
d0_avl_writedata[38] => d0_avl_writedata[38].IN1
d0_avl_writedata[39] => d0_avl_writedata[39].IN1
d0_avl_writedata[40] => d0_avl_writedata[40].IN1
d0_avl_writedata[41] => d0_avl_writedata[41].IN1
d0_avl_writedata[42] => d0_avl_writedata[42].IN1
d0_avl_writedata[43] => d0_avl_writedata[43].IN1
d0_avl_writedata[44] => d0_avl_writedata[44].IN1
d0_avl_writedata[45] => d0_avl_writedata[45].IN1
d0_avl_writedata[46] => d0_avl_writedata[46].IN1
d0_avl_writedata[47] => d0_avl_writedata[47].IN1
d0_avl_writedata[48] => d0_avl_writedata[48].IN1
d0_avl_writedata[49] => d0_avl_writedata[49].IN1
d0_avl_writedata[50] => d0_avl_writedata[50].IN1
d0_avl_writedata[51] => d0_avl_writedata[51].IN1
d0_avl_writedata[52] => d0_avl_writedata[52].IN1
d0_avl_writedata[53] => d0_avl_writedata[53].IN1
d0_avl_writedata[54] => d0_avl_writedata[54].IN1
d0_avl_writedata[55] => d0_avl_writedata[55].IN1
d0_avl_writedata[56] => d0_avl_writedata[56].IN1
d0_avl_writedata[57] => d0_avl_writedata[57].IN1
d0_avl_writedata[58] => d0_avl_writedata[58].IN1
d0_avl_writedata[59] => d0_avl_writedata[59].IN1
d0_avl_writedata[60] => d0_avl_writedata[60].IN1
d0_avl_writedata[61] => d0_avl_writedata[61].IN1
d0_avl_writedata[62] => d0_avl_writedata[62].IN1
d0_avl_writedata[63] => d0_avl_writedata[63].IN1
if0_avl_address[0] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[1] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[2] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[3] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[4] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[5] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[6] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[7] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[8] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[9] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[10] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[11] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[12] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[13] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[14] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[15] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[16] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[17] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[18] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[19] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[20] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[21] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[22] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[23] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[24] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_address[25] <= altera_merlin_slave_translator:if0_avl_translator.av_address
if0_avl_write <= altera_merlin_slave_translator:if0_avl_translator.av_write
if0_avl_read <= altera_merlin_slave_translator:if0_avl_translator.av_read
if0_avl_readdata[0] => if0_avl_readdata[0].IN1
if0_avl_readdata[1] => if0_avl_readdata[1].IN1
if0_avl_readdata[2] => if0_avl_readdata[2].IN1
if0_avl_readdata[3] => if0_avl_readdata[3].IN1
if0_avl_readdata[4] => if0_avl_readdata[4].IN1
if0_avl_readdata[5] => if0_avl_readdata[5].IN1
if0_avl_readdata[6] => if0_avl_readdata[6].IN1
if0_avl_readdata[7] => if0_avl_readdata[7].IN1
if0_avl_readdata[8] => if0_avl_readdata[8].IN1
if0_avl_readdata[9] => if0_avl_readdata[9].IN1
if0_avl_readdata[10] => if0_avl_readdata[10].IN1
if0_avl_readdata[11] => if0_avl_readdata[11].IN1
if0_avl_readdata[12] => if0_avl_readdata[12].IN1
if0_avl_readdata[13] => if0_avl_readdata[13].IN1
if0_avl_readdata[14] => if0_avl_readdata[14].IN1
if0_avl_readdata[15] => if0_avl_readdata[15].IN1
if0_avl_readdata[16] => if0_avl_readdata[16].IN1
if0_avl_readdata[17] => if0_avl_readdata[17].IN1
if0_avl_readdata[18] => if0_avl_readdata[18].IN1
if0_avl_readdata[19] => if0_avl_readdata[19].IN1
if0_avl_readdata[20] => if0_avl_readdata[20].IN1
if0_avl_readdata[21] => if0_avl_readdata[21].IN1
if0_avl_readdata[22] => if0_avl_readdata[22].IN1
if0_avl_readdata[23] => if0_avl_readdata[23].IN1
if0_avl_readdata[24] => if0_avl_readdata[24].IN1
if0_avl_readdata[25] => if0_avl_readdata[25].IN1
if0_avl_readdata[26] => if0_avl_readdata[26].IN1
if0_avl_readdata[27] => if0_avl_readdata[27].IN1
if0_avl_readdata[28] => if0_avl_readdata[28].IN1
if0_avl_readdata[29] => if0_avl_readdata[29].IN1
if0_avl_readdata[30] => if0_avl_readdata[30].IN1
if0_avl_readdata[31] => if0_avl_readdata[31].IN1
if0_avl_readdata[32] => if0_avl_readdata[32].IN1
if0_avl_readdata[33] => if0_avl_readdata[33].IN1
if0_avl_readdata[34] => if0_avl_readdata[34].IN1
if0_avl_readdata[35] => if0_avl_readdata[35].IN1
if0_avl_readdata[36] => if0_avl_readdata[36].IN1
if0_avl_readdata[37] => if0_avl_readdata[37].IN1
if0_avl_readdata[38] => if0_avl_readdata[38].IN1
if0_avl_readdata[39] => if0_avl_readdata[39].IN1
if0_avl_readdata[40] => if0_avl_readdata[40].IN1
if0_avl_readdata[41] => if0_avl_readdata[41].IN1
if0_avl_readdata[42] => if0_avl_readdata[42].IN1
if0_avl_readdata[43] => if0_avl_readdata[43].IN1
if0_avl_readdata[44] => if0_avl_readdata[44].IN1
if0_avl_readdata[45] => if0_avl_readdata[45].IN1
if0_avl_readdata[46] => if0_avl_readdata[46].IN1
if0_avl_readdata[47] => if0_avl_readdata[47].IN1
if0_avl_readdata[48] => if0_avl_readdata[48].IN1
if0_avl_readdata[49] => if0_avl_readdata[49].IN1
if0_avl_readdata[50] => if0_avl_readdata[50].IN1
if0_avl_readdata[51] => if0_avl_readdata[51].IN1
if0_avl_readdata[52] => if0_avl_readdata[52].IN1
if0_avl_readdata[53] => if0_avl_readdata[53].IN1
if0_avl_readdata[54] => if0_avl_readdata[54].IN1
if0_avl_readdata[55] => if0_avl_readdata[55].IN1
if0_avl_readdata[56] => if0_avl_readdata[56].IN1
if0_avl_readdata[57] => if0_avl_readdata[57].IN1
if0_avl_readdata[58] => if0_avl_readdata[58].IN1
if0_avl_readdata[59] => if0_avl_readdata[59].IN1
if0_avl_readdata[60] => if0_avl_readdata[60].IN1
if0_avl_readdata[61] => if0_avl_readdata[61].IN1
if0_avl_readdata[62] => if0_avl_readdata[62].IN1
if0_avl_readdata[63] => if0_avl_readdata[63].IN1
if0_avl_writedata[0] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[1] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[2] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[3] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[4] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[5] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[6] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[7] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[8] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[9] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[10] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[11] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[12] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[13] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[14] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[15] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[16] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[17] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[18] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[19] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[20] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[21] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[22] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[23] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[24] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[25] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[26] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[27] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[28] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[29] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[30] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[31] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[32] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[33] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[34] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[35] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[36] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[37] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[38] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[39] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[40] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[41] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[42] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[43] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[44] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[45] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[46] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[47] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[48] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[49] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[50] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[51] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[52] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[53] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[54] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[55] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[56] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[57] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[58] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[59] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[60] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[61] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[62] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_writedata[63] <= altera_merlin_slave_translator:if0_avl_translator.av_writedata
if0_avl_beginbursttransfer <= altera_merlin_slave_translator:if0_avl_translator.av_beginbursttransfer
if0_avl_burstcount[0] <= altera_merlin_slave_translator:if0_avl_translator.av_burstcount
if0_avl_burstcount[1] <= altera_merlin_slave_translator:if0_avl_translator.av_burstcount
if0_avl_burstcount[2] <= altera_merlin_slave_translator:if0_avl_translator.av_burstcount
if0_avl_byteenable[0] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[1] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[2] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[3] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[4] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[5] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[6] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_byteenable[7] <= altera_merlin_slave_translator:if0_avl_translator.av_byteenable
if0_avl_readdatavalid => if0_avl_readdatavalid.IN1
if0_avl_waitrequest => if0_avl_waitrequest.IN1


|MyDDR3Controller_example|MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d0_avl_translator
clk => end_begintransfer.CLK
clk => burst_stalled.CLK
clk => first_burst_stalled.CLK
clk => burstcount_register_lint[0].CLK
clk => burstcount_register_lint[1].CLK
clk => burstcount_register_lint[2].CLK
clk => burstcount_register_lint[3].CLK
clk => burstcount_register_lint[4].CLK
clk => burstcount_register_lint[5].CLK
clk => address_register[0].CLK
clk => address_register[1].CLK
clk => address_register[2].CLK
clk => address_register[3].CLK
clk => address_register[4].CLK
clk => address_register[5].CLK
clk => address_register[6].CLK
clk => address_register[7].CLK
clk => address_register[8].CLK
clk => address_register[9].CLK
clk => address_register[10].CLK
clk => address_register[11].CLK
clk => address_register[12].CLK
clk => address_register[13].CLK
clk => address_register[14].CLK
clk => address_register[15].CLK
clk => address_register[16].CLK
clk => address_register[17].CLK
clk => address_register[18].CLK
clk => address_register[19].CLK
clk => address_register[20].CLK
clk => address_register[21].CLK
clk => address_register[22].CLK
clk => address_register[23].CLK
clk => address_register[24].CLK
clk => address_register[25].CLK
clk => address_register[26].CLK
clk => address_register[27].CLK
clk => address_register[28].CLK
reset => end_begintransfer.ACLR
reset => burst_stalled.ACLR
reset => first_burst_stalled.ACLR
reset => burstcount_register_lint[0].ACLR
reset => burstcount_register_lint[1].ACLR
reset => burstcount_register_lint[2].ACLR
reset => burstcount_register_lint[3].ACLR
reset => burstcount_register_lint[4].ACLR
reset => burstcount_register_lint[5].ACLR
reset => address_register[0].ACLR
reset => address_register[1].ACLR
reset => address_register[2].ACLR
reset => address_register[3].ACLR
reset => address_register[4].ACLR
reset => address_register[5].ACLR
reset => address_register[6].ACLR
reset => address_register[7].ACLR
reset => address_register[8].ACLR
reset => address_register[9].ACLR
reset => address_register[10].ACLR
reset => address_register[11].ACLR
reset => address_register[12].ACLR
reset => address_register[13].ACLR
reset => address_register[14].ACLR
reset => address_register[15].ACLR
reset => address_register[16].ACLR
reset => address_register[17].ACLR
reset => address_register[18].ACLR
reset => address_register[19].ACLR
reset => address_register[20].ACLR
reset => address_register[21].ACLR
reset => address_register[22].ACLR
reset => address_register[23].ACLR
reset => address_register[24].ACLR
reset => address_register[25].ACLR
reset => address_register[26].ACLR
reset => address_register[27].ACLR
reset => address_register[28].ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= uav_address.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[1] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[2] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[3] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[4] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[5] <= uav_burstcount.DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[4] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[5] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[6] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[7] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdata[32] => av_readdata[32].DATAIN
uav_readdata[33] => av_readdata[33].DATAIN
uav_readdata[34] => av_readdata[34].DATAIN
uav_readdata[35] => av_readdata[35].DATAIN
uav_readdata[36] => av_readdata[36].DATAIN
uav_readdata[37] => av_readdata[37].DATAIN
uav_readdata[38] => av_readdata[38].DATAIN
uav_readdata[39] => av_readdata[39].DATAIN
uav_readdata[40] => av_readdata[40].DATAIN
uav_readdata[41] => av_readdata[41].DATAIN
uav_readdata[42] => av_readdata[42].DATAIN
uav_readdata[43] => av_readdata[43].DATAIN
uav_readdata[44] => av_readdata[44].DATAIN
uav_readdata[45] => av_readdata[45].DATAIN
uav_readdata[46] => av_readdata[46].DATAIN
uav_readdata[47] => av_readdata[47].DATAIN
uav_readdata[48] => av_readdata[48].DATAIN
uav_readdata[49] => av_readdata[49].DATAIN
uav_readdata[50] => av_readdata[50].DATAIN
uav_readdata[51] => av_readdata[51].DATAIN
uav_readdata[52] => av_readdata[52].DATAIN
uav_readdata[53] => av_readdata[53].DATAIN
uav_readdata[54] => av_readdata[54].DATAIN
uav_readdata[55] => av_readdata[55].DATAIN
uav_readdata[56] => av_readdata[56].DATAIN
uav_readdata[57] => av_readdata[57].DATAIN
uav_readdata[58] => av_readdata[58].DATAIN
uav_readdata[59] => av_readdata[59].DATAIN
uav_readdata[60] => av_readdata[60].DATAIN
uav_readdata[61] => av_readdata[61].DATAIN
uav_readdata[62] => av_readdata[62].DATAIN
uav_readdata[63] => av_readdata[63].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => always10.IN1
uav_waitrequest => end_begintransfer.OUTPUTSELECT
uav_waitrequest => burst_stalled.DATAB
uav_waitrequest => av_waitrequest.DATAIN
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => address_register.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => burstcount_register_lint.OUTPUTSELECT
uav_waitrequest => first_burst_stalled.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => internal_begintransfer.IN0
av_write => uav_write.DATAIN
av_read => internal_begintransfer.IN1
av_read => uav_read.DATAIN
av_address[0] => uav_address.DATAA
av_address[0] => address_register[0].DATAIN
av_address[1] => uav_address.DATAA
av_address[1] => address_register[1].DATAIN
av_address[2] => uav_address.DATAA
av_address[2] => address_register[2].DATAIN
av_address[3] => uav_address.DATAA
av_address[3] => Add0.IN52
av_address[3] => address_register.DATAB
av_address[4] => uav_address.DATAA
av_address[4] => Add0.IN51
av_address[4] => address_register.DATAB
av_address[5] => uav_address.DATAA
av_address[5] => Add0.IN50
av_address[5] => address_register.DATAB
av_address[6] => uav_address.DATAA
av_address[6] => Add0.IN49
av_address[6] => address_register.DATAB
av_address[7] => uav_address.DATAA
av_address[7] => Add0.IN48
av_address[7] => address_register.DATAB
av_address[8] => uav_address.DATAA
av_address[8] => Add0.IN47
av_address[8] => address_register.DATAB
av_address[9] => uav_address.DATAA
av_address[9] => Add0.IN46
av_address[9] => address_register.DATAB
av_address[10] => uav_address.DATAA
av_address[10] => Add0.IN45
av_address[10] => address_register.DATAB
av_address[11] => uav_address.DATAA
av_address[11] => Add0.IN44
av_address[11] => address_register.DATAB
av_address[12] => uav_address.DATAA
av_address[12] => Add0.IN43
av_address[12] => address_register.DATAB
av_address[13] => uav_address.DATAA
av_address[13] => Add0.IN42
av_address[13] => address_register.DATAB
av_address[14] => uav_address.DATAA
av_address[14] => Add0.IN41
av_address[14] => address_register.DATAB
av_address[15] => uav_address.DATAA
av_address[15] => Add0.IN40
av_address[15] => address_register.DATAB
av_address[16] => uav_address.DATAA
av_address[16] => Add0.IN39
av_address[16] => address_register.DATAB
av_address[17] => uav_address.DATAA
av_address[17] => Add0.IN38
av_address[17] => address_register.DATAB
av_address[18] => uav_address.DATAA
av_address[18] => Add0.IN37
av_address[18] => address_register.DATAB
av_address[19] => uav_address.DATAA
av_address[19] => Add0.IN36
av_address[19] => address_register.DATAB
av_address[20] => uav_address.DATAA
av_address[20] => Add0.IN35
av_address[20] => address_register.DATAB
av_address[21] => uav_address.DATAA
av_address[21] => Add0.IN34
av_address[21] => address_register.DATAB
av_address[22] => uav_address.DATAA
av_address[22] => Add0.IN33
av_address[22] => address_register.DATAB
av_address[23] => uav_address.DATAA
av_address[23] => Add0.IN32
av_address[23] => address_register.DATAB
av_address[24] => uav_address.DATAA
av_address[24] => Add0.IN31
av_address[24] => address_register.DATAB
av_address[25] => uav_address.DATAA
av_address[25] => Add0.IN30
av_address[25] => address_register.DATAB
av_address[26] => uav_address.DATAA
av_address[26] => Add0.IN29
av_address[26] => address_register.DATAB
av_address[27] => uav_address.DATAA
av_address[27] => Add0.IN28
av_address[27] => address_register.DATAB
av_address[28] => uav_address.DATAA
av_address[28] => Add0.IN27
av_address[28] => address_register.DATAB
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_byteenable[4] => uav_byteenable[4].DATAIN
av_byteenable[5] => uav_byteenable[5].DATAIN
av_byteenable[6] => uav_byteenable[6].DATAIN
av_byteenable[7] => uav_byteenable[7].DATAIN
av_burstcount[0] => uav_burstcount.DATAA
av_burstcount[0] => Add2.IN12
av_burstcount[0] => burstcount_register_lint.DATAB
av_burstcount[1] => uav_burstcount.DATAA
av_burstcount[1] => Add2.IN11
av_burstcount[1] => burstcount_register_lint.DATAB
av_burstcount[2] => uav_burstcount.DATAA
av_burstcount[2] => Add2.IN10
av_burstcount[2] => burstcount_register_lint.DATAB
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_writedata[32] => uav_writedata[32].DATAIN
av_writedata[33] => uav_writedata[33].DATAIN
av_writedata[34] => uav_writedata[34].DATAIN
av_writedata[35] => uav_writedata[35].DATAIN
av_writedata[36] => uav_writedata[36].DATAIN
av_writedata[37] => uav_writedata[37].DATAIN
av_writedata[38] => uav_writedata[38].DATAIN
av_writedata[39] => uav_writedata[39].DATAIN
av_writedata[40] => uav_writedata[40].DATAIN
av_writedata[41] => uav_writedata[41].DATAIN
av_writedata[42] => uav_writedata[42].DATAIN
av_writedata[43] => uav_writedata[43].DATAIN
av_writedata[44] => uav_writedata[44].DATAIN
av_writedata[45] => uav_writedata[45].DATAIN
av_writedata[46] => uav_writedata[46].DATAIN
av_writedata[47] => uav_writedata[47].DATAIN
av_writedata[48] => uav_writedata[48].DATAIN
av_writedata[49] => uav_writedata[49].DATAIN
av_writedata[50] => uav_writedata[50].DATAIN
av_writedata[51] => uav_writedata[51].DATAIN
av_writedata[52] => uav_writedata[52].DATAIN
av_writedata[53] => uav_writedata[53].DATAIN
av_writedata[54] => uav_writedata[54].DATAIN
av_writedata[55] => uav_writedata[55].DATAIN
av_writedata[56] => uav_writedata[56].DATAIN
av_writedata[57] => uav_writedata[57].DATAIN
av_writedata[58] => uav_writedata[58].DATAIN
av_writedata[59] => uav_writedata[59].DATAIN
av_writedata[60] => uav_writedata[60].DATAIN
av_writedata[61] => uav_writedata[61].DATAIN
av_writedata[62] => uav_writedata[62].DATAIN
av_writedata[63] => uav_writedata[63].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => always4.IN1
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_address.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_beginbursttransfer => uav_burstcount.OUTPUTSELECT
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= uav_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= uav_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= uav_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= uav_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= uav_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= uav_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= uav_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= uav_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= uav_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= uav_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= uav_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= uav_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= uav_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= uav_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= uav_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= uav_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= uav_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= uav_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= uav_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= uav_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= uav_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= uav_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= uav_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= uav_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= uav_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= uav_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= uav_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= uav_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= uav_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= uav_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= uav_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= uav_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|MyDDR3Controller_example|MyDDR3Controller_example_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:if0_avl_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => ~NO_FANOUT~
uav_address[3] => av_address[0].DATAIN
uav_address[4] => av_address[1].DATAIN
uav_address[5] => av_address[2].DATAIN
uav_address[6] => av_address[3].DATAIN
uav_address[7] => av_address[4].DATAIN
uav_address[8] => av_address[5].DATAIN
uav_address[9] => av_address[6].DATAIN
uav_address[10] => av_address[7].DATAIN
uav_address[11] => av_address[8].DATAIN
uav_address[12] => av_address[9].DATAIN
uav_address[13] => av_address[10].DATAIN
uav_address[14] => av_address[11].DATAIN
uav_address[15] => av_address[12].DATAIN
uav_address[16] => av_address[13].DATAIN
uav_address[17] => av_address[14].DATAIN
uav_address[18] => av_address[15].DATAIN
uav_address[19] => av_address[16].DATAIN
uav_address[20] => av_address[17].DATAIN
uav_address[21] => av_address[18].DATAIN
uav_address[22] => av_address[19].DATAIN
uav_address[23] => av_address[20].DATAIN
uav_address[24] => av_address[21].DATAIN
uav_address[25] => av_address[22].DATAIN
uav_address[26] => av_address[23].DATAIN
uav_address[27] => av_address[24].DATAIN
uav_address[28] => av_address[25].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_writedata[32] => av_writedata[32].DATAIN
uav_writedata[33] => av_writedata[33].DATAIN
uav_writedata[34] => av_writedata[34].DATAIN
uav_writedata[35] => av_writedata[35].DATAIN
uav_writedata[36] => av_writedata[36].DATAIN
uav_writedata[37] => av_writedata[37].DATAIN
uav_writedata[38] => av_writedata[38].DATAIN
uav_writedata[39] => av_writedata[39].DATAIN
uav_writedata[40] => av_writedata[40].DATAIN
uav_writedata[41] => av_writedata[41].DATAIN
uav_writedata[42] => av_writedata[42].DATAIN
uav_writedata[43] => av_writedata[43].DATAIN
uav_writedata[44] => av_writedata[44].DATAIN
uav_writedata[45] => av_writedata[45].DATAIN
uav_writedata[46] => av_writedata[46].DATAIN
uav_writedata[47] => av_writedata[47].DATAIN
uav_writedata[48] => av_writedata[48].DATAIN
uav_writedata[49] => av_writedata[49].DATAIN
uav_writedata[50] => av_writedata[50].DATAIN
uav_writedata[51] => av_writedata[51].DATAIN
uav_writedata[52] => av_writedata[52].DATAIN
uav_writedata[53] => av_writedata[53].DATAIN
uav_writedata[54] => av_writedata[54].DATAIN
uav_writedata[55] => av_writedata[55].DATAIN
uav_writedata[56] => av_writedata[56].DATAIN
uav_writedata[57] => av_writedata[57].DATAIN
uav_writedata[58] => av_writedata[58].DATAIN
uav_writedata[59] => av_writedata[59].DATAIN
uav_writedata[60] => av_writedata[60].DATAIN
uav_writedata[61] => av_writedata[61].DATAIN
uav_writedata[62] => av_writedata[62].DATAIN
uav_writedata[63] => av_writedata[63].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN4
uav_burstcount[1] => Equal0.IN3
uav_burstcount[2] => Equal0.IN2
uav_burstcount[3] => av_burstcount[0].DATAIN
uav_burstcount[3] => Equal0.IN5
uav_burstcount[4] => av_burstcount[1].DATAIN
uav_burstcount[4] => Equal0.IN1
uav_burstcount[5] => av_burstcount[2].DATAIN
uav_burstcount[5] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_byteenable[4] => av_writebyteenable.IN1
uav_byteenable[4] => av_byteenable[4].DATAIN
uav_byteenable[5] => av_writebyteenable.IN1
uav_byteenable[5] => av_byteenable[5].DATAIN
uav_byteenable[6] => av_writebyteenable.IN1
uav_byteenable[6] => av_byteenable[6].DATAIN
uav_byteenable[7] => av_writebyteenable.IN1
uav_byteenable[7] => av_byteenable[7].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[32] <= av_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[33] <= av_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[34] <= av_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[35] <= av_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[36] <= av_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[37] <= av_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[38] <= av_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[39] <= av_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[40] <= av_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[41] <= av_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[42] <= av_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[43] <= av_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[44] <= av_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[45] <= av_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[46] <= av_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[47] <= av_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[48] <= av_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[49] <= av_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[50] <= av_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[51] <= av_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[52] <= av_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[53] <= av_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[54] <= av_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[55] <= av_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[56] <= av_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[57] <= av_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[58] <= av_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[59] <= av_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[60] <= av_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[61] <= av_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[62] <= av_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[63] <= av_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[26].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[27].DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= uav_address[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[32] <= uav_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[33] <= uav_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[34] <= uav_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[35] <= uav_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[36] <= uav_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[37] <= uav_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[38] <= uav_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[39] <= uav_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[40] <= uav_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[41] <= uav_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[42] <= uav_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[43] <= uav_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[44] <= uav_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[45] <= uav_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[46] <= uav_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[47] <= uav_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[48] <= uav_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[49] <= uav_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[50] <= uav_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[51] <= uav_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[52] <= uav_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[53] <= uav_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[54] <= uav_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[55] <= uav_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[56] <= uav_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[57] <= uav_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[58] <= uav_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[59] <= uav_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[60] <= uav_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[61] <= uav_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[62] <= uav_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[63] <= uav_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[1] <= uav_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[2] <= uav_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[4] <= uav_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[5] <= uav_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[6] <= uav_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[7] <= uav_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[4] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[5] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[6] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[7] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdata[32] => uav_readdata[32].DATAIN
av_readdata[33] => uav_readdata[33].DATAIN
av_readdata[34] => uav_readdata[34].DATAIN
av_readdata[35] => uav_readdata[35].DATAIN
av_readdata[36] => uav_readdata[36].DATAIN
av_readdata[37] => uav_readdata[37].DATAIN
av_readdata[38] => uav_readdata[38].DATAIN
av_readdata[39] => uav_readdata[39].DATAIN
av_readdata[40] => uav_readdata[40].DATAIN
av_readdata[41] => uav_readdata[41].DATAIN
av_readdata[42] => uav_readdata[42].DATAIN
av_readdata[43] => uav_readdata[43].DATAIN
av_readdata[44] => uav_readdata[44].DATAIN
av_readdata[45] => uav_readdata[45].DATAIN
av_readdata[46] => uav_readdata[46].DATAIN
av_readdata[47] => uav_readdata[47].DATAIN
av_readdata[48] => uav_readdata[48].DATAIN
av_readdata[49] => uav_readdata[49].DATAIN
av_readdata[50] => uav_readdata[50].DATAIN
av_readdata[51] => uav_readdata[51].DATAIN
av_readdata[52] => uav_readdata[52].DATAIN
av_readdata[53] => uav_readdata[53].DATAIN
av_readdata[54] => uav_readdata[54].DATAIN
av_readdata[55] => uav_readdata[55].DATAIN
av_readdata[56] => uav_readdata[56].DATAIN
av_readdata[57] => uav_readdata[57].DATAIN
av_readdata[58] => uav_readdata[58].DATAIN
av_readdata[59] => uav_readdata[59].DATAIN
av_readdata[60] => uav_readdata[60].DATAIN
av_readdata[61] => uav_readdata[61].DATAIN
av_readdata[62] => uav_readdata[62].DATAIN
av_readdata[63] => uav_readdata[63].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|MyDDR3Controller_example|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|MyDDR3Controller_example|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|MyDDR3Controller_example|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|MyDDR3Controller_example|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


