strict digraph "" {
	node [label="\N"];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f26d69e8390>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f26d69e8510>",
		fillcolor=firebrick,
		label="18:NS
incr <= incr + 1'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f26d69e8510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "18:NS"	[cond="['clk']",
		label=clk,
		lineno=18];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f26d69e89d0>",
		fillcolor=turquoise,
		label="14:BL
incr <= 1'd0;
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f26d69e8750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f26d69e8890>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q', 'incr']",
		label="Leaf_12:AL"];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"18:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f26d69e8a50>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f26d69e8a90>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "18:IF"	[cond="['reset']",
		label="!((!reset))",
		lineno=14];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(!reset)",
		lineno=14];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f26d69e8b50>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'incr', 'clk']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
}
