// Seed: 2700325770
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    output tri1 id_4
);
  rnmos (id_3, 1, id_0, id_2);
  wor  id_6;
  wire id_7;
  wire id_8;
  wand id_9, id_10, id_11, id_12;
  assign id_11 = id_6 - 1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3
    , id_50,
    output wire id_4,
    input uwire id_5,
    input wire id_6,
    output tri0 id_7,
    input wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wand id_15,
    input tri0 id_16,
    output wand id_17,
    input tri0 id_18,
    output supply1 id_19,
    output wand id_20,
    input wor id_21,
    input wire id_22,
    output wor id_23,
    input tri id_24,
    input supply0 id_25,
    input tri0 id_26,
    output supply1 id_27,
    input tri id_28,
    input tri1 id_29,
    input tri0 id_30,
    input wor id_31,
    input supply1 id_32,
    output wire id_33,
    output wand id_34,
    output wor id_35,
    input wor id_36,
    input tri1 id_37,
    input wire id_38,
    output uwire id_39,
    input wand id_40,
    input wand id_41,
    input wire id_42,
    output wor id_43,
    input supply0 id_44,
    output wand id_45,
    input tri1 id_46,
    output wor id_47,
    input uwire id_48
);
  wire id_51;
  module_0(
      id_35, id_47, id_6, id_31, id_20
  );
endmodule
