Classic Timing Analyzer report for demo
Thu Mar 24 16:46:17 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'clkm'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                          ; To                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.694 ns                                       ; control                                                                                                       ; print:inst4|out[10]                                                                  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.217 ns                                       ; print:inst4|out[16]                                                                                           ; out[16]                                                                              ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.467 ns                                       ; clk                                                                                                           ; DAC                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.499 ns                                      ; car                                                                                                           ; count:inst|num[0]                                                                    ; --         ; clkm     ; 0            ;
; Clock Setup: 'clkm'          ; N/A   ; None          ; 53.10 MHz ( period = 18.832 ns )               ; count:inst|num[17]                                                                                            ; count:inst|fren[19]                                                                  ; clkm       ; clkm     ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                               ;                                                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clkm            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 280.27 MHz ( period = 3.568 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 298.69 MHz ( period = 3.348 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 307.69 MHz ( period = 3.250 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.954 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 316.66 MHz ( period = 3.158 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 320.51 MHz ( period = 3.120 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 323.52 MHz ( period = 3.091 ns )                    ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 328.84 MHz ( period = 3.041 ns )                    ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 329.60 MHz ( period = 3.034 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 339.21 MHz ( period = 2.948 ns )                    ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.684 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.637 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.599 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.512 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[11]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[7]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[12]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[11]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[16]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.275 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[13]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.251 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[6]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[12]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[4]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.218 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[12]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[15]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[7]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[13]                                                                                             ; phase:inst1|N[18]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[7]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[10]                                                                                             ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[0]                                                                                              ; phase:inst1|N[5]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[2]                                                                                              ; phase:inst1|N[8]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[6]                                                                                              ; phase:inst1|N[11]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[14]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[9]                                                                                              ; phase:inst1|N[14]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[1]                                                                                              ; phase:inst1|N[6]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[15]                                                                                             ; phase:inst1|N[19]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[11]                                                                                             ; phase:inst1|N[17]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[3]                                                                                              ; phase:inst1|N[9]                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[8]                                                                                              ; phase:inst1|N[13]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; phase:inst1|N[5]                                                                                              ; phase:inst1|N[10]                                                                                             ; clk        ; clk      ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[6]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[3]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[7]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[1]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[2]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[4]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; phase:inst1|fre[5]                                                                                            ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkm'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From               ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.10 MHz ( period = 18.832 ns )                    ; count:inst|num[17] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.197 ns                ;
; N/A                                     ; 53.16 MHz ( period = 18.812 ns )                    ; count:inst|num[14] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 53.16 MHz ( period = 18.812 ns )                    ; count:inst|num[13] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; count:inst|num[11] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.180 ns                ;
; N/A                                     ; 53.24 MHz ( period = 18.782 ns )                    ; count:inst|num[15] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.172 ns                ;
; N/A                                     ; 53.27 MHz ( period = 18.774 ns )                    ; count:inst|num[12] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.744 ns )                    ; count:inst|num[16] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 9.153 ns                ;
; N/A                                     ; 54.90 MHz ( period = 18.216 ns )                    ; count:inst|num[17] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; count:inst|num[14] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; count:inst|num[13] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 55.00 MHz ( period = 18.182 ns )                    ; count:inst|num[11] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.872 ns                ;
; N/A                                     ; 55.05 MHz ( period = 18.166 ns )                    ; count:inst|num[15] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 55.05 MHz ( period = 18.164 ns )                    ; count:inst|num[1]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.855 ns                ;
; N/A                                     ; 55.07 MHz ( period = 18.158 ns )                    ; count:inst|num[12] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 55.16 MHz ( period = 18.128 ns )                    ; count:inst|num[16] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.845 ns                ;
; N/A                                     ; 55.39 MHz ( period = 18.054 ns )                    ; count:inst|num[9]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 55.39 MHz ( period = 18.054 ns )                    ; count:inst|num[4]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 55.47 MHz ( period = 18.028 ns )                    ; count:inst|num[0]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 55.48 MHz ( period = 18.024 ns )                    ; count:inst|num[10] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 55.53 MHz ( period = 18.008 ns )                    ; count:inst|num[7]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 55.53 MHz ( period = 18.008 ns )                    ; count:inst|num[6]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 55.54 MHz ( period = 18.006 ns )                    ; count:inst|num[5]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 55.60 MHz ( period = 17.986 ns )                    ; count:inst|num[2]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 55.60 MHz ( period = 17.984 ns )                    ; count:inst|num[3]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.765 ns                ;
; N/A                                     ; 55.63 MHz ( period = 17.976 ns )                    ; count:inst|num[8]  ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 55.68 MHz ( period = 17.960 ns )                    ; count:inst|num[17] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.761 ns                ;
; N/A                                     ; 55.74 MHz ( period = 17.940 ns )                    ; count:inst|num[14] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.751 ns                ;
; N/A                                     ; 55.74 MHz ( period = 17.940 ns )                    ; count:inst|num[13] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.751 ns                ;
; N/A                                     ; 55.78 MHz ( period = 17.926 ns )                    ; count:inst|num[11] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.744 ns                ;
; N/A                                     ; 55.83 MHz ( period = 17.910 ns )                    ; count:inst|num[15] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 55.86 MHz ( period = 17.902 ns )                    ; count:inst|num[12] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 55.95 MHz ( period = 17.872 ns )                    ; count:inst|num[16] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.717 ns                ;
; N/A                                     ; 56.99 MHz ( period = 17.548 ns )                    ; count:inst|num[1]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 57.35 MHz ( period = 17.438 ns )                    ; count:inst|num[9]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 57.35 MHz ( period = 17.438 ns )                    ; count:inst|num[4]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.412 ns )                    ; count:inst|num[0]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.479 ns                ;
; N/A                                     ; 57.44 MHz ( period = 17.408 ns )                    ; count:inst|num[10] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.392 ns )                    ; count:inst|num[7]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.469 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.392 ns )                    ; count:inst|num[6]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.469 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.390 ns )                    ; count:inst|num[5]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.468 ns                ;
; N/A                                     ; 57.57 MHz ( period = 17.370 ns )                    ; count:inst|num[2]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 57.58 MHz ( period = 17.368 ns )                    ; count:inst|num[3]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 57.60 MHz ( period = 17.360 ns )                    ; count:inst|num[8]  ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 57.76 MHz ( period = 17.312 ns )                    ; count:inst|num[14] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.437 ns                ;
; N/A                                     ; 57.76 MHz ( period = 17.312 ns )                    ; count:inst|num[13] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.437 ns                ;
; N/A                                     ; 57.81 MHz ( period = 17.298 ns )                    ; count:inst|num[11] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 57.83 MHz ( period = 17.292 ns )                    ; count:inst|num[1]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 57.86 MHz ( period = 17.282 ns )                    ; count:inst|num[15] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; count:inst|num[12] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; count:inst|num[16] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 58.06 MHz ( period = 17.224 ns )                    ; count:inst|num[11] ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.393 ns                ;
; N/A                                     ; 58.20 MHz ( period = 17.182 ns )                    ; count:inst|num[9]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 58.20 MHz ( period = 17.182 ns )                    ; count:inst|num[4]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.364 ns                ;
; N/A                                     ; 58.29 MHz ( period = 17.156 ns )                    ; count:inst|num[0]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.351 ns                ;
; N/A                                     ; 58.30 MHz ( period = 17.152 ns )                    ; count:inst|num[10] ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.357 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.136 ns )                    ; count:inst|num[7]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.136 ns )                    ; count:inst|num[6]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.341 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.134 ns )                    ; count:inst|num[5]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 58.43 MHz ( period = 17.114 ns )                    ; count:inst|num[2]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.330 ns                ;
; N/A                                     ; 58.44 MHz ( period = 17.112 ns )                    ; count:inst|num[3]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.329 ns                ;
; N/A                                     ; 58.47 MHz ( period = 17.104 ns )                    ; count:inst|num[8]  ; count:inst|fren[17] ; clkm       ; clkm     ; None                        ; None                      ; 8.325 ns                ;
; N/A                                     ; 58.74 MHz ( period = 17.024 ns )                    ; count:inst|num[11] ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 58.81 MHz ( period = 17.004 ns )                    ; count:inst|num[17] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; count:inst|num[12] ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 8.281 ns                ;
; N/A                                     ; 58.88 MHz ( period = 16.984 ns )                    ; count:inst|num[14] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.273 ns                ;
; N/A                                     ; 58.88 MHz ( period = 16.984 ns )                    ; count:inst|num[13] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.273 ns                ;
; N/A                                     ; 58.93 MHz ( period = 16.970 ns )                    ; count:inst|num[11] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.266 ns                ;
; N/A                                     ; 58.98 MHz ( period = 16.954 ns )                    ; count:inst|num[15] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 59.01 MHz ( period = 16.946 ns )                    ; count:inst|num[12] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; count:inst|num[16] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 8.239 ns                ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; count:inst|num[1]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.121 ns                ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; count:inst|num[1]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.121 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.666 ns )                    ; count:inst|num[1]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.106 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; count:inst|num[1]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.602 ns )                    ; count:inst|num[14] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 8.082 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.602 ns )                    ; count:inst|num[13] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 8.082 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.590 ns )                    ; count:inst|num[1]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.068 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.588 ns )                    ; count:inst|num[11] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 8.075 ns                ;
; N/A                                     ; 60.29 MHz ( period = 16.586 ns )                    ; count:inst|num[4]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.066 ns                ;
; N/A                                     ; 60.29 MHz ( period = 16.586 ns )                    ; count:inst|num[4]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.066 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.572 ns )                    ; count:inst|num[15] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 8.067 ns                ;
; N/A                                     ; 60.37 MHz ( period = 16.564 ns )                    ; count:inst|num[12] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 8.063 ns                ;
; N/A                                     ; 60.39 MHz ( period = 16.560 ns )                    ; count:inst|num[0]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 60.39 MHz ( period = 16.560 ns )                    ; count:inst|num[0]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 60.40 MHz ( period = 16.556 ns )                    ; count:inst|num[4]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 60.41 MHz ( period = 16.554 ns )                    ; count:inst|num[9]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; 60.41 MHz ( period = 16.554 ns )                    ; count:inst|num[4]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; 60.41 MHz ( period = 16.554 ns )                    ; count:inst|num[1]  ; count:inst|fren[3]  ; clkm       ; clkm     ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 60.46 MHz ( period = 16.540 ns )                    ; count:inst|num[7]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 60.46 MHz ( period = 16.540 ns )                    ; count:inst|num[6]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 60.46 MHz ( period = 16.540 ns )                    ; count:inst|num[6]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 60.47 MHz ( period = 16.538 ns )                    ; count:inst|num[5]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.042 ns                ;
; N/A                                     ; 60.47 MHz ( period = 16.538 ns )                    ; count:inst|num[5]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.042 ns                ;
; N/A                                     ; 60.50 MHz ( period = 16.530 ns )                    ; count:inst|num[0]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.038 ns                ;
; N/A                                     ; 60.50 MHz ( period = 16.528 ns )                    ; count:inst|num[0]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.037 ns                ;
; N/A                                     ; 60.52 MHz ( period = 16.524 ns )                    ; count:inst|num[10] ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 60.54 MHz ( period = 16.518 ns )                    ; count:inst|num[2]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 60.54 MHz ( period = 16.518 ns )                    ; count:inst|num[2]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 60.55 MHz ( period = 16.516 ns )                    ; count:inst|num[3]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.031 ns                ;
; N/A                                     ; 60.55 MHz ( period = 16.516 ns )                    ; count:inst|num[3]  ; count:inst|fren[5]  ; clkm       ; clkm     ; None                        ; None                      ; 8.031 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.508 ns )                    ; count:inst|num[7]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.027 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.508 ns )                    ; count:inst|num[6]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.027 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.508 ns )                    ; count:inst|num[8]  ; count:inst|fren[7]  ; clkm       ; clkm     ; None                        ; None                      ; 8.027 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.508 ns )                    ; count:inst|num[5]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.027 ns                ;
; N/A                                     ; 60.58 MHz ( period = 16.506 ns )                    ; count:inst|num[5]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.026 ns                ;
; N/A                                     ; 60.65 MHz ( period = 16.488 ns )                    ; count:inst|num[2]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 60.66 MHz ( period = 16.486 ns )                    ; count:inst|num[2]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 60.66 MHz ( period = 16.486 ns )                    ; count:inst|num[3]  ; count:inst|fren[4]  ; clkm       ; clkm     ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 60.66 MHz ( period = 16.484 ns )                    ; count:inst|num[3]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 60.68 MHz ( period = 16.480 ns )                    ; count:inst|num[9]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.013 ns                ;
; N/A                                     ; 60.68 MHz ( period = 16.480 ns )                    ; count:inst|num[4]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.013 ns                ;
; N/A                                     ; 60.69 MHz ( period = 16.476 ns )                    ; count:inst|num[8]  ; count:inst|fren[15] ; clkm       ; clkm     ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.454 ns )                    ; count:inst|num[0]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 60.79 MHz ( period = 16.450 ns )                    ; count:inst|num[10] ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 60.81 MHz ( period = 16.444 ns )                    ; count:inst|num[4]  ; count:inst|fren[3]  ; clkm       ; clkm     ; None                        ; None                      ; 7.999 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.438 ns )                    ; count:inst|num[1]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.992 ns                ;
; N/A                                     ; 60.85 MHz ( period = 16.434 ns )                    ; count:inst|num[7]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 60.85 MHz ( period = 16.434 ns )                    ; count:inst|num[6]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 60.86 MHz ( period = 16.432 ns )                    ; count:inst|num[5]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 60.90 MHz ( period = 16.420 ns )                    ; count:inst|num[1]  ; count:inst|fren[1]  ; clkm       ; clkm     ; None                        ; None                      ; 7.987 ns                ;
; N/A                                     ; 60.91 MHz ( period = 16.418 ns )                    ; count:inst|num[0]  ; count:inst|fren[3]  ; clkm       ; clkm     ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 60.93 MHz ( period = 16.412 ns )                    ; count:inst|num[2]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.979 ns                ;
; N/A                                     ; 60.94 MHz ( period = 16.410 ns )                    ; count:inst|num[3]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 60.95 MHz ( period = 16.406 ns )                    ; count:inst|num[1]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.976 ns                ;
; N/A                                     ; 60.97 MHz ( period = 16.402 ns )                    ; count:inst|num[8]  ; count:inst|fren[10] ; clkm       ; clkm     ; None                        ; None                      ; 7.974 ns                ;
; N/A                                     ; 61.01 MHz ( period = 16.390 ns )                    ; count:inst|num[1]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; count:inst|num[1]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.963 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.376 ns )                    ; count:inst|num[2]  ; count:inst|fren[3]  ; clkm       ; clkm     ; None                        ; None                      ; 7.965 ns                ;
; N/A                                     ; 61.07 MHz ( period = 16.374 ns )                    ; count:inst|num[3]  ; count:inst|fren[3]  ; clkm       ; clkm     ; None                        ; None                      ; 7.964 ns                ;
; N/A                                     ; 61.21 MHz ( period = 16.336 ns )                    ; count:inst|num[1]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.941 ns                ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; count:inst|num[9]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.937 ns                ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; count:inst|num[4]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.937 ns                ;
; N/A                                     ; 61.34 MHz ( period = 16.302 ns )                    ; count:inst|num[0]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.924 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.298 ns )                    ; count:inst|num[13] ; count:inst|fren[12] ; clkm       ; clkm     ; None                        ; None                      ; 7.930 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; count:inst|num[4]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 61.37 MHz ( period = 16.294 ns )                    ; count:inst|num[14] ; count:inst|fren[13] ; clkm       ; clkm     ; None                        ; None                      ; 7.928 ns                ;
; N/A                                     ; 61.37 MHz ( period = 16.294 ns )                    ; count:inst|num[13] ; count:inst|fren[13] ; clkm       ; clkm     ; None                        ; None                      ; 7.928 ns                ;
; N/A                                     ; 61.41 MHz ( period = 16.284 ns )                    ; count:inst|num[11] ; count:inst|fren[12] ; clkm       ; clkm     ; None                        ; None                      ; 7.923 ns                ;
; N/A                                     ; 61.41 MHz ( period = 16.284 ns )                    ; count:inst|num[0]  ; count:inst|fren[1]  ; clkm       ; clkm     ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 61.42 MHz ( period = 16.282 ns )                    ; count:inst|num[7]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.914 ns                ;
; N/A                                     ; 61.42 MHz ( period = 16.282 ns )                    ; count:inst|num[6]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.914 ns                ;
; N/A                                     ; 61.43 MHz ( period = 16.280 ns )                    ; count:inst|num[11] ; count:inst|fren[13] ; clkm       ; clkm     ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 61.43 MHz ( period = 16.280 ns )                    ; count:inst|num[9]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.913 ns                ;
; N/A                                     ; 61.43 MHz ( period = 16.280 ns )                    ; count:inst|num[4]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.913 ns                ;
; N/A                                     ; 61.43 MHz ( period = 16.280 ns )                    ; count:inst|num[5]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.913 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; count:inst|num[9]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; count:inst|num[4]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; count:inst|num[0]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 61.48 MHz ( period = 16.266 ns )                    ; count:inst|num[18] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 7.914 ns                ;
; N/A                                     ; 61.50 MHz ( period = 16.260 ns )                    ; count:inst|num[12] ; count:inst|fren[12] ; clkm       ; clkm     ; None                        ; None                      ; 7.911 ns                ;
; N/A                                     ; 61.50 MHz ( period = 16.260 ns )                    ; count:inst|num[2]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 61.51 MHz ( period = 16.258 ns )                    ; count:inst|num[3]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 61.52 MHz ( period = 16.256 ns )                    ; count:inst|num[12] ; count:inst|fren[13] ; clkm       ; clkm     ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 61.52 MHz ( period = 16.254 ns )                    ; count:inst|num[0]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 61.54 MHz ( period = 16.250 ns )                    ; count:inst|num[10] ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 61.54 MHz ( period = 16.250 ns )                    ; count:inst|num[8]  ; count:inst|fren[8]  ; clkm       ; clkm     ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 61.54 MHz ( period = 16.250 ns )                    ; count:inst|num[7]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 61.54 MHz ( period = 16.250 ns )                    ; count:inst|num[6]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 61.55 MHz ( period = 16.248 ns )                    ; count:inst|num[5]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.897 ns                ;
; N/A                                     ; 61.56 MHz ( period = 16.244 ns )                    ; count:inst|num[0]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 61.57 MHz ( period = 16.242 ns )                    ; count:inst|num[2]  ; count:inst|fren[1]  ; clkm       ; clkm     ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 61.58 MHz ( period = 16.240 ns )                    ; count:inst|num[10] ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 61.60 MHz ( period = 16.234 ns )                    ; count:inst|num[7]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 61.60 MHz ( period = 16.234 ns )                    ; count:inst|num[6]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 61.61 MHz ( period = 16.232 ns )                    ; count:inst|num[5]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 61.61 MHz ( period = 16.230 ns )                    ; count:inst|num[1]  ; count:inst|fren[0]  ; clkm       ; clkm     ; None                        ; None                      ; 7.892 ns                ;
; N/A                                     ; 61.62 MHz ( period = 16.228 ns )                    ; count:inst|num[2]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 61.63 MHz ( period = 16.226 ns )                    ; count:inst|num[9]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 61.63 MHz ( period = 16.226 ns )                    ; count:inst|num[4]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 61.63 MHz ( period = 16.226 ns )                    ; count:inst|num[3]  ; count:inst|fren[6]  ; clkm       ; clkm     ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 61.64 MHz ( period = 16.224 ns )                    ; count:inst|num[7]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.885 ns                ;
; N/A                                     ; 61.64 MHz ( period = 16.224 ns )                    ; count:inst|num[6]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.885 ns                ;
; N/A                                     ; 61.64 MHz ( period = 16.222 ns )                    ; count:inst|num[5]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 61.66 MHz ( period = 16.218 ns )                    ; count:inst|num[19] ; count:inst|fren[19] ; clkm       ; clkm     ; None                        ; None                      ; 7.890 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.212 ns )                    ; count:inst|num[2]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 61.69 MHz ( period = 16.210 ns )                    ; count:inst|num[3]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; count:inst|num[8]  ; count:inst|fren[11] ; clkm       ; clkm     ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; count:inst|num[2]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; count:inst|num[0]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.873 ns                ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; count:inst|num[3]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.873 ns                ;
; N/A                                     ; 61.74 MHz ( period = 16.196 ns )                    ; count:inst|num[10] ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 61.76 MHz ( period = 16.192 ns )                    ; count:inst|num[8]  ; count:inst|fren[9]  ; clkm       ; clkm     ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 61.80 MHz ( period = 16.180 ns )                    ; count:inst|num[7]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 61.80 MHz ( period = 16.180 ns )                    ; count:inst|num[6]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 61.81 MHz ( period = 16.178 ns )                    ; count:inst|num[5]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.862 ns                ;
; N/A                                     ; 61.89 MHz ( period = 16.158 ns )                    ; count:inst|num[2]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.852 ns                ;
; N/A                                     ; 61.90 MHz ( period = 16.156 ns )                    ; count:inst|num[3]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.851 ns                ;
; N/A                                     ; 61.93 MHz ( period = 16.148 ns )                    ; count:inst|num[8]  ; count:inst|fren[16] ; clkm       ; clkm     ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 62.13 MHz ( period = 16.094 ns )                    ; count:inst|num[18] ; count:inst|fren[18] ; clkm       ; clkm     ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 62.13 MHz ( period = 16.094 ns )                    ; count:inst|num[0]  ; count:inst|fren[0]  ; clkm       ; clkm     ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 62.68 MHz ( period = 15.954 ns )                    ; count:inst|num[1]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.750 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; count:inst|num[9]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; count:inst|num[4]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 63.16 MHz ( period = 15.834 ns )                    ; count:inst|num[1]  ; count:inst|fren[2]  ; clkm       ; clkm     ; None                        ; None                      ; 7.694 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; count:inst|num[0]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 63.24 MHz ( period = 15.814 ns )                    ; count:inst|num[10] ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 63.30 MHz ( period = 15.798 ns )                    ; count:inst|num[7]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.672 ns                ;
; N/A                                     ; 63.30 MHz ( period = 15.798 ns )                    ; count:inst|num[6]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.672 ns                ;
; N/A                                     ; 63.31 MHz ( period = 15.796 ns )                    ; count:inst|num[5]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.671 ns                ;
; N/A                                     ; 63.39 MHz ( period = 15.776 ns )                    ; count:inst|num[2]  ; count:inst|fren[14] ; clkm       ; clkm     ; None                        ; None                      ; 7.661 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+---------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                  ; To Clock ;
+-------+--------------+------------+---------+---------------------+----------+
; N/A   ; None         ; 5.694 ns   ; control ; print:inst4|out[10] ; clk      ;
; N/A   ; None         ; 5.690 ns   ; control ; print:inst4|out[3]  ; clk      ;
; N/A   ; None         ; 5.687 ns   ; control ; print:inst4|out[19] ; clk      ;
; N/A   ; None         ; 5.687 ns   ; control ; print:inst4|out[14] ; clk      ;
; N/A   ; None         ; 5.678 ns   ; control ; print:inst4|out[18] ; clk      ;
; N/A   ; None         ; 5.678 ns   ; control ; print:inst4|out[11] ; clk      ;
; N/A   ; None         ; 5.677 ns   ; control ; print:inst4|out[15] ; clk      ;
; N/A   ; None         ; 5.658 ns   ; control ; print:inst4|out[9]  ; clk      ;
; N/A   ; None         ; 5.658 ns   ; control ; print:inst4|out[4]  ; clk      ;
; N/A   ; None         ; 5.617 ns   ; control ; print:inst4|out[1]  ; clk      ;
; N/A   ; None         ; 5.616 ns   ; control ; print:inst4|out[0]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[1]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[2]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[3]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[4]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[6]  ; clk      ;
; N/A   ; None         ; 5.264 ns   ; rst     ; phase:inst1|fre[7]  ; clk      ;
; N/A   ; None         ; 5.255 ns   ; control ; print:inst4|out[13] ; clk      ;
; N/A   ; None         ; 5.254 ns   ; control ; print:inst4|out[17] ; clk      ;
; N/A   ; None         ; 5.252 ns   ; control ; print:inst4|out[12] ; clk      ;
; N/A   ; None         ; 5.239 ns   ; rst     ; phase:inst1|fre[0]  ; clk      ;
; N/A   ; None         ; 5.239 ns   ; rst     ; phase:inst1|fre[5]  ; clk      ;
; N/A   ; None         ; 5.212 ns   ; control ; print:inst4|out[16] ; clk      ;
; N/A   ; None         ; 4.899 ns   ; control ; print:inst4|out[8]  ; clk      ;
; N/A   ; None         ; 4.899 ns   ; control ; print:inst4|out[7]  ; clk      ;
; N/A   ; None         ; 4.898 ns   ; control ; print:inst4|out[6]  ; clk      ;
; N/A   ; None         ; 4.897 ns   ; control ; print:inst4|out[5]  ; clk      ;
; N/A   ; None         ; 4.897 ns   ; control ; print:inst4|out[2]  ; clk      ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[12]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[14]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[18]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[11]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[13]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[15]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[16]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[17]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[19]  ; clkm     ;
; N/A   ; None         ; 3.824 ns   ; car     ; count:inst|num[10]  ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[9]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[8]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[7]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[6]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[5]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[4]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[3]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[2]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[1]   ; clkm     ;
; N/A   ; None         ; 3.765 ns   ; car     ; count:inst|num[0]   ; clkm     ;
+-------+--------------+------------+---------+---------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                 ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 9.217 ns   ; print:inst4|out[16]                                                                  ; out[16] ; clk        ;
; N/A   ; None         ; 9.184 ns   ; print:inst4|out[17]                                                                  ; out[17] ; clk        ;
; N/A   ; None         ; 9.184 ns   ; print:inst4|out[19]                                                                  ; out[19] ; clk        ;
; N/A   ; None         ; 8.911 ns   ; print:inst4|out[13]                                                                  ; out[13] ; clk        ;
; N/A   ; None         ; 8.887 ns   ; print:inst4|out[18]                                                                  ; out[18] ; clk        ;
; N/A   ; None         ; 8.875 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] ; q[0]    ; clk        ;
; N/A   ; None         ; 8.764 ns   ; print:inst4|out[11]                                                                  ; out[11] ; clk        ;
; N/A   ; None         ; 8.752 ns   ; print:inst4|out[5]                                                                   ; out[5]  ; clk        ;
; N/A   ; None         ; 8.741 ns   ; print:inst4|out[15]                                                                  ; out[15] ; clk        ;
; N/A   ; None         ; 8.729 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[9] ; q[9]    ; clk        ;
; N/A   ; None         ; 8.700 ns   ; print:inst4|out[1]                                                                   ; out[1]  ; clk        ;
; N/A   ; None         ; 8.613 ns   ; print:inst4|out[9]                                                                   ; out[9]  ; clk        ;
; N/A   ; None         ; 8.592 ns   ; print:inst4|out[14]                                                                  ; out[14] ; clk        ;
; N/A   ; None         ; 8.529 ns   ; print:inst4|out[12]                                                                  ; out[12] ; clk        ;
; N/A   ; None         ; 8.522 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[2] ; q[2]    ; clk        ;
; N/A   ; None         ; 8.511 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[1] ; q[1]    ; clk        ;
; N/A   ; None         ; 8.487 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[8] ; q[8]    ; clk        ;
; N/A   ; None         ; 8.393 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[6] ; q[6]    ; clk        ;
; N/A   ; None         ; 8.359 ns   ; print:inst4|out[2]                                                                   ; out[2]  ; clk        ;
; N/A   ; None         ; 8.358 ns   ; print:inst4|out[4]                                                                   ; out[4]  ; clk        ;
; N/A   ; None         ; 8.350 ns   ; print:inst4|out[3]                                                                   ; out[3]  ; clk        ;
; N/A   ; None         ; 8.345 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[7] ; q[7]    ; clk        ;
; N/A   ; None         ; 8.335 ns   ; print:inst4|out[0]                                                                   ; out[0]  ; clk        ;
; N/A   ; None         ; 8.263 ns   ; print:inst4|out[6]                                                                   ; out[6]  ; clk        ;
; N/A   ; None         ; 8.238 ns   ; print:inst4|out[10]                                                                  ; out[10] ; clk        ;
; N/A   ; None         ; 8.167 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[3] ; q[3]    ; clk        ;
; N/A   ; None         ; 8.111 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[5] ; q[5]    ; clk        ;
; N/A   ; None         ; 8.102 ns   ; sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[4] ; q[4]    ; clk        ;
; N/A   ; None         ; 7.841 ns   ; print:inst4|out[8]                                                                   ; out[8]  ; clk        ;
; N/A   ; None         ; 7.836 ns   ; print:inst4|out[7]                                                                   ; out[7]  ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 6.467 ns        ; clk  ; DAC ;
+-------+-------------------+-----------------+------+-----+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+---------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                  ; To Clock ;
+---------------+-------------+-----------+---------+---------------------+----------+
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[9]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[8]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[7]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[6]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[5]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[4]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[3]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[2]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[1]   ; clkm     ;
; N/A           ; None        ; -3.499 ns ; car     ; count:inst|num[0]   ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[12]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[14]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[18]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[11]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[13]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[15]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[16]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[17]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[19]  ; clkm     ;
; N/A           ; None        ; -3.558 ns ; car     ; count:inst|num[10]  ; clkm     ;
; N/A           ; None        ; -4.631 ns ; control ; print:inst4|out[5]  ; clk      ;
; N/A           ; None        ; -4.631 ns ; control ; print:inst4|out[2]  ; clk      ;
; N/A           ; None        ; -4.632 ns ; control ; print:inst4|out[6]  ; clk      ;
; N/A           ; None        ; -4.633 ns ; control ; print:inst4|out[8]  ; clk      ;
; N/A           ; None        ; -4.633 ns ; control ; print:inst4|out[7]  ; clk      ;
; N/A           ; None        ; -4.946 ns ; control ; print:inst4|out[16] ; clk      ;
; N/A           ; None        ; -4.973 ns ; rst     ; phase:inst1|fre[0]  ; clk      ;
; N/A           ; None        ; -4.973 ns ; rst     ; phase:inst1|fre[5]  ; clk      ;
; N/A           ; None        ; -4.986 ns ; control ; print:inst4|out[12] ; clk      ;
; N/A           ; None        ; -4.988 ns ; control ; print:inst4|out[17] ; clk      ;
; N/A           ; None        ; -4.989 ns ; control ; print:inst4|out[13] ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[1]  ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[2]  ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[3]  ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[4]  ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[6]  ; clk      ;
; N/A           ; None        ; -4.998 ns ; rst     ; phase:inst1|fre[7]  ; clk      ;
; N/A           ; None        ; -5.350 ns ; control ; print:inst4|out[0]  ; clk      ;
; N/A           ; None        ; -5.351 ns ; control ; print:inst4|out[1]  ; clk      ;
; N/A           ; None        ; -5.392 ns ; control ; print:inst4|out[9]  ; clk      ;
; N/A           ; None        ; -5.392 ns ; control ; print:inst4|out[4]  ; clk      ;
; N/A           ; None        ; -5.411 ns ; control ; print:inst4|out[15] ; clk      ;
; N/A           ; None        ; -5.412 ns ; control ; print:inst4|out[18] ; clk      ;
; N/A           ; None        ; -5.412 ns ; control ; print:inst4|out[11] ; clk      ;
; N/A           ; None        ; -5.421 ns ; control ; print:inst4|out[19] ; clk      ;
; N/A           ; None        ; -5.421 ns ; control ; print:inst4|out[14] ; clk      ;
; N/A           ; None        ; -5.424 ns ; control ; print:inst4|out[3]  ; clk      ;
; N/A           ; None        ; -5.428 ns ; control ; print:inst4|out[10] ; clk      ;
+---------------+-------------+-----------+---------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 24 16:46:17 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "clkm" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 180.05 MHz between source memory "sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 10; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.819 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.819 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0]'
                Info: Total cell delay = 1.925 ns ( 68.29 % )
                Info: Total interconnect delay = 0.894 ns ( 31.71 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.839 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.754 ns) + CELL(0.835 ns) = 2.839 ns; Loc. = M4K_X11_Y6; Fanout = 10; MEM Node = 'sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.945 ns ( 68.51 % )
                Info: Total interconnect delay = 0.894 ns ( 31.49 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "clkm" has Internal fmax of 53.1 MHz between source register "count:inst|num[17]" and destination register "count:inst|fren[19]" (period= 18.832 ns)
    Info: + Longest register to register delay is 9.197 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 12; REG Node = 'count:inst|num[17]'
        Info: 2: + IC(1.494 ns) + CELL(4.712 ns) = 6.206 ns; Loc. = DSPMULT_X16_Y5_N0; Fanout = 1; COMB Node = 'count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20'
        Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 6.602 ns; Loc. = DSPOUT_X16_Y5_N2; Fanout = 2; COMB Node = 'count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20'
        Info: 4: + IC(1.385 ns) + CELL(0.596 ns) = 8.583 ns; Loc. = LCCOMB_X15_Y4_N6; Fanout = 1; COMB Node = 'count:inst|fren[18]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 9.089 ns; Loc. = LCCOMB_X15_Y4_N8; Fanout = 1; COMB Node = 'count:inst|fren[19]~10'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 9.197 ns; Loc. = LCFF_X15_Y4_N9; Fanout = 1; REG Node = 'count:inst|fren[19]'
        Info: Total cell delay = 6.318 ns ( 68.70 % )
        Info: Total interconnect delay = 2.879 ns ( 31.30 % )
    Info: - Smallest clock skew is 0.045 ns
        Info: + Shortest clock path from clock "clkm" to destination register is 4.198 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'
            Info: 2: + IC(2.578 ns) + CELL(0.666 ns) = 4.198 ns; Loc. = LCFF_X15_Y4_N9; Fanout = 1; REG Node = 'count:inst|fren[19]'
            Info: Total cell delay = 1.620 ns ( 38.59 % )
            Info: Total interconnect delay = 2.578 ns ( 61.41 % )
        Info: - Longest clock path from clock "clkm" to source register is 4.153 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'
            Info: 2: + IC(2.533 ns) + CELL(0.666 ns) = 4.153 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 12; REG Node = 'count:inst|num[17]'
            Info: Total cell delay = 1.620 ns ( 39.01 % )
            Info: Total interconnect delay = 2.533 ns ( 60.99 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "print:inst4|out[10]" (data pin = "control", clock pin = "clk") is 5.694 ns
    Info: + Longest pin to register delay is 8.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 20; PIN Node = 'control'
        Info: 2: + IC(6.771 ns) + CELL(0.651 ns) = 8.377 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = 'print:inst4|out~29'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.485 ns; Loc. = LCFF_X15_Y3_N23; Fanout = 1; REG Node = 'print:inst4|out[10]'
        Info: Total cell delay = 1.714 ns ( 20.20 % )
        Info: Total interconnect delay = 6.771 ns ( 79.80 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X15_Y3_N23; Fanout = 1; REG Node = 'print:inst4|out[10]'
        Info: Total cell delay = 1.776 ns ( 64.56 % )
        Info: Total interconnect delay = 0.975 ns ( 35.44 % )
Info: tco from clock "clk" to destination pin "out[16]" through register "print:inst4|out[16]" is 9.217 ns
    Info: + Longest clock path from clock "clk" to source register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 1; REG Node = 'print:inst4|out[16]'
        Info: Total cell delay = 1.776 ns ( 64.56 % )
        Info: Total interconnect delay = 0.975 ns ( 35.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 1; REG Node = 'print:inst4|out[16]'
        Info: 2: + IC(2.926 ns) + CELL(3.236 ns) = 6.162 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'out[16]'
        Info: Total cell delay = 3.236 ns ( 52.52 % )
        Info: Total interconnect delay = 2.926 ns ( 47.48 % )
Info: Longest tpd from source pin "clk" to destination pin "DAC" is 6.467 ns
    Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'
    Info: 2: + IC(2.301 ns) + CELL(3.056 ns) = 6.467 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'DAC'
    Info: Total cell delay = 4.166 ns ( 64.42 % )
    Info: Total interconnect delay = 2.301 ns ( 35.58 % )
Info: th for register "count:inst|num[9]" (data pin = "car", clock pin = "clkm") is -3.499 ns
    Info: + Longest clock path from clock "clkm" to destination register is 4.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'
        Info: 2: + IC(2.541 ns) + CELL(0.666 ns) = 4.161 ns; Loc. = LCFF_X18_Y5_N31; Fanout = 20; REG Node = 'count:inst|num[9]'
        Info: Total cell delay = 1.620 ns ( 38.93 % )
        Info: Total interconnect delay = 2.541 ns ( 61.07 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 20; PIN Node = 'car'
        Info: 2: + IC(6.189 ns) + CELL(0.822 ns) = 7.966 ns; Loc. = LCFF_X18_Y5_N31; Fanout = 20; REG Node = 'count:inst|num[9]'
        Info: Total cell delay = 1.777 ns ( 22.31 % )
        Info: Total interconnect delay = 6.189 ns ( 77.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Thu Mar 24 16:46:17 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


