#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Dec 20 13:37:15 2019
# Process ID: 13256
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_1_synth_1
# Command line: vivado -log design_1_network_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_1.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_1_synth_1/design_1_network_0_1.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_network_0_1.tcl -notrace
