GPU_HDP_FLUSH_DONE,VAR_0
REG_SET_FIELD,FUNC_0
SDMA0,VAR_1
SDMA1,VAR_2
SDMA_OP_POLL_REGMEM,VAR_3
SDMA_PKT_HEADER_OP,FUNC_1
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL,FUNC_2
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT,FUNC_3
SDMA_PKT_POLL_REGMEM_HEADER_FUNC,FUNC_4
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH,FUNC_5
amdgpu_ring_write,FUNC_6
mmGPU_HDP_FLUSH_DONE,VAR_4
mmGPU_HDP_FLUSH_REQ,VAR_5
sdma_v3_0_ring_emit_hdp_flush,FUNC_7
ring,VAR_6
ref_and_mask,VAR_7
