Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 16:20:05 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.413        0.000                      0                10098        0.037        0.000                      0                10098        3.225        0.000                       0                  3479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.413        0.000                      0                10098        0.037        0.000                      0                10098        3.225        0.000                       0                  3479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.363ns (29.845%)  route 3.204ns (70.155%))
  Logic Levels:           10  (CARRY8=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.899 r  add8/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.927    add8/mem_reg[0][0][23]_i_2_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.072 r  add8/mem_reg[0][0][31]_i_6/O[5]
                         net (fo=1, routed)           0.293     4.365    fsm6/out[29]
    SLICE_X35Y23         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.544 r  fsm6/mem[0][0][29]_i_1__0/O
                         net (fo=1, routed)           0.060     4.604    C0_1/D[29]
    SLICE_X35Y23         FDRE                                         r  C0_1/mem_reg[0][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.025     7.025    C0_1/clk
    SLICE_X35Y23         FDRE                                         r  C0_1/mem_reg[0][0][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y23         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[0][0][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.289ns (28.474%)  route 3.238ns (71.526%))
  Logic Levels:           10  (CARRY8=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.899 r  add8/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.927    add8/mem_reg[0][0][23]_i_2_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.999 r  add8/mem_reg[0][0][31]_i_6/O[0]
                         net (fo=1, routed)           0.317     4.316    fsm6/out[24]
    SLICE_X34Y22         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     4.494 r  fsm6/mem[0][0][24]_i_1__0/O
                         net (fo=1, routed)           0.070     4.564    C0_1/D[24]
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y22         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.295ns (28.958%)  route 3.177ns (71.042%))
  Logic Levels:           10  (CARRY8=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.899 r  add8/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.927    add8/mem_reg[0][0][23]_i_2_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.036 r  add8/mem_reg[0][0][31]_i_6/O[4]
                         net (fo=1, routed)           0.244     4.280    fsm6/out[28]
    SLICE_X34Y23         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     4.427 r  fsm6/mem[0][0][28]_i_1__0/O
                         net (fo=1, routed)           0.082     4.509    C0_1/D[28]
    SLICE_X34Y23         FDRE                                         r  C0_1/mem_reg[0][0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y23         FDRE                                         r  C0_1/mem_reg[0][0][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y23         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.225ns (27.640%)  route 3.207ns (72.360%))
  Logic Levels:           10  (CARRY8=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.899 r  add8/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.927    add8/mem_reg[0][0][23]_i_2_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.013 r  add8/mem_reg[0][0][31]_i_6/O[2]
                         net (fo=1, routed)           0.299     4.312    fsm6/out[26]
    SLICE_X35Y22         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.412 r  fsm6/mem[0][0][26]_i_1__0/O
                         net (fo=1, routed)           0.057     4.469    C0_1/D[26]
    SLICE_X35Y22         FDRE                                         r  C0_1/mem_reg[0][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.025     7.025    C0_1/clk
    SLICE_X35Y22         FDRE                                         r  C0_1/mem_reg[0][0][26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y22         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[0][0][26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.188ns (26.854%)  route 3.236ns (73.146%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.985 r  add8/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.343     4.328    fsm6/out[20]
    SLICE_X34Y21         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     4.391 r  fsm6/mem[0][0][20]_i_1__0/O
                         net (fo=1, routed)           0.070     4.461    C0_1/D[20]
    SLICE_X34Y21         FDRE                                         r  C0_1/mem_reg[0][0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y21         FDRE                                         r  C0_1/mem_reg[0][0][20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y21         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.259ns (28.555%)  route 3.150ns (71.445%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.021 r  add8/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.250     4.271    fsm6/out[21]
    SLICE_X34Y22         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.369 r  fsm6/mem[0][0][21]_i_1__0/O
                         net (fo=1, routed)           0.077     4.446    C0_1/D[21]
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y22         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.249ns (28.354%)  route 3.156ns (71.646%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.962 r  add8/mem_reg[0][0][23]_i_2/O[2]
                         net (fo=1, routed)           0.251     4.213    fsm6/out[18]
    SLICE_X34Y22         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     4.360 r  fsm6/mem[0][0][18]_i_1__0/O
                         net (fo=1, routed)           0.082     4.442    C0_1/D[18]
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y22         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][18]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.261ns (28.653%)  route 3.140ns (71.347%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.005 r  add8/mem_reg[0][0][23]_i_2/O[6]
                         net (fo=1, routed)           0.248     4.253    fsm6/out[22]
    SLICE_X34Y22         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     4.369 r  fsm6/mem[0][0][22]_i_1__0/O
                         net (fo=1, routed)           0.069     4.438    C0_1/D[22]
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.026     7.026    C0_1/clk
    SLICE_X34Y22         FDRE                                         r  C0_1/mem_reg[0][0][22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y22         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][0][22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.236ns (28.264%)  route 3.137ns (71.736%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.980 r  add8/mem_reg[0][0][23]_i_2/O[3]
                         net (fo=1, routed)           0.254     4.234    fsm6/out[19]
    SLICE_X35Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.350 r  fsm6/mem[0][0][19]_i_1__0/O
                         net (fo=1, routed)           0.060     4.410    C0_1/D[19]
    SLICE_X35Y22         FDRE                                         r  C0_1/mem_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.025     7.025    C0_1/clk
    SLICE_X35Y22         FDRE                                         r  C0_1/mem_reg[0][0][19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y22         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.199ns (27.519%)  route 3.158ns (72.481%))
  Logic Levels:           10  (CARRY8=5 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.037     0.037    cond_stored16/clk
    SLICE_X29Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  cond_stored16/out_reg[0]/Q
                         net (fo=13, routed)          0.526     0.658    fsm16/cond_stored16_out
    SLICE_X24Y30         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     0.837 f  fsm16/done_i_8/O
                         net (fo=7, routed)           0.297     1.134    par_done_reg46/mem_reg[0][0][0]_0
    SLICE_X23Y28         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.232 f  par_done_reg46/mem[0][0][31]_i_5/O
                         net (fo=160, routed)         1.261     2.493    add7/mem_reg[0][0][31]_i_25_0
    SLICE_X37Y30         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     2.555 r  add7/mem[0][0][7]_i_30/O
                         net (fo=1, routed)           0.024     2.579    add7/mem[0][0][7]_i_30_n_0
    SLICE_X37Y30         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.781 r  add7/mem_reg[0][0][7]_i_19/CO[7]
                         net (fo=1, routed)           0.028     2.809    add7/mem_reg[0][0][7]_i_19_n_0
    SLICE_X37Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.895 r  add7/mem_reg[0][0][15]_i_19/O[2]
                         net (fo=1, routed)           0.648     3.543    add8/mem_reg[0][0][31]_i_6_1[10]
    SLICE_X36Y21         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.641 r  add8/mem[0][0][15]_i_16/O
                         net (fo=1, routed)           0.011     3.652    add8/mem[0][0][15]_i_16_n_0
    SLICE_X36Y21         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     3.848 r  add8/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.876    add8/mem_reg[0][0][15]_i_2_n_0
    SLICE_X36Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.899 r  add8/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.927    add8/mem_reg[0][0][23]_i_2_n_0
    SLICE_X36Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.024 r  add8/mem_reg[0][0][31]_i_6/O[1]
                         net (fo=1, routed)           0.249     4.273    fsm6/out[25]
    SLICE_X35Y23         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     4.336 r  fsm6/mem[0][0][25]_i_1__0/O
                         net (fo=1, routed)           0.058     4.394    C0_1/D[25]
    SLICE_X35Y23         FDRE                                         r  C0_1/mem_reg[0][0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3798, unset)         0.024     7.024    C0_1/clk
    SLICE_X35Y23         FDRE                                         r  C0_1/mem_reg[0][0][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y23         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_1/mem_reg[0][0][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                  2.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    j0/clk
    SLICE_X27Y30         FDRE                                         r  j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j0/out_reg[2]/Q
                         net (fo=3, routed)           0.025     0.077    j0/j0_out[2]
    SLICE_X27Y30         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.097 r  j0/out[3]_i_3__4/O
                         net (fo=1, routed)           0.006     0.103    j0/out[3]_i_3__4_n_0
    SLICE_X27Y30         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    j0/clk
    SLICE_X27Y30         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y30         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X29Y21         FDRE                                         r  mult_pipe3/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[21]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read3_0/out_reg[31]_1[21]
    SLICE_X30Y21         FDRE                                         r  bin_read3_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X30Y21         FDRE                                         r  bin_read3_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y21         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X29Y22         FDRE                                         r  mult_pipe3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read3_0/out_reg[31]_1[24]
    SLICE_X30Y22         FDRE                                         r  bin_read3_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X30Y22         FDRE                                         r  bin_read3_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y22         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read13_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.012     0.012    mult_pipe13/clk
    SLICE_X21Y38         FDRE                                         r  mult_pipe13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe13/out_reg[2]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read13_0/Q[2]
    SLICE_X21Y37         FDRE                                         r  bin_read13_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.018     0.018    bin_read13_0/clk
    SLICE_X21Y37         FDRE                                         r  bin_read13_0/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y37         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read13_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe15/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read15_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    mult_pipe15/clk
    SLICE_X16Y42         FDRE                                         r  mult_pipe15/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe15/out_reg[8]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read15_0/Q[8]
    SLICE_X17Y42         FDRE                                         r  bin_read15_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    bin_read15_0/clk
    SLICE_X17Y42         FDRE                                         r  bin_read15_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y42         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read15_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 j2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    j2/clk
    SLICE_X29Y27         FDRE                                         r  j2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  j2/out_reg[2]/Q
                         net (fo=3, routed)           0.027     0.078    j2/j2_out[2]
    SLICE_X29Y27         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     0.100 r  j2/out[3]_i_3__6/O
                         net (fo=1, routed)           0.008     0.108    j2/out[3]_i_3__6_n_0
    SLICE_X29Y27         FDRE                                         r  j2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    j2/clk
    SLICE_X29Y27         FDRE                                         r  j2/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y27         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    j2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 j3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    j3/clk
    SLICE_X23Y27         FDRE                                         r  j3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j3/out_reg[0]/Q
                         net (fo=9, routed)           0.031     0.083    j3/out_reg[1]_0[0]
    SLICE_X23Y27         LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.103 r  j3/out[3]_i_3__3/O
                         net (fo=1, routed)           0.006     0.109    j3/out[3]_i_3__3_n_0
    SLICE_X23Y27         FDRE                                         r  j3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    j3/clk
    SLICE_X23Y27         FDRE                                         r  j3/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y27         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe17/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read17_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.012     0.012    mult_pipe17/clk
    SLICE_X38Y33         FDRE                                         r  mult_pipe17/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe17/out_reg[1]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read17_0/Q[1]
    SLICE_X38Y32         FDRE                                         r  bin_read17_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.018     0.018    bin_read17_0/clk
    SLICE_X38Y32         FDRE                                         r  bin_read17_0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y32         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read17_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe6/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.012     0.012    mult_pipe6/clk
    SLICE_X27Y62         FDRE                                         r  mult_pipe6/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe6/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe6/p_1_in[13]
    SLICE_X27Y61         FDRE                                         r  mult_pipe6/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.018     0.018    mult_pipe6/clk
    SLICE_X27Y61         FDRE                                         r  mult_pipe6/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe6/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 B1_1/mem_reg[0][0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_0_1_10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.013     0.013    B1_1/clk
    SLICE_X30Y40         FDRE                                         r  B1_1/mem_reg[0][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B1_1/mem_reg[0][0][11]/Q
                         net (fo=2, routed)           0.058     0.110    B_read0_0_1_10/out_reg[11]_1
    SLICE_X30Y39         FDRE                                         r  B_read0_0_1_10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3798, unset)         0.019     0.019    B_read0_0_1_10/clk
    SLICE_X30Y39         FDRE                                         r  B_read0_0_1_10/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y39         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B_read0_0_1_10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y7   mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y26  mult_pipe12/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y16  mult_pipe15/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y25  mult_pipe16/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe19/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y9   mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y17  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y18  mult_pipe9/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y46   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y73   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y73   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y73   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y74   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y74   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y46   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y46   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y73   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y73   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y71   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y72   A0_0/mem_reg[0][0][12]/C



