<!DOCTYPE myNewXML>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version major="1" minor="0" revision="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="tapala">
   <clockNetwork lvds="false" pinP="AP21" name="langa" pinN="AN21"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="marwen">
   <resetNetwork lvds="true" pinP="" name="ActiveHigh" pinN=""/>
  </resetModel>
 </resetModels>
 <units>
  <unit name="1UNIT_A">
   <fpgaRef name="xcku025ffva1156"/>
   <clockRef name="tapala"/>
   <resetRef name="marwen"/>
  </unit>
 </units>
</hardware>
