<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/X86/X86ISelLoweringCall.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L51'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/lib/Target/X86/X86ISelCallLowering.cpp - Call lowering --------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the lowering of LLVM calls to DAG nodes.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86CallingConv.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86FrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86ISelLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86InstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86MachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;X86TargetObjectFile.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/ObjCARCUtil.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineJumpTableInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineModuleInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/WinEHFuncInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DiagnosticInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;x86-isel&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumTailCalls, &quot;Number of tail calls&quot;);</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Call this when the user attempts to do something unsupported, like</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// returning a double without SSE2 enabled on x86_64. This is not fatal, unlike</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// report_fatal_error, so calling code should attempt to recover without</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// crashing.</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void errorUnsupported(SelectionDAG &amp;DAG, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                             const char *Msg) {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  DAG.getContext()-&gt;diagnose(</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      DiagnosticInfoUnsupported(MF.getFunction(), Msg, dl.getDebugLoc()));</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if a CC can dynamically exclude a register from the list of</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the return registers.</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>static bool shouldDisableRetRegFromCSR(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217k</span>, <span class='None'>False</span>: <span class='covered-line'>205</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  case CallingConv::X86_RegCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>217k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>177</pre></td><td class='code'><pre>  case CallingConv::PreserveMost:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L55' href='#L55'><span>55:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>217k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>  case CallingConv::PreserveAll:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>217k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>217k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if a CC can dynamically exclude a register from the list of</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// callee-saved-registers (TargetRegistryInfo::getCalleeSavedRegs()) based on</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the parameters.</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>static bool shouldDisableArgRegFromCSR(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  return CC == CallingConv::X86_RegCall;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;MVT, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>handleMaskRegisterForCallingConv(unsigned NumElts, CallingConv::ID CC,</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>7.46k</pre></td><td class='code'><pre>                                 const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v2i1/v4i1/v8i1/v16i1 all pass in xmm registers unless the calling</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // convention is one that uses k registers.</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>7.46k</pre></td><td class='code'><pre>  if (NumElts == 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>936</span>, <span class='None'>False</span>: <span class='covered-line'>6.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>936</pre></td><td class='code'><pre>    return {MVT::v2i64, 1};</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>  if (NumElts == 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>4.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>    return {MVT::v4i32, 1};</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>  if (NumElts == 8 &amp;&amp; <div class='tooltip'>CC != CallingConv::X86_RegCall<span class='tooltip-content'>1.47k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>3.40k</span>]
  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>      <div class='tooltip'>CC != CallingConv::Intel_OCL_BI<span class='tooltip-content'>1.35k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:7</span></a></span>) to (<span class='line-number'><a href='#L77'><span>78:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (77:7)
     Condition C2 --> (77:23)
     Condition C3 --> (78:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>    return {MVT::v8i16, 1};</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>  if (NumElts == 16 &amp;&amp; <div class='tooltip'>CC != CallingConv::X86_RegCall<span class='tooltip-content'>1.74k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.74k</span>, <span class='None'>False</span>: <span class='covered-line'>1.77k</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62k</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>      <div class='tooltip'>CC != CallingConv::Intel_OCL_BI<span class='tooltip-content'>1.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:7</span></a></span>) to (<span class='line-number'><a href='#L80'><span>81:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (80:7)
     Condition C2 --> (80:24)
     Condition C3 --> (81:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    return {MVT::v16i8, 1};</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v32i1 passes in ymm unless we have BWI and the calling convention is</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // regcall.</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>  if (NumElts == 32 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>550</span></div><div class='tooltip'>!Subtarget.hasBWI()<span class='tooltip-content'>550</span></div> || <div class='tooltip'>CC != CallingConv::X86_RegCall<span class='tooltip-content'>378</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>550</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>378</span>]
  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L85'><span>85:7</span></a></span>) to (<span class='line-number'><a href='#L85'><span>85:79</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (85:7)
     Condition C2 --> (85:25)
     Condition C3 --> (85:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>466</pre></td><td class='code'><pre>    return {MVT::v32i8, 1};</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split v64i1 vectors if we don&apos;t have v64i8 available.</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  if (NumElts == 64 &amp;&amp; <div class='tooltip'>Subtarget.hasBWI()<span class='tooltip-content'>500</span></div> &amp;&amp; <div class='tooltip'>CC != CallingConv::X86_RegCall<span class='tooltip-content'>456</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>500</span>, <span class='None'>False</span>: <span class='covered-line'>990</span>]
  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>264</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L88'><span>88:7</span></a></span>) to (<span class='line-number'><a href='#L88'><span>88:76</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (88:7)
     Condition C2 --> (88:24)
     Condition C3 --> (88:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    if (Subtarget.useAVX512Regs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      return {MVT::v64i8, 1};</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return {MVT::v32i8, 2};</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Break wide or odd vXi1 vectors into scalars to match avx2 behavior.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  if (!isPowerOf2_32(NumElts) || <div class='tooltip'>(<span class='tooltip-content'>1.02k</span></div><div class='tooltip'>NumElts == 64<span class='tooltip-content'>1.02k</span></div> &amp;&amp; <div class='tooltip'>!Subtarget.hasBWI()<span class='tooltip-content'>308</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>308</span>, <span class='None'>False</span>: <span class='covered-line'>720</span>]
  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>264</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>      <div class='tooltip'>NumElts &gt; 64<span class='tooltip-content'>984</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>978</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L95'><span>95:7</span></a></span>) to (<span class='line-number'><a href='#L95'><span>96:19</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (95:7)
     Condition C2 --> (95:35)
     Condition C3 --> (95:52)
     Condition C4 --> (96:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  -,  T  = T      }
  4 { F,  T,  F,  F  = F      }
  5 { F,  T,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (4,5)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    return {MVT::i8, NumElts};</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>978</pre></td><td class='code'><pre>  return {MVT::INVALID_SIMPLE_VALUE_TYPE, 0};</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MVT X86TargetLowering::getRegisterTypeForCallingConv(LLVMContext &amp;Context,</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                     CallingConv::ID CC,</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>                                                     EVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  if (VT.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530k</span>, <span class='None'>False</span>: <span class='covered-line'>612k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>530k</pre></td><td class='code'><pre>    if (VT.getVectorElementType() == MVT::i1 &amp;&amp; <div class='tooltip'>Subtarget.hasAVX512()<span class='tooltip-content'>6.47k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>526k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.47k</span>, <span class='None'>False</span>: <span class='covered-line'>523k</span>]
  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L106'><span>106:9</span></a></span>) to (<span class='line-number'><a href='#L106'><span>106:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (106:9)
     Condition C2 --> (106:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      unsigned NumElts = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      MVT RegisterVT;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      unsigned NumRegisters;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      std::tie(RegisterVT, NumRegisters) =</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>          handleMaskRegisterForCallingConv(NumElts, CC, Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      if (RegisterVT != MVT::INVALID_SIMPLE_VALUE_TYPE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24k</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>        return RegisterVT;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    if (VT.getVectorElementType() == MVT::f16 &amp;&amp; <div class='tooltip'>VT.getVectorNumElements() &lt; 8<span class='tooltip-content'>10.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>631</span>, <span class='None'>False</span>: <span class='covered-line'>526k</span>]
  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9k</span>, <span class='None'>False</span>: <span class='covered-line'>516k</span>]
  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>631</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L117'><span>117:9</span></a></span>) to (<span class='line-number'><a href='#L117'><span>117:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (117:9)
     Condition C2 --> (117:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>631</pre></td><td class='code'><pre>      return MVT::v8f16;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We will use more GPRs for f64 and f80 on 32 bits when x87 is disabled.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  if ((VT == MVT::f64 || <div class='tooltip'>VT == MVT::f80<span class='tooltip-content'>1.12M</span></div>) &amp;&amp; <div class='tooltip'>!Subtarget.is64Bit()<span class='tooltip-content'>21.5k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12M</span>]
  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.42k</span>, <span class='None'>False</span>: <span class='covered-line'>1.11M</span>]
  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.09k</span>, <span class='None'>False</span>: <span class='covered-line'>16.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>      <div class='tooltip'>!Subtarget.hasX87()<span class='tooltip-content'>5.09k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L122'><span>122:7</span></a></span>) to (<span class='line-number'><a href='#L122'><span>123:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (122:8)
     Condition C2 --> (122:26)
     Condition C3 --> (122:45)
     Condition C4 --> (123:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  -  = F      }
  3 { T,  -,  T,  F  = F      }
  4 { T,  -,  T,  T  = T      }
  5 { F,  T,  F,  -  = F      }
  6 { F,  T,  T,  F  = F      }
  7 { F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return MVT::i32;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  if (VT.isVector() &amp;&amp; <div class='tooltip'>VT.getVectorElementType() == MVT::bf16<span class='tooltip-content'>526k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>1.13M</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>526k</span>, <span class='None'>False</span>: <span class='covered-line'>612k</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>525k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L126'><span>126:7</span></a></span>) to (<span class='line-number'><a href='#L126'><span>126:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (126:7)
     Condition C2 --> (126:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    return getRegisterTypeForCallingConv(Context, CC,</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>                                         VT.changeVectorElementType(MVT::f16));</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  if (VT == MVT::bf16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>1.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    return MVT::f16;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  return TargetLowering::getRegisterTypeForCallingConv(Context, CC, VT);</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned X86TargetLowering::getNumRegistersForCallingConv(LLVMContext &amp;Context,</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                          CallingConv::ID CC,</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>                                                          EVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>  if (VT.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530k</span>, <span class='None'>False</span>: <span class='covered-line'>613k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>530k</pre></td><td class='code'><pre>    if (VT.getVectorElementType() == MVT::i1 &amp;&amp; <div class='tooltip'>Subtarget.hasAVX512()<span class='tooltip-content'>6.47k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>526k</span>]
  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.47k</span>, <span class='None'>False</span>: <span class='covered-line'>523k</span>]
  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L140'><span>140:9</span></a></span>) to (<span class='line-number'><a href='#L140'><span>140:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (140:9)
     Condition C2 --> (140:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      unsigned NumElts = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      MVT RegisterVT;</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      unsigned NumRegisters;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      std::tie(RegisterVT, NumRegisters) =</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>          handleMaskRegisterForCallingConv(NumElts, CC, Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>      if (RegisterVT != MVT::INVALID_SIMPLE_VALUE_TYPE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24k</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>        return NumRegisters;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>    if (VT.getVectorElementType() == MVT::f16 &amp;&amp; <div class='tooltip'>VT.getVectorNumElements() &lt; 8<span class='tooltip-content'>10.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>633</span>, <span class='None'>False</span>: <span class='covered-line'>526k</span>]
  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9k</span>, <span class='None'>False</span>: <span class='covered-line'>516k</span>]
  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>633</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L151'><span>151:9</span></a></span>) to (<span class='line-number'><a href='#L151'><span>151:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (151:9)
     Condition C2 --> (151:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>633</pre></td><td class='code'><pre>      return 1;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have to split f64 to 2 registers and f80 to 3 registers on 32 bits if</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // x87 is disabled.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  if (!Subtarget.is64Bit() &amp;&amp; <div class='tooltip'>!Subtarget.hasX87()<span class='tooltip-content'>194k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194k</span>, <span class='None'>False</span>: <span class='covered-line'>945k</span>]
  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>410</span>, <span class='None'>False</span>: <span class='covered-line'>193k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L157'><span>157:7</span></a></span>) to (<span class='line-number'><a href='#L157'><span>157:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (157:7)
     Condition C2 --> (157:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>410</pre></td><td class='code'><pre>    if (VT == MVT::f64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return 2;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    if (VT == MVT::f80)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      return 3;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  if (VT.isVector() &amp;&amp; <div class='tooltip'>VT.getVectorElementType() == MVT::bf16<span class='tooltip-content'>526k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>1.13M</span>]
  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>526k</span>, <span class='None'>False</span>: <span class='covered-line'>613k</span>]
  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>492</span>, <span class='None'>False</span>: <span class='covered-line'>525k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L164'><span>164:7</span></a></span>) to (<span class='line-number'><a href='#L164'><span>164:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (164:7)
     Condition C2 --> (164:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>    return getNumRegistersForCallingConv(Context, CC,</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>                                         VT.changeVectorElementType(MVT::f16));</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>  return TargetLowering::getNumRegistersForCallingConv(Context, CC, VT);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>1.13M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned X86TargetLowering::getVectorTypeBreakdownForCallingConv(</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const {</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Break wide or odd vXi1 vectors into scalars to match avx2 behavior.</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  if (VT.isVector() &amp;&amp; VT.getVectorElementType() == MVT::i1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>      <div class='tooltip'>Subtarget.hasAVX512()<span class='tooltip-content'>137</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>90</span></div><div class='tooltip'>!isPowerOf2_32(VT.getVectorNumElements())<span class='tooltip-content'>90</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>27</span></div><div class='tooltip'>VT.getVectorNumElements() == 64<span class='tooltip-content'>27</span></div> &amp;&amp; <div class='tooltip'>!Subtarget.hasBWI()<span class='tooltip-content'>27</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L178' href='#L178'><span>178:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>       <div class='tooltip'>VT.getVectorNumElements() &gt; 64<span class='tooltip-content'>18</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    RegisterVT = MVT::i8;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    IntermediateVT = MVT::i1;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    NumIntermediates = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return NumIntermediates;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split v64i1 vectors if we don&apos;t have v64i8 available.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  if (VT == MVT::v64i1 &amp;&amp; <div class='tooltip'>Subtarget.hasBWI()<span class='tooltip-content'>20</span></div> &amp;&amp; <div class='tooltip'>!Subtarget.useAVX512Regs()<span class='tooltip-content'>18</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>      <div class='tooltip'>CC != CallingConv::X86_RegCall<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L187'><span>187:7</span></a></span>) to (<span class='line-number'><a href='#L187'><span>188:37</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (187:7)
     Condition C2 --> (187:27)
     Condition C3 --> (187:49)
     Condition C4 --> (188:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    RegisterVT = MVT::v32i8;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    IntermediateVT = MVT::v32i1;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    NumIntermediates = 2;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return 2;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split vNbf16 vectors according to vNf16.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  if (VT.isVector() &amp;&amp; VT.getVectorElementType() == MVT::bf16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L196'><span>196:7</span></a></span>) to (<span class='line-number'><a href='#L196'><span>196:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (196:7)
     Condition C2 --> (196:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    VT = VT.changeVectorElementType(MVT::f16);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  return TargetLowering::getVectorTypeBreakdownForCallingConv(Context, CC, VT, IntermediateVT,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>                                              NumIntermediates, RegisterVT);</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EVT X86TargetLowering::getSetCCResultType(const DataLayout &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          LLVMContext&amp; Context,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>                                          EVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>216k</pre></td><td class='code'><pre>  if (!VT.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176k</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>    return MVT::i8;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>  if (Subtarget.hasAVX512()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.6k</span>, <span class='None'>False</span>: <span class='covered-line'>21.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Figure out what this type will be legalized to.</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    EVT LegalVT = VT;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>    while (getTypeAction(Context, LegalVT) != TypeLegal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279</span>, <span class='None'>False</span>: <span class='covered-line'>17.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>      LegalVT = getTypeToTransformTo(Context, LegalVT);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we got a 512-bit vector then we&apos;ll definitely have a vXi1 compare.</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    if (LegalVT.getSimpleVT().is512BitVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.11k</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>7.11k</pre></td><td class='code'><pre>      return EVT::getVectorVT(Context, MVT::i1, VT.getVectorElementCount());</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>    if (LegalVT.getSimpleVT().isVector() &amp;&amp; <div class='tooltip'>Subtarget.hasVLX()<span class='tooltip-content'>10.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>2.31k</span>]
  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L219'><span>219:9</span></a></span>) to (<span class='line-number'><a href='#L219'><span>219:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (219:9)
     Condition C2 --> (219:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we legalized to less than a 512-bit vector, then we will use a vXi1</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // compare for vXi32/vXi64 for sure. If we have BWI we will also support</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // vXi16/vXi8.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      MVT EltVT = LegalVT.getSimpleVT().getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>      if (Subtarget.hasBWI() || <div class='tooltip'>EltVT.getSizeInBits() &gt;= 32<span class='tooltip-content'>3.41k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.96k</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41k</span>]
  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.11k</span>, <span class='None'>False</span>: <span class='covered-line'>300</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L224'><span>224:11</span></a></span>) to (<span class='line-number'><a href='#L224'><span>224:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (224:11)
     Condition C2 --> (224:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>7.96k</pre></td><td class='code'><pre>        return EVT::getVectorVT(Context, MVT::i1, VT.getVectorElementCount());</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>  return VT.changeVectorElementTypeToInteger();</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>39.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper for getByValTypeAlignment to determine</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the desired ByVal argument alignment.</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>static void getMaxByValAlign(Type *Ty, Align &amp;MaxAlign) {</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (MaxAlign == 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (VectorType *VTy = dyn_cast&lt;VectorType&gt;(Ty)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (VTy-&gt;getPrimitiveSizeInBits().getFixedValue() == 128)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MaxAlign = Align(16);</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } else if (ArrayType *ATy = dyn_cast&lt;ArrayType&gt;(Ty)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Align EltAlign;</span></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    getMaxByValAlign(ATy-&gt;getElementType(), EltAlign);</span></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>EltAlign &gt; MaxAlign</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>MaxAlign = EltAlign</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre><span class='red'>  }</span> else if (StructType *STy = dyn_cast&lt;StructType&gt;(Ty)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    for (auto *EltTy : STy-&gt;elements()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Align EltAlign;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      getMaxByValAlign(EltTy, EltAlign);</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      if (EltAlign &gt; MaxAlign)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        MaxAlign = EltAlign;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      if (MaxAlign == 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the desired alignment for ByVal aggregate</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// function arguments in the caller parameter area. For X86, aggregates</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that contain SSE vectors are placed at 16-byte boundaries while the rest</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// are at 4-byte boundaries.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t X86TargetLowering::getByValTypeAlignment(Type *Ty,</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>                                                  const DataLayout &amp;DL) const {</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  if (Subtarget.is64Bit()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Max of 8 and alignment of type.</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    Align TyAlign = DL.getABITypeAlign(Ty);</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    if (TyAlign &gt; 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return TyAlign.value()</span>;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    return 8;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  Align Alignment(4);</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  if (Subtarget.hasSSE1())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    getMaxByValAlign(Ty, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  return Alignment.value();</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// It returns EVT::Other if the type should be determined using generic</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// target-independent logic.</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For vector ops we check that the overall size isn&apos;t larger than our</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// preferred vector width.</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EVT X86TargetLowering::getOptimalMemOpType(</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>    const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const {</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  if (!FuncAttributes.hasFnAttr(Attribute::NoImplicitFloat)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.80k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>    if (Op.size() &gt;= 16 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32k</span>, <span class='None'>False</span>: <span class='covered-line'>476</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>2.32k</span></div><div class='tooltip'>!Subtarget.isUnalignedMem16Slow()<span class='tooltip-content'>2.32k</span></div> || <div class='tooltip'>Op.isAligned(Align(16))<span class='tooltip-content'>285</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>285</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:9</span></a></span>) to (<span class='line-number'><a href='#L284'><span>285:71</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (284:9)
     Condition C2 --> (285:10)
     Condition C3 --> (285:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Check if unaligned 64-byte accesses are slow.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>      if (Op.size() &gt;= 64 &amp;&amp; <div class='tooltip'>Subtarget.hasAVX512()<span class='tooltip-content'>280</span></div> &amp;&amp; <div class='tooltip'>Subtarget.hasEVEX512()<span class='tooltip-content'>71</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>1.81k</span>]
  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>          <div class='tooltip'>(Subtarget.getPreferVectorWidth() &gt;= 512)<span class='tooltip-content'>67</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L287'><span>287:11</span></a></span>) to (<span class='line-number'><a href='#L287'><span>288:52</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (287:11)
     Condition C2 --> (287:30)
     Condition C3 --> (287:55)
     Condition C4 --> (288:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>        return Subtarget.hasBWI() ? <div class='tooltip'>MVT::v64i8<span class='tooltip-content'>13</span></div> : <div class='tooltip'>MVT::v16i32<span class='tooltip-content'>25</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Check if unaligned 32-byte accesses are slow.</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>      if (Op.size() &gt;= 32 &amp;&amp; <div class='tooltip'>Subtarget.hasAVX()<span class='tooltip-content'>457</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>457</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>          <div class='tooltip'>Subtarget.useLight256BitInstructions()<span class='tooltip-content'>147</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L292'><span>292:11</span></a></span>) to (<span class='line-number'><a href='#L292'><span>293:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (292:11)
     Condition C2 --> (292:30)
     Condition C3 --> (293:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Although this isn&apos;t a well-supported type for AVX1, we&apos;ll let</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // legalization and shuffle lowering produce the optimal codegen. If we</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // choose an optimal type with a vector element larger than a byte,</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // getMemsetStores() may create an intermediate splat (using an integer</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // multiply) before we splat as a vector.</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>        return MVT::v32i8;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>      if (Subtarget.hasSSE2() &amp;&amp; <div class='tooltip'>(Subtarget.getPreferVectorWidth() &gt;= 128)<span class='tooltip-content'>1.89k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L301'><span>301:11</span></a></span>) to (<span class='line-number'><a href='#L301'><span>301:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (301:11)
     Condition C2 --> (301:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>        return MVT::v16i8;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Can SSE1 handle a byte vector?</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we have SSE1 registers we should be able to use them.</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      if (Subtarget.hasSSE1() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>7</span></div><div class='tooltip'>Subtarget.is64Bit()<span class='tooltip-content'>7</span></div> || <div class='tooltip'>Subtarget.hasX87()<span class='tooltip-content'>6</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          <div class='tooltip'>(Subtarget.getPreferVectorWidth() &gt;= 128)<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L305'><span>305:11</span></a></span>) to (<span class='line-number'><a href='#L305'><span>306:52</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (305:11)
     Condition C2 --> (305:35)
     Condition C3 --> (305:58)
     Condition C4 --> (306:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  T,  -,  T  = T      }
  4 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return MVT::v4f32;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>    } else if (((Op.isMemcpy() &amp;&amp; <div class='tooltip'>!Op.isMemcpyStrSrc()<span class='tooltip-content'>495</span></div>) || <div class='tooltip'>Op.isZeroMemset()<span class='tooltip-content'>476</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>228</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>               <div class='tooltip'>Op.size() &gt;= 8<span class='tooltip-content'>371</span></div> &amp;&amp; <div class='tooltip'>!Subtarget.is64Bit()<span class='tooltip-content'>295</span></div> &amp;&amp; <div class='tooltip'>Subtarget.hasSSE2()<span class='tooltip-content'>105</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>295</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>190</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L308'><span>308:16</span></a></span>) to (<span class='line-number'><a href='#L308'><span>309:77</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (308:18)
     Condition C2 --> (308:35)
     Condition C3 --> (308:60)
     Condition C4 --> (309:16)
     Condition C5 --> (309:34)
     Condition C6 --> (309:58)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -,  -,  -  = F      }
  3 { F,  -,  T,  F,  -,  -  = F      }
  4 { F,  -,  T,  T,  F,  -  = F      }
  5 { F,  -,  T,  T,  T,  F  = F      }
  6 { F,  -,  T,  T,  T,  T  = T      }
  7 { T,  T,  -,  F,  -,  -  = F      }
  8 { T,  T,  -,  T,  F,  -  = F      }
  9 { T,  T,  -,  T,  T,  F  = F      }
  10 { T,  T,  -,  T,  T,  T  = T      }

  C1-Pair: covered: (1,10)
  C2-Pair: covered: (2,10)
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (3,6)
  C5-Pair: covered: (4,6)
  C6-Pair: covered: (5,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Do not use f64 to lower memcpy if source is string constant. It&apos;s</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // better to use i32 to avoid the loads.</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Also, do not use f64 to lower memset unless this is a memset of zeros.</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The gymnastics of splatting a byte value into an XMM register and then</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // only using 8-byte stores (because this is a CPU with slow unaligned</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 16-byte accesses) makes that a loser.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return MVT::f64;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is a compromise. If we reach here, unaligned accesses may be slow on</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this target. However, creating smaller, aligned accesses could be even</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // slower and would certainly be a lot more code.</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  if (Subtarget.is64Bit() &amp;&amp; <div class='tooltip'>Op.size() &gt;= 8<span class='tooltip-content'>571</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>571</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L322'><span>322:7</span></a></span>) to (<span class='line-number'><a href='#L322'><span>322:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (322:7)
     Condition C2 --> (322:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    return MVT::i64;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  return MVT::i32;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>bool X86TargetLowering::isSafeMemOpType(MVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  if (VT == MVT::f32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Subtarget.hasSSE1()</span>;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  if (VT == MVT::f64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return Subtarget.hasSSE2();</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>static bool isBitAligned(Align Alignment, uint64_t SizeInBits) {</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>  return (8 * Alignment.value()) % SizeInBits == 0;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>647k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>637k</pre></td><td class='code'><pre>bool X86TargetLowering::isMemoryAccessFast(EVT VT, Align Alignment) const {</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>637k</pre></td><td class='code'><pre>  if (isBitAligned(Alignment, VT.getSizeInBits()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553k</span>, <span class='None'>False</span>: <span class='covered-line'>83.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>553k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>83.6k</pre></td><td class='code'><pre>  switch (VT.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.9k</span>, <span class='None'>False</span>: <span class='covered-line'>50.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 8-byte and under are always assumed to be fast.</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>  case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.1k</span>, <span class='None'>False</span>: <span class='covered-line'>48.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>    return !Subtarget.isUnalignedMem16Slow();</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  case 256:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.6k</span>, <span class='None'>False</span>: <span class='covered-line'>68.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>    return !Subtarget.isUnalignedMem32Slow();</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: What about AVX-512 (512-bit) accesses?</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>83.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>83.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86TargetLowering::allowsMisalignedMemoryAccesses(</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    EVT VT, unsigned, Align Alignment, MachineMemOperand::Flags Flags,</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>89.7k</pre></td><td class='code'><pre>    unsigned *Fast) const {</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>89.7k</pre></td><td class='code'><pre>  if (Fast)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>413</span>, <span class='None'>False</span>: <span class='covered-line'>89.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>    *Fast = isMemoryAccessFast(VT, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NonTemporal vector memory ops must be aligned.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>89.7k</pre></td><td class='code'><pre>  if (!!(Flags &amp; MachineMemOperand::MONonTemporal) &amp;&amp; <div class='tooltip'>VT.isVector()<span class='tooltip-content'>14.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.5k</span>, <span class='None'>False</span>: <span class='covered-line'>75.1k</span>]
  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.85k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L360'><span>360:7</span></a></span>) to (<span class='line-number'><a href='#L360'><span>360:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (360:7)
     Condition C2 --> (360:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NT loads can only be vector aligned, so if its less aligned than the</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // minimum vector size (which we can split the vector down to), we might as</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // well use a regular unaligned vector load.</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We don&apos;t have any NT loads pre-SSE41.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>    if (!!(Flags &amp; MachineMemOperand::MOLoad))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>      return (Alignment &lt; 16 || <div class='tooltip'>!Subtarget.hasSSE41()<span class='tooltip-content'>698</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>866</span>, <span class='None'>False</span>: <span class='covered-line'>698</span>]
  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>698</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L366'><span>366:15</span></a></span>) to (<span class='line-number'><a href='#L366'><span>366:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (366:15)
     Condition C2 --> (366:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Misaligned accesses of any size are always allowed.</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>78.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>89.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86TargetLowering::allowsMemoryAccess(LLVMContext &amp;Context,</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           const DataLayout &amp;DL, EVT VT,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           unsigned AddrSpace, Align Alignment,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineMemOperand::Flags Flags,</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>                                           unsigned *Fast) const {</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>  if (Fast)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>636k</span>, <span class='None'>False</span>: <span class='covered-line'>27.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>636k</pre></td><td class='code'><pre>    *Fast = isMemoryAccessFast(VT, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>  if (!!(Flags &amp; MachineMemOperand::MONonTemporal) &amp;&amp; <div class='tooltip'>VT.isVector()<span class='tooltip-content'>16.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.5k</span>, <span class='None'>False</span>: <span class='covered-line'>647k</span>]
  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>5.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L380'><span>380:7</span></a></span>) to (<span class='line-number'><a href='#L380'><span>380:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (380:7)
     Condition C2 --> (380:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    if (allowsMisalignedMemoryAccesses(VT, AddrSpace, Alignment, Flags,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>                                       /*Fast=*/nullptr))</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NonTemporal vector memory ops are special, and must be aligned.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    if (!isBitAligned(Alignment, VT.getSizeInBits()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.28k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>    switch (VT.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>    case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>486</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>486</pre></td><td class='code'><pre>      if (!!(Flags &amp; MachineMemOperand::MOLoad) &amp;&amp; <div class='tooltip'>Subtarget.hasSSE41()<span class='tooltip-content'>168</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>318</span>]
  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L389'><span>389:11</span></a></span>) to (<span class='line-number'><a href='#L389'><span>389:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (389:11)
     Condition C2 --> (389:52)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>      if (!!(Flags &amp; MachineMemOperand::MOStore) &amp;&amp; Subtarget.hasSSE2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>318</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>318</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L391'><span>391:11</span></a></span>) to (<span class='line-number'><a href='#L391'><span>391:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (391:11)
     Condition C2 --> (391:53)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    case 256:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>486</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      if (!!(Flags &amp; MachineMemOperand::MOLoad) &amp;&amp; <div class='tooltip'>Subtarget.hasAVX2()<span class='tooltip-content'>346</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>676</span>]
  Branch (<span class='line-number'><a name='L395' href='#L395'><span>395:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L395'><span>395:11</span></a></span>) to (<span class='line-number'><a href='#L395'><span>395:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (395:11)
     Condition C2 --> (395:52)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>      if (!!(Flags &amp; MachineMemOperand::MOStore) &amp;&amp; <div class='tooltip'>Subtarget.hasAVX()<span class='tooltip-content'>676</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>676</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L397'><span>397:11</span></a></span>) to (<span class='line-number'><a href='#L397'><span>397:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (397:11)
     Condition C2 --> (397:53)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case 512:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Subtarget.hasAVX512()</span><span class='red'> &amp;&amp; </span><span class='red'>Subtarget.hasEVEX512()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L401'><span>401:11</span></a></span>) to (<span class='line-number'><a href='#L401'><span>401:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (401:11)
     Condition C2 --> (401:36)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false</span>; // Don&apos;t have NonTemporal vector memory ops of this size.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>652k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>663k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the entry encoding for a jump table in the</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// current function.  The returned value is a member of the</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// MachineJumpTableInfo::JTEntryKind enum.</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>unsigned X86TargetLowering::getJumpTableEncoding() const {</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In GOT pic mode, each entry in the jump table is emitted as a @GOTOFF</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // symbol.</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  if (isPositionIndependent() &amp;&amp; <div class='tooltip'>Subtarget.isPICStyleGOT()<span class='tooltip-content'>255</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>255</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>253</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L417'><span>417:7</span></a></span>) to (<span class='line-number'><a href='#L417'><span>417:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (417:7)
     Condition C2 --> (417:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return MachineJumpTableInfo::EK_Custom32;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>  if (isPositionIndependent() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>      <div class='tooltip'>getTargetMachine().getCodeModel() == CodeModel::Large<span class='tooltip-content'>253</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L419'><span>419:7</span></a></span>) to (<span class='line-number'><a href='#L419'><span>420:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (419:7)
     Condition C2 --> (420:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return MachineJumpTableInfo::EK_LabelDifference64;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, use the normal jump table encoding heuristics.</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>359</pre></td><td class='code'><pre>  return TargetLowering::getJumpTableEncoding();</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>bool X86TargetLowering::useSoftFloat() const {</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>  return Subtarget.useSoftFloat();</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void X86TargetLowering::markLibCallAttributes(MachineFunction *MF, unsigned CC,</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>6.87k</pre></td><td class='code'><pre>                                              ArgListTy &amp;Args) const {</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only relabel X86-32 for C / Stdcall CCs.</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>6.87k</pre></td><td class='code'><pre>  if (Subtarget.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.84k</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>5.84k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  if (CC != CallingConv::C &amp;&amp; <div class='tooltip'>CC != CallingConv::X86_StdCall<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L437'><span>437:7</span></a></span>) to (<span class='line-number'><a href='#L437'><span>437:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (437:7)
     Condition C2 --> (437:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  unsigned ParamRegs = 0;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>  if (auto *M = MF-&gt;getFunction().getParent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    ParamRegs = M-&gt;getNumberRegisterParameters();</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark the first N int arguments as having reg</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  for (auto &amp;Arg : Args) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>646</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    Type *T = Arg.Ty;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    if (T-&gt;isIntOrPtrTy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>591</span>, <span class='None'>False</span>: <span class='covered-line'>753</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>591</pre></td><td class='code'><pre>      if (MF-&gt;getDataLayout().getTypeAllocSize(T) &lt;= 8) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>392</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>        unsigned numRegs = 1;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>        if (MF-&gt;getDataLayout().getTypeAllocSize(T) &gt; 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>269</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>          numRegs = 2;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>        if (ParamRegs &lt; numRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L451' href='#L451'><span>451:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>380</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        ParamRegs -= numRegs;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Arg.IsInReg = true;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCExpr *</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI,</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                                             unsigned uid,MCContext &amp;Ctx) const{</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  assert(isPositionIndependent() &amp;&amp; Subtarget.isPICStyleGOT());</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In 32-bit ELF systems, our jump table entries are formed with @GOTOFF</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // entries.</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  return MCSymbolRefExpr::create(MBB-&gt;getSymbol(),</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                                 MCSymbolRefExpr::VK_GOTOFF, Ctx);</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns relocation base for the given PIC jumptable.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::getPICJumpTableRelocBase(SDValue Table,</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>                                                    SelectionDAG &amp;DAG) const {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  if (!Subtarget.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This doesn&apos;t have SDLoc associated with it, but is not really the</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // same as a Register.</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return DAG.getNode(X86ISD::GlobalBaseReg, SDLoc(),</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                       getPointerTy(DAG.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  return Table;</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This returns the relocation base for the given PIC jumptable,</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the same as getPICJumpTableRelocBase, but as an MCExpr.</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCExpr *X86TargetLowering::</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI,</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>                             MCContext &amp;Ctx) const {</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // X86-64 uses RIP relative addressing based on the jump table label.</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  if (Subtarget.isPICStyleRIPRel() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.16k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>16</span></div><div class='tooltip'>Subtarget.is64Bit()<span class='tooltip-content'>16</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>       <div class='tooltip'>getTargetMachine().getCodeModel() == CodeModel::Large<span class='tooltip-content'>4</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L489' href='#L489'><span>489:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L487'><span>487:7</span></a></span>) to (<span class='line-number'><a href='#L487'><span>489:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (487:7)
     Condition C2 --> (488:8)
     Condition C3 --> (489:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>    return TargetLowering::getPICJumpTableRelocBaseExpr(MF, JTI, Ctx);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, the reference is relative to the PIC base.</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  return MCSymbolRefExpr::create(MF-&gt;getPICBaseSymbol(), Ctx);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;const TargetRegisterClass *, uint8_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::findRepresentativeClass(const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>                                           MVT VT) const {</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>  const TargetRegisterClass *RRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>  uint8_t Cost = 1;</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>  switch (VT.SimpleTy) {</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>3.77M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.77M</span>, <span class='None'>False</span>: <span class='covered-line'>538k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>3.77M</pre></td><td class='code'><pre>    return TargetLowering::findRepresentativeClass(TRI, VT);</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::i8: <span class='tooltip-content'>21.5k</span></div><div class='tooltip'>case MVT::i16: <span class='tooltip-content'>43.1k</span></div><div class='tooltip'>case MVT::i32: <span class='tooltip-content'>64.6k</span></div>case MVT::i64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>    RRC = Subtarget.is64Bit() ? <div class='tooltip'>&amp;X86::GR64RegClass<span class='tooltip-content'>72.6k</span></div> : <div class='tooltip'>&amp;X86::GR32RegClass<span class='tooltip-content'>13.5k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.6k</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>86.2k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  case MVT::x86mmx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    RRC = &amp;X86::VR64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>43.1k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::f32: <span class='tooltip-content'>21.5k</span></div>case MVT::f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v16i8: <span class='tooltip-content'>64.6k</span></div><div class='tooltip'>case MVT::v8i16: <span class='tooltip-content'>86.2k</span></div><div class='tooltip'>case MVT::v4i32: <span class='tooltip-content'>107k</span></div>case MVT::v2i64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>172k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v4f32: <span class='tooltip-content'>150k</span></div>case MVT::v2f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v32i8: <span class='tooltip-content'>194k</span></div><div class='tooltip'>case MVT::v16i16: <span class='tooltip-content'>215k</span></div><div class='tooltip'>case MVT::v8i32: <span class='tooltip-content'>237k</span></div>case MVT::v4i64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>301k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v8f32: <span class='tooltip-content'>280k</span></div>case MVT::v4f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>388k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v64i8: <span class='tooltip-content'>323k</span></div><div class='tooltip'>case MVT::v32i16: <span class='tooltip-content'>344k</span></div><div class='tooltip'>case MVT::v16i32: <span class='tooltip-content'>366k</span></div>case MVT::v8i64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>431k</pre></td><td class='code'><pre>  <div class='tooltip'>case MVT::v16f32: <span class='tooltip-content'>409k</span></div>case MVT::v8f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>431k</pre></td><td class='code'><pre>    RRC = &amp;X86::VR128XRegClass;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>431k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>539k</pre></td><td class='code'><pre>  return std::make_pair(RRC, Cost);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>4.31M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>unsigned X86TargetLowering::getAddressSpace() const {</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (Subtarget.is64Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>    return (getTargetMachine().getCodeModel() == CodeModel::Kernel) ? <div class='tooltip'>256<span class='tooltip-content'>120</span></div> : <div class='tooltip'>257<span class='tooltip-content'>338</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>338</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  return 256;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>static bool hasStackGuardSlotTLS(const Triple &amp;TargetTriple) {</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>  return TargetTriple.isOSGlibc() || <div class='tooltip'>TargetTriple.isOSFuchsia()<span class='tooltip-content'>974</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>569</span>, <span class='None'>False</span>: <span class='covered-line'>974</span>]
  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>971</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>971</span></div><div class='tooltip'>TargetTriple.isAndroid()<span class='tooltip-content'>971</span></div> &amp;&amp; <div class='tooltip'>!TargetTriple.isAndroidVersionLT(17)<span class='tooltip-content'>22</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>949</span>]
  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L530'><span>530:10</span></a></span>) to (<span class='line-number'><a href='#L530'><span>531:76</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (530:10)
     Condition C2 --> (530:38)
     Condition C3 --> (531:11)
     Condition C4 --> (531:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  F  = F      }
  4 { F,  T,  -,  -  = T      }
  5 { F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Constant* SegmentOffset(IRBuilderBase &amp;IRB,</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>                               int Offset, unsigned AddressSpace) {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  return ConstantExpr::getIntToPtr(</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>      ConstantInt::get(Type::getInt32Ty(IRB.getContext()), Offset),</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>      IRB.getPtrTy(AddressSpace));</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>Value *X86TargetLowering::getIRStackGuard(IRBuilderBase &amp;IRB) const {</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // glibc, bionic, and Fuchsia have a special slot for the stack guard in</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // tcbhead_t; use it instead of the usual global variable (see</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sysdeps/{i386,x86_64}/nptl/tls.h)</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>  if (hasStackGuardSlotTLS(Subtarget.getTargetTriple())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>586</span>, <span class='None'>False</span>: <span class='covered-line'>579</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>586</pre></td><td class='code'><pre>    unsigned AddressSpace = getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &lt;zircon/tls.h&gt; defines ZX_TLS_STACK_GUARD_OFFSET with this value.</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>586</pre></td><td class='code'><pre>    if (Subtarget.isTargetFuchsia())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>583</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return SegmentOffset(IRB, 0x10, AddressSpace);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    Module *M = IRB.GetInsertBlock()-&gt;getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Specially, some users may customize the base reg and offset.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    int Offset = M-&gt;getStackProtectorGuardOffset();</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we don&apos;t set -stack-protector-guard-offset value:</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %fs:0x28, unless we&apos;re using a Kernel code model, in which case</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it&apos;s %gs:0x28.  gs:0x14 on i386.</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    if (Offset == INT_MAX)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>579</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>      Offset = (Subtarget.is64Bit()) ? <div class='tooltip'>0x28<span class='tooltip-content'>442</span></div> : <div class='tooltip'>0x14<span class='tooltip-content'>137</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>442</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    StringRef GuardReg = M-&gt;getStackProtectorGuardReg();</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    if (GuardReg == &quot;fs&quot;)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>581</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      AddressSpace = X86AS::FS;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>581</pre></td><td class='code'><pre>    else if (GuardReg == &quot;gs&quot;)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>579</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      AddressSpace = X86AS::GS;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use symbol guard if user specify.</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    StringRef GuardSymb = M-&gt;getStackProtectorGuardSymbol();</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    if (!GuardSymb.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      GlobalVariable *GV = M-&gt;getGlobalVariable(GuardSymb);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (!GV) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        Type *Ty = Subtarget.is64Bit() ? Type::getInt64Ty(M-&gt;getContext())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L572' href='#L572'><span>572:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                       : <div class='tooltip'><span class='red'>Type::getInt32Ty(M-&gt;getContext())</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        GV = new GlobalVariable(*M, Ty, false, GlobalValue::ExternalLinkage,</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                nullptr, GuardSymb, nullptr,</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                GlobalValue::NotThreadLocal, AddressSpace);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        if (!Subtarget.isTargetDarwin())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          GV-&gt;setDSOLocal(M-&gt;getDirectAccessExternalData());</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return GV;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>    return SegmentOffset(IRB, Offset, AddressSpace);</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>  return TargetLowering::getIRStackGuard(IRB);</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>void X86TargetLowering::insertSSPDeclarations(Module &amp;M) const {</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MSVC CRT provides functionalities for stack protection.</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isWindowsMSVCEnvironment() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>380</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>      <div class='tooltip'>Subtarget.getTargetTriple().isWindowsItaniumEnvironment()<span class='tooltip-content'>380</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L590'><span>590:7</span></a></span>) to (<span class='line-number'><a href='#L590'><span>591:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (590:7)
     Condition C2 --> (591:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MSVC CRT has a global variable holding security cookie.</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    M.getOrInsertGlobal(&quot;__security_cookie&quot;,</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>                        PointerType::getUnqual(M.getContext()));</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MSVC CRT has a function to validate security cookie.</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    FunctionCallee SecurityCheckCookie = M.getOrInsertFunction(</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        &quot;__security_check_cookie&quot;, Type::getVoidTy(M.getContext()),</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        PointerType::getUnqual(M.getContext()));</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    if (Function *F = dyn_cast&lt;Function&gt;(SecurityCheckCookie.getCallee())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      F-&gt;setCallingConv(CallingConv::X86_FastCall);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      F-&gt;addParamAttr(0, Attribute::AttrKind::InReg);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>  StringRef GuardMode = M.getStackProtectorGuard();</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // glibc, bionic, and Fuchsia have a special slot for the stack guard.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>  if ((GuardMode == &quot;tls&quot; || GuardMode.empty()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>378</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      <div class='tooltip'>hasStackGuardSlotTLS(Subtarget.getTargetTriple())<span class='tooltip-content'>378</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>378</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L610'><span>610:7</span></a></span>) to (<span class='line-number'><a href='#L610'><span>611:56</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (610:8)
     Condition C2 --> (610:30)
     Condition C3 --> (611:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>  TargetLowering::insertSSPDeclarations(M);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>Value *X86TargetLowering::getSDagStackGuard(const Module &amp;M) const {</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MSVC CRT has a global variable holding security cookie.</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isWindowsMSVCEnvironment() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>731</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>      <div class='tooltip'>Subtarget.getTargetTriple().isWindowsItaniumEnvironment()<span class='tooltip-content'>731</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>730</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L618'><span>618:7</span></a></span>) to (<span class='line-number'><a href='#L618'><span>619:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (618:7)
     Condition C2 --> (619:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    return M.getGlobalVariable(&quot;__security_cookie&quot;);</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  return TargetLowering::getSDagStackGuard(M);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>Function *X86TargetLowering::getSSPStackGuardCheck(const Module &amp;M) const {</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MSVC CRT has a function to validate security cookie.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isWindowsMSVCEnvironment() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>943</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>      <div class='tooltip'>Subtarget.getTargetTriple().isWindowsItaniumEnvironment()<span class='tooltip-content'>943</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>941</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L627'><span>627:7</span></a></span>) to (<span class='line-number'><a href='#L627'><span>628:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (627:7)
     Condition C2 --> (628:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>    return M.getFunction(&quot;__security_check_cookie&quot;);</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>941</pre></td><td class='code'><pre>  return TargetLowering::getSSPStackGuardCheck(M);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Value *</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>X86TargetLowering::getSafeStackPointerLocation(IRBuilderBase &amp;IRB) const {</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Android provides a fixed TLS slot for the SafeStack pointer. See the</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // definition of TLS_SLOT_SAFESTACK in</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // https://android.googlesource.com/platform/bionic/+/master/libc/private/bionic_tls.h</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>  if (Subtarget.isTargetAndroid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>293</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %fs:0x48, unless we&apos;re using a Kernel code model, in which case it&apos;s %gs:</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %gs:0x24 on i386</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    int Offset = (Subtarget.is64Bit()) ? <div class='tooltip'>0x48<span class='tooltip-content'>5</span></div> : <div class='tooltip'>0x24<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return SegmentOffset(IRB, Offset, getAddressSpace());</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fuchsia is similar.</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>  if (Subtarget.isTargetFuchsia()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>289</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &lt;zircon/tls.h&gt; defines ZX_TLS_UNSAFE_SP_OFFSET with this value.</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return SegmentOffset(IRB, 0x18, getAddressSpace());</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>  return TargetLowering::getSafeStackPointerLocation(IRB);</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//               Return Value Calling Convention Implementation</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86TargetLowering::CanLowerReturn(</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>232k</pre></td><td class='code'><pre>    const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs, LLVMContext &amp;Context) const {</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>232k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; RVLocs;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>232k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, isVarArg, MF, RVLocs, Context);</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>232k</pre></td><td class='code'><pre>  return CCInfo.CheckReturn(Outs, RetCC_X86);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>232k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>const MCPhysReg *X86TargetLowering::getScratchRegisters(CallingConv::ID) const {</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  static const MCPhysReg ScratchRegs[] = { X86::R11, 0 };</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  return ScratchRegs;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>ArrayRef&lt;MCPhysReg&gt; X86TargetLowering::getRoundingControlRegisters() const {</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  static const MCPhysReg RCRegs[] = {X86::FPCW, X86::MXCSR};</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  return RCRegs;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Lowers masks values (v*i1) to the local register values</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns DAG node after lowering to register type</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SDValue lowerMasksToReg(const SDValue &amp;ValArg, const EVT &amp;ValLoc,</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>                               const SDLoc &amp;DL, SelectionDAG &amp;DAG) {</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  EVT ValVT = ValArg.getValueType();</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  if (ValVT == MVT::v1i1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ValLoc, ValArg,</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                       DAG.getIntPtrConstant(0, DL));</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  if ((ValVT == MVT::v8i1 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>15</span></div><div class='tooltip'>ValLoc == MVT::i8<span class='tooltip-content'>15</span></div> || <div class='tooltip'>ValLoc == MVT::i32<span class='tooltip-content'>12</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>69</span></div><div class='tooltip'>ValVT == MVT::v16i1<span class='tooltip-content'>69</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>15</span></div><div class='tooltip'>ValLoc == MVT::i16<span class='tooltip-content'>15</span></div> || <div class='tooltip'>ValLoc == MVT::i32<span class='tooltip-content'>12</span></div>))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L687'><span>687:7</span></a></span>) to (<span class='line-number'><a href='#L687'><span>688:74</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (687:8)
     Condition C2 --> (687:31)
     Condition C3 --> (687:52)
     Condition C4 --> (688:8)
     Condition C5 --> (688:32)
     Condition C6 --> (688:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  F,  -,  -  = F      }
  2 { T,  T,  -,  -,  -,  -  = T      }
  3 { T,  F,  T,  -,  -,  -  = T      }
  4 { F,  -,  -,  T,  T,  -  = T      }
  5 { F,  -,  -,  T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,4)
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Two stage lowering might be required</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bitcast:   v8i1 -&gt; i8 / v16i1 -&gt; i16</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // anyextend: i8   -&gt; i32 / i16   -&gt; i32</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    EVT TempValLoc = ValVT == MVT::v8i1 ? <div class='tooltip'>MVT::i8<span class='tooltip-content'>15</span></div> : <div class='tooltip'>MVT::i16<span class='tooltip-content'>15</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    SDValue ValToCopy = DAG.getBitcast(TempValLoc, ValArg);</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    if (ValLoc == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      ValToCopy = DAG.getNode(ISD::ANY_EXTEND, DL, ValLoc, ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return ValToCopy;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  if ((ValVT == MVT::v32i1 &amp;&amp; <div class='tooltip'>ValLoc == MVT::i32<span class='tooltip-content'>12</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>42</span></div><div class='tooltip'>ValVT == MVT::v64i1<span class='tooltip-content'>42</span></div> &amp;&amp; <div class='tooltip'>ValLoc == MVT::i64<span class='tooltip-content'>42</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L699'><span>699:7</span></a></span>) to (<span class='line-number'><a href='#L699'><span>700:50</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (699:8)
     Condition C2 --> (699:31)
     Condition C3 --> (700:8)
     Condition C4 --> (700:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  -,  -  = T      }
  2 { F,  -,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // One stage lowering is required</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bitcast:   v32i1 -&gt; i32 / v64i1 -&gt; i64</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return DAG.getBitcast(ValLoc, ValArg);</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return DAG.getNode(ISD::ANY_EXTEND, DL, ValLoc, ValArg)</span>;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Breaks v64i1 value into two registers and adds the new node to the DAG</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void Passv64i1ArgInRegs(</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SDLoc &amp;DL, SelectionDAG &amp;DAG, SDValue &amp;Arg,</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVectorImpl&lt;std::pair&lt;Register, SDValue&gt;&gt; &amp;RegsToPass, CCValAssign &amp;VA,</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    CCValAssign &amp;NextVA, const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(Subtarget.hasBWI() &amp;&amp; &quot;Expected AVX512BW target!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(Subtarget.is32Bit() &amp;&amp; &quot;Expecting 32 bit target&quot;);</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(Arg.getValueType() == MVT::i64 &amp;&amp; &quot;Expecting 64 bit value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(VA.isRegLoc() &amp;&amp; NextVA.isRegLoc() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>         &quot;The value should reside in two registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Before splitting the value we cast it to i64</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Arg = DAG.getBitcast(MVT::i64, Arg);</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Splitting the value into two i32 types</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  SDValue Lo, Hi;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  std::tie(Lo, Hi) = DAG.SplitScalar(Arg, DL, MVT::i32, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attach the two i32 types into corresponding registers</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  RegsToPass.push_back(std::make_pair(VA.getLocReg(), Lo));</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  RegsToPass.push_back(std::make_pair(NextVA.getLocReg(), Hi));</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               bool isVarArg,</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>                               const SDLoc &amp;dl, SelectionDAG &amp;DAG) const {</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  X86MachineFunctionInfo *FuncInfo = MF.getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In some cases we need to disable registers from the default CSR list.</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For example, when they are used as return registers (preserve_* and X86&apos;s</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // regcall) or for argument passing (X86&apos;s regcall).</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  bool ShouldDisableCalleeSavedRegister =</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>      shouldDisableRetRegFromCSR(CallConv) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>      <div class='tooltip'>MF.getFunction().hasFnAttribute(&quot;no_caller_saved_registers&quot;)<span class='tooltip-content'>168k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L745'><span>745:7</span></a></span>) to (<span class='line-number'><a href='#L745'><span>746:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (745:7)
     Condition C2 --> (746:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (CallConv == CallingConv::X86_INTR &amp;&amp; <div class='tooltip'>!Outs.empty()<span class='tooltip-content'>57</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L748' href='#L748'><span>748:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
  Branch (<span class='line-number'><a name='L748' href='#L748'><span>748:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L748'><span>748:7</span></a></span>) to (<span class='line-number'><a href='#L748'><span>748:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (748:7)
     Condition C2 --> (748:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;X86 interrupts may not return any value&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; RVLocs;</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, isVarArg, MF, RVLocs, *DAG.getContext());</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  CCInfo.AnalyzeReturn(Outs, RetCC_X86);</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;Register, SDValue&gt;, 4&gt; RetVals;</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>313k</pre></td><td class='code'><pre>  for (unsigned I = 0, OutsIndex = 0, E = RVLocs.size(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145k</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>       <div class='tooltip'>++I, ++OutsIndex<span class='tooltip-content'>145k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    CCValAssign &amp;VA = RVLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    assert(VA.isRegLoc() &amp;&amp; &quot;Can only return in registers!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the register to the CalleeSaveDisableRegs list.</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    if (ShouldDisableCalleeSavedRegister)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>      MF.getRegInfo().disableCalleeSavedRegister(VA.getLocReg());</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    SDValue ValToCopy = OutVals[OutsIndex];</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    EVT ValVT = ValToCopy.getValueType();</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Promote values to the appropriate types.</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    if (VA.getLocInfo() == CCValAssign::SExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>ValToCopy = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), ValToCopy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    else if (VA.getLocInfo() == CCValAssign::ZExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      ValToCopy = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    else if (VA.getLocInfo() == CCValAssign::AExt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      if (ValVT.isVector() &amp;&amp; <div class='tooltip'>ValVT.getVectorElementType() == MVT::i1<span class='tooltip-content'>37</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L774'><span>774:11</span></a></span>) to (<span class='line-number'><a href='#L774'><span>774:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (774:11)
     Condition C2 --> (774:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        ValToCopy = lowerMasksToReg(ValToCopy, VA.getLocVT(), dl, DAG);</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        ValToCopy = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    else if (VA.getLocInfo() == CCValAssign::BCvt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      ValToCopy = DAG.getBitcast(VA.getLocVT(), ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    assert(VA.getLocInfo() != CCValAssign::FPExt &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>           &quot;Unexpected FP-extend for return value.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Report an error if we have attempted to return a value via an XMM</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register and SSE was disabled.</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    if (!Subtarget.hasSSE1() &amp;&amp; <div class='tooltip'>X86::FR32XRegClass.contains(VA.getLocReg())<span class='tooltip-content'>8.49k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.49k</span>, <span class='None'>False</span>: <span class='covered-line'>136k</span>]
  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.49k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L787'><span>787:9</span></a></span>) to (<span class='line-number'><a href='#L787'><span>787:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (787:9)
     Condition C2 --> (787:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      errorUnsupported(DAG, dl, &quot;SSE register return with SSE disabled&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      VA.convertToReg(X86::FP0); // Set reg to FP0, avoid hitting asserts.</span></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre><span class='red'>    }</span> else if (!Subtarget.hasSSE2() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.21k</span>, <span class='None'>False</span>: <span class='covered-line'>136k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>               <div class='tooltip'>X86::FR64XRegClass.contains(VA.getLocReg())<span class='tooltip-content'>9.21k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>201</span>, <span class='None'>False</span>: <span class='covered-line'>9.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>               <div class='tooltip'>ValVT == MVT::f64<span class='tooltip-content'>201</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>201</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L790'><span>790:16</span></a></span>) to (<span class='line-number'><a href='#L790'><span>792:33</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (790:16)
     Condition C2 --> (791:16)
     Condition C3 --> (792:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // When returning a double via an XMM register, report an error if SSE2 is</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // not enabled.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      errorUnsupported(DAG, dl, &quot;SSE2 register return with SSE2 disabled&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      VA.convertToReg(X86::FP0); // Set reg to FP0, avoid hitting asserts.</span></pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Returns in ST0/ST1 are handled specially: these are pushed as operands to</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the RET instruction and handled by the FP Stackifier.</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    if (VA.getLocReg() == X86::FP0 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>        <div class='tooltip'>VA.getLocReg() == X86::FP1<span class='tooltip-content'>143k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L802' href='#L802'><span>802:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L801'><span>801:9</span></a></span>) to (<span class='line-number'><a href='#L801'><span>802:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (801:9)
     Condition C2 --> (802:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this is a copy from an xmm register to ST(0), use an FPExtend to</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // change the value to the FP stack register class.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      if (isScalarFPTypeInSSEReg(VA.getValVT()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>615</span>, <span class='None'>False</span>: <span class='covered-line'>878</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>        ValToCopy = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f80, ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      RetVals.push_back(std::make_pair(VA.getLocReg(), ValToCopy));</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t emit a copytoreg.</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 64-bit vector (MMX) values are returned in XMM0 / XMM1 except for v1i64</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // which is returned in RAX / RDX.</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    if (Subtarget.is64Bit()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118k</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>      if (ValVT == MVT::x86mmx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>118k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>        if (VA.getLocReg() == X86::XMM0 || <div class='tooltip'><span class='red'>VA.getLocReg() == X86::XMM1</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L816' href='#L816'><span>816:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L816' href='#L816'><span>816:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L816' href='#L816'><span>816:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L816'><span>816:13</span></a></span>) to (<span class='line-number'><a href='#L816'><span>816:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (816:13)
     Condition C2 --> (816:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>          ValToCopy = DAG.getBitcast(MVT::i64, ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>          ValToCopy = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64,</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>                                  ValToCopy);</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If we don&apos;t have SSE2 available, convert to v4f32 so the generated</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // register is legal.</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>          if (!Subtarget.hasSSE2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>ValToCopy = DAG.getBitcast(MVT::v4f32, ValToCopy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    if (VA.needsCustom()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L828' href='#L828'><span>828:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      assert(VA.getValVT() == MVT::v64i1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             &quot;Currently the only custom case is when we split v64i1 to 2 regs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Passv64i1ArgInRegs(dl, DAG, ValToCopy, RetVals, VA, RVLocs[++I],</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                         Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Add the second register to the CalleeSaveDisableRegs list.</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (ShouldDisableCalleeSavedRegister)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        MF.getRegInfo().disableCalleeSavedRegister(RVLocs[I].getLocReg());</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>      RetVals.push_back(std::make_pair(VA.getLocReg(), ValToCopy));</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  SDValue Glue;</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 6&gt; RetOps;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  RetOps.push_back(Chain); // Operand #0 = Chain (updated below)</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Operand #1 = Bytes To Pop</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  RetOps.push_back(DAG.getTargetConstant(FuncInfo-&gt;getBytesToPopOnReturn(), dl,</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>                   MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy the result values into the output registers.</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  for (auto &amp;RetVal : RetVals) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L851' href='#L851'><span>851:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145k</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>    if (RetVal.first == X86::FP0 || <div class='tooltip'>RetVal.first == X86::FP1<span class='tooltip-content'>143k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L852'><span>852:9</span></a></span>) to (<span class='line-number'><a href='#L852'><span>852:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (852:9)
     Condition C2 --> (852:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      RetOps.push_back(RetVal.second);</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>      continue; // Don&apos;t emit a copytoreg.</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    Chain = DAG.getCopyToReg(Chain, dl, RetVal.first, RetVal.second, Glue);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    Glue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>    RetOps.push_back(</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>        DAG.getRegister(RetVal.first, RetVal.second.getValueType()));</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>143k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Swift calling convention does not require we copy the sret argument</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // into %rax/%eax for the return, and SRetReturnReg is not set for Swift.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All x86 ABIs require that for returning structs by value we copy</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the sret argument into %rax/%eax (depending on ABI) for the return.</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We saved the argument into a virtual register in the entry block,</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so now we copy the value out and into %rax/%eax.</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Checking Function.hasStructRetAttr() here is insufficient because the IR</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // may not have an explicit sret argument. If FuncInfo.CanLowerReturn is</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // false, then an sret argument may be implicitly inserted in the SelDAG. In</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // either case FuncInfo-&gt;setSRetReturnReg() will have been called.</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (Register SRetReg = FuncInfo-&gt;getSRetReturnReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When we have both sret and another return value, we should use the</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // original Chain stored in RetOps[0], instead of the current Chain updated</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in the above loop. If we only have sret, RetOps[0] equals to Chain.</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For the case of sret and another return value, we have</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Chain_0 at the function entry</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Chain_1 = getCopyToReg(Chain_0) in the above loop</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we use Chain_1 in getCopyFromReg, we will have</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Val = getCopyFromReg(Chain_1)</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Chain_2 = getCopyToReg(Chain_1, Val) from below</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // getCopyToReg(Chain_0) will be glued together with</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // getCopyToReg(Chain_1, Val) into Unit A, getCopyFromReg(Chain_1) will be</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in Unit B, and we will have cyclic dependency between Unit A and Unit B:</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Data dependency from Unit B to Unit A due to usage of Val in</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     getCopyToReg(Chain_1, Val)</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   Chain dependency from Unit A to Unit B</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // So here, we use RetOps[0] (i.e Chain_0) for getCopyFromReg.</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    SDValue Val = DAG.getCopyFromReg(RetOps[0], dl, SRetReg,</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>                                     getPointerTy(MF.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    Register RetValReg</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>        = (Subtarget.is64Bit() &amp;&amp; <div class='tooltip'>!Subtarget.isTarget64BitILP32()<span class='tooltip-content'>792</span></div>) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>792</span>, <span class='None'>False</span>: <span class='covered-line'>601</span>]
  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>780</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L899'><span>899:12</span></a></span>) to (<span class='line-number'><a href='#L899'><span>899:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (899:12)
     Condition C2 --> (899:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>780</pre></td><td class='code'><pre>          X86::RAX : <div class='tooltip'>X86::EAX<span class='tooltip-content'>613</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    Chain = DAG.getCopyToReg(Chain, dl, RetValReg, Val, Glue);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    Glue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RAX/EAX now acts like a return value.</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    RetOps.push_back(</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>        DAG.getRegister(RetValReg, getPointerTy(DAG.getDataLayout())));</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add the returned register to the CalleeSaveDisableRegs list. Don&apos;t do</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this however for preserve_most/preserve_all to minimize the number of</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // callee-saved registers for these CCs.</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    if (ShouldDisableCalleeSavedRegister &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>        <div class='tooltip'>CallConv != CallingConv::PreserveAll<span class='tooltip-content'>1</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>        <div class='tooltip'>CallConv != CallingConv::PreserveMost<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L911'><span>911:9</span></a></span>) to (<span class='line-number'><a href='#L911'><span>913:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (911:9)
     Condition C2 --> (912:9)
     Condition C3 --> (913:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>MF.getRegInfo().disableCalleeSavedRegister(RetValReg)</span>;</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  const X86RegisterInfo *TRI = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  const MCPhysReg *I =</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>      TRI-&gt;getCalleeSavedRegsViaCopy(&amp;DAG.getMachineFunction());</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (I) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    for (; *I; <div class='tooltip'>++I<span class='tooltip-content'>120</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      if (X86::GR64RegClass.contains(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>        RetOps.push_back(DAG.getRegister(*I, MVT::i64));</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>llvm_unreachable</span>(&quot;Unexpected register class in CSRsViaCopy!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  RetOps[0] = Chain;  // Update chain.</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add the glue if we have it.</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (Glue.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>33.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>    RetOps.push_back(Glue);</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  X86ISD::NodeType opcode = X86ISD::RET_GLUE;</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (CallConv == CallingConv::X86_INTR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    opcode = X86ISD::IRET;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  return DAG.getNode(opcode, dl, MVT::Other, RetOps);</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>bool X86TargetLowering::isUsedByReturnOnly(SDNode *N, SDValue &amp;Chain) const {</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  if (N-&gt;getNumValues() != 1 || <div class='tooltip'>!N-&gt;hasNUsesOfValue(1, 0)<span class='tooltip-content'>1.87k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>1.67k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L942'><span>942:7</span></a></span>) to (<span class='line-number'><a href='#L942'><span>942:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (942:7)
     Condition C2 --> (942:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  SDValue TCChain = Chain;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  SDNode *Copy = *N-&gt;use_begin();</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>  if (Copy-&gt;getOpcode() == ISD::CopyToReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the copy has a glue operand, we conservatively assume it isn&apos;t safe to</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // perform a tail call.</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    if (Copy-&gt;getOperand(Copy-&gt;getNumOperands()-1).getValueType() == MVT::Glue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>    TCChain = Copy-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  } else if (Copy-&gt;getOpcode() != ISD::FP_EXTEND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L953' href='#L953'><span>953:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>451</pre></td><td class='code'><pre>  bool HasRet = false;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>  for (const SDNode *U : Copy-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L957' href='#L957'><span>957:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>575</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>    if (U-&gt;getOpcode() != X86ISD::RET_GLUE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287</span>, <span class='None'>False</span>: <span class='covered-line'>288</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are returning more than one value, we can definitely</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // not make a tail call see PR19530</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    if (U-&gt;getNumOperands() &gt; 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L962' href='#L962'><span>962:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    if (U-&gt;getNumOperands() == 4 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>        <div class='tooltip'>U-&gt;getOperand(U-&gt;getNumOperands() - 1).getValueType() != MVT::Glue<span class='tooltip-content'>270</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>270</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L964'><span>964:9</span></a></span>) to (<span class='line-number'><a href='#L964'><span>965:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (964:9)
     Condition C2 --> (965:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    HasRet = true;</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>  if (!HasRet)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>  Chain = TCChain;</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EVT X86TargetLowering::getTypeForExtReturn(LLVMContext &amp;Context, EVT VT,</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>                                           ISD::NodeType ExtendKind) const {</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  MVT ReturnMVT = MVT::i32;</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  bool Darwin = Subtarget.getTargetTriple().isOSDarwin();</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  if (VT == MVT::i1 || <div class='tooltip'>(<span class='tooltip-content'>6.12k</span></div><div class='tooltip'>!Darwin<span class='tooltip-content'>6.12k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>5.86k</span></div><div class='tooltip'>VT == MVT::i8<span class='tooltip-content'>5.86k</span></div> || <div class='tooltip'>VT == MVT::i16<span class='tooltip-content'>4.51k</span></div>))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57k</span>, <span class='None'>False</span>: <span class='covered-line'>6.12k</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.86k</span>, <span class='None'>False</span>: <span class='covered-line'>264</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>4.51k</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>3.34k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L982'><span>982:7</span></a></span>) to (<span class='line-number'><a href='#L982'><span>982:70</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (982:7)
     Condition C2 --> (982:25)
     Condition C3 --> (982:37)
     Condition C4 --> (982:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  F,  F  = F      }
  4 { F,  T,  T,  -  = T      }
  5 { F,  T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The ABI does not require i1, i8 or i16 to be extended.</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // On Darwin, there is code in the wild relying on Clang&apos;s old behaviour of</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // always extending i8/i16 return values, so keep doing that for now.</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (PR26665).</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>    ReturnMVT = MVT::i8;</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  EVT MinVT = getRegisterType(Context, ReturnMVT);</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  return VT.bitsLT(MinVT) ? <div class='tooltip'>MinVT<span class='tooltip-content'>2.99k</span></div> : <div class='tooltip'>VT<span class='tooltip-content'>5.71k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.99k</span>, <span class='None'>False</span>: <span class='covered-line'>5.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Reads two 32 bit registers and creates a 64 bit mask value.</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param VA The current 32 bit value that need to be assigned.</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param NextVA The next 32 bit value that need to be assigned.</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param Root The parent DAG node.</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param [in,out] InGlue Represents SDvalue in the parent DAG node for</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///                        glue purposes. In the case the DAG is already using</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///                        physical register instead of virtual, we should glue</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///                        our new SDValue to InGlue SDvalue.</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return a new SDvalue of size 64bit.</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SDValue getv64i1Argument(CCValAssign &amp;VA, CCValAssign &amp;NextVA,</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                SDValue &amp;Root, SelectionDAG &amp;DAG,</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const SDLoc &amp;DL, const X86Subtarget &amp;Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                                SDValue *InGlue = nullptr) {</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert((Subtarget.hasBWI()) &amp;&amp; &quot;Expected AVX512BW target!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(Subtarget.is32Bit() &amp;&amp; &quot;Expecting 32 bit target&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(VA.getValVT() == MVT::v64i1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>         &quot;Expecting first location of 64 bit width type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(NextVA.getValVT() == VA.getValVT() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>         &quot;The locations should have the same type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(VA.isRegLoc() &amp;&amp; NextVA.isRegLoc() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>         &quot;The values should reside in two registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  SDValue Lo, Hi;</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  SDValue ArgValueLo, ArgValueHi;</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = &amp;X86::GR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Read a 32 bit value from the registers.</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  if (nullptr == InGlue) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When no physical register is present,</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // create an intermediate virtual register.</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Register Reg = MF.addLiveIn(VA.getLocReg(), RC);</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ArgValueLo = DAG.getCopyFromReg(Root, DL, Reg, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Reg = MF.addLiveIn(NextVA.getLocReg(), RC);</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ArgValueHi = DAG.getCopyFromReg(Root, DL, Reg, MVT::i32);</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When a physical register is available read the value from it and glue</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the reads together.</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    ArgValueLo =</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      DAG.getCopyFromReg(Root, DL, VA.getLocReg(), MVT::i32, *InGlue);</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    *InGlue = ArgValueLo.getValue(2);</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    ArgValueHi =</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      DAG.getCopyFromReg(Root, DL, NextVA.getLocReg(), MVT::i32, *InGlue);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    *InGlue = ArgValueHi.getValue(2);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert the i32 type into v32i1 type.</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Lo = DAG.getBitcast(MVT::v32i1, ArgValueLo);</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert the i32 type into v32i1 type.</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Hi = DAG.getBitcast(MVT::v32i1, ArgValueHi);</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Concatenate the two values together.</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return DAG.getNode(ISD::CONCAT_VECTORS, DL, MVT::v64i1, Lo, Hi);</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The function will lower a register of various sizes (8/16/32/64)</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1)</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns a DAG node contains the operand after lowering to mask type.</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SDValue lowerRegToMasks(const SDValue &amp;ValArg, const EVT &amp;ValVT,</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const EVT &amp;ValLoc, const SDLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>                               SelectionDAG &amp;DAG) {</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  SDValue ValReturned = ValArg;</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  if (ValVT == MVT::v1i1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1060' href='#L1060'><span>1060:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    return DAG.getNode(ISD::SCALAR_TO_VECTOR, DL, MVT::v1i1, ValReturned);</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  if (ValVT == MVT::v64i1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1063' href='#L1063'><span>1063:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In 32 bit machine, this case is handled by getv64i1Argument</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    assert(ValLoc == MVT::i64 &amp;&amp; &quot;Expecting only i64 locations&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In 64 bit machine, There is no need to truncate the value only bitcast</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    MVT MaskLenVT;</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    switch (ValVT.getSimpleVT().SimpleTy) {</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case MVT::v8i1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      MaskLenVT = MVT::i8;</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case MVT::v16i1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      MaskLenVT = MVT::i16;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case MVT::v32i1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1076' href='#L1076'><span>1076:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      MaskLenVT = MVT::i32;</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Expecting a vector of i1 types&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    ValReturned = DAG.getNode(ISD::TRUNCATE, DL, MaskLenVT, ValReturned);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  return DAG.getBitcast(ValVT, ValReturned);</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Lower the result values of a call into the</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// appropriate copies out of appropriate physical registers.</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::LowerCallResult(</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg,</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>    uint32_t *RegMask) const {</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign locations to each value returned by this call.</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; RVLocs;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs,</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>                 *DAG.getContext());</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  CCInfo.AnalyzeCallResult(Ins, RetCC_X86);</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy all of the result registers out of their specified physreg.</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>70.2k</pre></td><td class='code'><pre>  for (unsigned I = 0, InsIndex = 0, E = RVLocs.size(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.8k</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>       <div class='tooltip'>++I, ++InsIndex<span class='tooltip-content'>24.8k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    CCValAssign &amp;VA = RVLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    EVT CopyVT = VA.getLocVT();</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In some calling conventions we need to remove the used registers</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // from the register mask.</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (RegMask) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>24.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>      for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(VA.getLocReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>372</pre></td><td class='code'><pre>        RegMask[SubReg / 32] &amp;= ~(1u &lt;&lt; (SubReg % 32));</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Report an error if there was an attempt to return FP values via XMM</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers.</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (!Subtarget.hasSSE1() &amp;&amp; <div class='tooltip'>X86::FR32XRegClass.contains(VA.getLocReg())<span class='tooltip-content'>1.63k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63k</span>, <span class='None'>False</span>: <span class='covered-line'>23.2k</span>]
  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1119'><span>1119:9</span></a></span>) to (<span class='line-number'><a href='#L1119'><span>1119:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1119:9)
     Condition C2 --> (1119:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      errorUnsupported(DAG, dl, &quot;SSE register return with SSE disabled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (VA.getLocReg() == X86::XMM1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>VA.convertToReg(X86::FP1)</span>; // Set reg to FP1, avoid hitting asserts.</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        VA.convertToReg(X86::FP0); // Set reg to FP0, avoid hitting asserts.</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    } else if (!Subtarget.hasSSE2() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>               <div class='tooltip'>X86::FR64XRegClass.contains(VA.getLocReg())<span class='tooltip-content'>1.85k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1126' href='#L1126'><span>1126:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>               <div class='tooltip'>CopyVT == MVT::f64<span class='tooltip-content'>3</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1125'><span>1125:16</span></a></span>) to (<span class='line-number'><a href='#L1125'><span>1127:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1125:16)
     Condition C2 --> (1126:16)
     Condition C3 --> (1127:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      errorUnsupported(DAG, dl, &quot;SSE2 register return with SSE2 disabled&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>VA.getLocReg() == X86::XMM1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>VA.convertToReg(X86::FP1)</span><span class='red'>; // Set reg to FP1, avoid hitting asserts.</span></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else</span></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>VA.convertToReg(X86::FP0)</span><span class='red'>; // Set reg to FP0, avoid hitting asserts.</span></pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we prefer to use the value in xmm registers, copy it out as f80 and</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // use a truncate to move it from fp stack reg to xmm reg.</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    bool RoundAfterCopy = false;</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if ((VA.getLocReg() == X86::FP0 || <div class='tooltip'>VA.getLocReg() == X86::FP1<span class='tooltip-content'>24.2k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>24.6k</span>]
  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>611</span>, <span class='None'>False</span>: <span class='covered-line'>24.2k</span>]
  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>24.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>        <div class='tooltip'>isScalarFPTypeInSSEReg(VA.getValVT())<span class='tooltip-content'>621</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>374</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1138'><span>1138:9</span></a></span>) to (<span class='line-number'><a href='#L1138'><span>1139:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1138:10)
     Condition C2 --> (1138:40)
     Condition C3 --> (1139:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      if (!Subtarget.hasX87())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;X87 register return with X87 disabled&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      CopyVT = MVT::f80;</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      RoundAfterCopy = (CopyVT != VA.getLocVT());</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    SDValue Val;</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (VA.needsCustom()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1147' href='#L1147'><span>1147:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      assert(VA.getValVT() == MVT::v64i1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             &quot;Currently the only custom case is when we split v64i1 to 2 regs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Val =</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          getv64i1Argument(VA, RVLocs[++I], Chain, DAG, dl, Subtarget, &amp;InGlue);</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>      Chain = DAG.getCopyFromReg(Chain, dl, VA.getLocReg(), CopyVT, InGlue)</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>                  .getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>      Val = Chain.getValue(0);</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>      InGlue = Chain.getValue(2);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (RoundAfterCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>24.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      Val = DAG.getNode(ISD::FP_ROUND, dl, VA.getValVT(), Val,</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        // This truncation won&apos;t change the value.</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>                        DAG.getIntPtrConstant(1, dl, /*isTarget=*/true));</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (VA.isExtInLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1164' href='#L1164'><span>1164:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (VA.getValVT().isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1165' href='#L1165'><span>1165:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L1165' href='#L1165'><span>1165:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          <div class='tooltip'>VA.getValVT().getScalarType() == MVT::i1<span class='tooltip-content'>13</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1166' href='#L1166'><span>1166:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>13</span></div><div class='tooltip'>(VA.getLocVT() == MVT::i64)<span class='tooltip-content'>13</span></div> || <div class='tooltip'>(VA.getLocVT() == MVT::i32)<span class='tooltip-content'>10</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L1167' href='#L1167'><span>1167:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>           <div class='tooltip'>(VA.getLocVT() == MVT::i16)<span class='tooltip-content'>7</span></div> || <div class='tooltip'>(VA.getLocVT() == MVT::i8)<span class='tooltip-content'>4</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1165'><span>1165:11</span></a></span>) to (<span class='line-number'><a href='#L1165'><span>1168:70</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1165:11)
     Condition C2 --> (1166:11)
     Condition C3 --> (1167:12)
     Condition C4 --> (1167:43)
     Condition C5 --> (1168:12)
     Condition C6 --> (1168:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  T,  T,  -,  -,  -  = T      }
  3 { T,  T,  F,  F,  F,  T  = T      }
  4 { T,  T,  F,  F,  T,  -  = T      }
  5 { T,  T,  F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 16.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // promoting a mask type (v*i1) into a register of type i64/i32/i16/i8</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        Val = lowerRegToMasks(Val, VA.getValVT(), VA.getLocVT(), dl, DAG);</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        Val = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), Val);</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    if (VA.getLocInfo() == CCValAssign::BCvt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Val = DAG.getBitcast(VA.getValVT(), Val);</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>    InVals.push_back(Val);</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  return Chain;</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                C &amp; StdCall &amp; Fast Calling Convention implementation</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  StdCall calling convention seems to be standard for many Windows&apos; API</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  routines and around. It differs from C calling convention just a little:</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  callee should clean up the stack, not caller. Symbols should be also</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  decorated in some fancy way :) It doesn&apos;t support any vector arguments.</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  For info on fast calling convention see Fast Calling Convention (tail call)</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  implementation LowerX86_32FastCCCallTo.</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determines whether Args, either a set of outgoing arguments to a call, or a</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// set of incoming args of a call, contains an sret pointer that the callee</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// pops</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool hasCalleePopSRet(const SmallVectorImpl&lt;T&gt; &amp;Args,</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>                             const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Not C++20 (yet), so no concepts available.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>  static_assert(std::is_same_v&lt;T, ISD::OutputArg&gt; ||</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>                    std::is_same_v&lt;T, ISD::InputArg&gt;,</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>                &quot;requires ISD::OutputArg or ISD::InputArg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only 32-bit pops the sret.  It&apos;s a 64-bit world these days, so early-out</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for most compilations.</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>  if (!Subtarget.is32Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144k</span>, <span class='None'>False</span>: <span class='covered-line'>32.2k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>37.0k</pre></td><td class='code'><pre>  if (Args.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1210' href='#L1210'><span>1210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1210' href='#L1210'><span>1210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>994</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>4.19k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most calls do not have an sret argument, check the arg next.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>  const ISD::ArgFlagsTy &amp;Flags = Args[0].Flags;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>32.8k</pre></td><td class='code'><pre>  if (!Flags.isSRet() || <div class='tooltip'>Flags.isInReg()<span class='tooltip-content'>757</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.4k</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>568</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1215'><span>1215:7</span></a></span>) to (<span class='line-number'><a href='#L1215'><span>1215:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1215:7)
     Condition C2 --> (1215:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1215'><span>1215:7</span></a></span>) to (<span class='line-number'><a href='#L1215'><span>1215:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1215:7)
     Condition C2 --> (1215:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>32.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MSVCabi does not pop the sret.</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>754</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isOSMSVCRT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>546</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MCUs don&apos;t pop the sret</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>716</pre></td><td class='code'><pre>  if (Subtarget.isTargetMCU())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callee pops argument</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>716</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLoweringCall.cpp:bool hasCalleePopSRet&lt;llvm::ISD::InputArg&gt;(llvm::SmallVectorImpl&lt;llvm::ISD::InputArg&gt; const&amp;, llvm::X86Subtarget const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>                             const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Not C++20 (yet), so no concepts available.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>  static_assert(std::is_same_v&lt;T, ISD::OutputArg&gt; ||</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>                    std::is_same_v&lt;T, ISD::InputArg&gt;,</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>                &quot;requires ISD::OutputArg or ISD::InputArg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only 32-bit pops the sret.  It&apos;s a 64-bit world these days, so early-out</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for most compilations.</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>176k</pre></td><td class='code'><pre>  if (!Subtarget.is32Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144k</span>, <span class='None'>False</span>: <span class='covered-line'>32.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>144k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>  if (Args.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1210' href='#L1210'><span>1210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most calls do not have an sret argument, check the arg next.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>  const ISD::ArgFlagsTy &amp;Flags = Args[0].Flags;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>  if (!Flags.isSRet() || <div class='tooltip'>Flags.isInReg()<span class='tooltip-content'>570</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.4k</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>568</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1215'><span>1215:7</span></a></span>) to (<span class='line-number'><a href='#L1215'><span>1215:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1215:7)
     Condition C2 --> (1215:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>28.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MSVCabi does not pop the sret.</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isOSMSVCRT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>546</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MCUs don&apos;t pop the sret</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>  if (Subtarget.isTargetMCU())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callee pops argument</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>546</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>X86ISelLoweringCall.cpp:bool hasCalleePopSRet&lt;llvm::ISD::OutputArg&gt;(llvm::SmallVectorImpl&lt;llvm::ISD::OutputArg&gt; const&amp;, llvm::X86Subtarget const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>                             const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Not C++20 (yet), so no concepts available.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>  static_assert(std::is_same_v&lt;T, ISD::OutputArg&gt; ||</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>                    std::is_same_v&lt;T, ISD::InputArg&gt;,</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>                &quot;requires ISD::OutputArg or ISD::InputArg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only 32-bit pops the sret.  It&apos;s a 64-bit world these days, so early-out</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for most compilations.</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>  if (!Subtarget.is32Bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>44.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>4.79k</pre></td><td class='code'><pre>  if (Args.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1210' href='#L1210'><span>1210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>994</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>994</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Most calls do not have an sret argument, check the arg next.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  const ISD::ArgFlagsTy &amp;Flags = Args[0].Flags;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  if (!Flags.isSRet() || <div class='tooltip'>Flags.isInReg()<span class='tooltip-content'>187</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1215'><span>1215:7</span></a></span>) to (<span class='line-number'><a href='#L1215'><span>1215:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1215:7)
     Condition C2 --> (1215:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The MSVCabi does not pop the sret.</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  if (Subtarget.getTargetTriple().isOSMSVCRT())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MCUs don&apos;t pop the sret</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  if (Subtarget.isTargetMCU())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1223' href='#L1223'><span>1223:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callee pops argument</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Make a copy of an aggregate at address specified by &quot;Src&quot; to address</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &quot;Dst&quot; with size and alignment information specified by the specific</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// parameter attribute. The copy will be passed as a byval function parameter.</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SDValue CreateCopyOfByValArgument(SDValue Src, SDValue Dst,</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         SDValue Chain, ISD::ArgFlagsTy Flags,</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>                                         SelectionDAG &amp;DAG, const SDLoc &amp;dl) {</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  SDValue SizeNode = DAG.getIntPtrConstant(Flags.getByValSize(), dl);</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  return DAG.getMemcpy(</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>      Chain, dl, Dst, Src, SizeNode, Flags.getNonZeroByValAlign(),</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>      /*isVolatile*/ false, /*AlwaysInline=*/true,</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>      /*isTailCall*/ false, MachinePointerInfo(), MachinePointerInfo());</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the calling convention is one that we can guarantee TCO for.</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>static bool canGuaranteeTCO(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>  return (CC == CallingConv::Fast || <div class='tooltip'>CC == CallingConv::GHC<span class='tooltip-content'>222k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1246' href='#L1246'><span>1246:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.81k</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
  Branch (<span class='line-number'><a name='L1246' href='#L1246'><span>1246:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>          <div class='tooltip'>CC == CallingConv::X86_RegCall<span class='tooltip-content'>222k</span></div> || <div class='tooltip'>CC == CallingConv::HiPE<span class='tooltip-content'>222k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>          <div class='tooltip'>CC == CallingConv::Tail<span class='tooltip-content'>222k</span></div> || <div class='tooltip'>CC == CallingConv::SwiftTail<span class='tooltip-content'>222k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1248' href='#L1248'><span>1248:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
  Branch (<span class='line-number'><a name='L1248' href='#L1248'><span>1248:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>222k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1246'><span>1246:11</span></a></span>) to (<span class='line-number'><a href='#L1246'><span>1248:66</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1246:11)
     Condition C2 --> (1246:38)
     Condition C3 --> (1247:11)
     Condition C4 --> (1247:45)
     Condition C5 --> (1248:11)
     Condition C6 --> (1248:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  F,  T,  -  = T      }
  5 { F,  F,  F,  T,  -,  -  = T      }
  6 { F,  F,  T,  -,  -,  -  = T      }
  7 { F,  T,  -,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (1,5)
  C5-Pair: covered: (1,4)
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if we might ever do TCO for calls with this calling convention.</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>static bool mayTailCallThisCC(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // C calling conventions:</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>5.48k</pre></td><td class='code'><pre>  case CallingConv::C:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1255' href='#L1255'><span>1255:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.48k</span>, <span class='None'>False</span>: <span class='covered-line'>462</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  case CallingConv::Win64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  case CallingConv::X86_64_SysV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1257' href='#L1257'><span>1257:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  case CallingConv::PreserveNone:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callee pop conventions:</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>  case CallingConv::X86_ThisCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1260' href='#L1260'><span>1260:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>5.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  case CallingConv::X86_StdCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  case CallingConv::X86_VectorCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1262' href='#L1262'><span>1262:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  case CallingConv::X86_FastCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1263' href='#L1263'><span>1263:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Swift:</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  case CallingConv::Swift:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1265' href='#L1265'><span>1265:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>403</span>, <span class='None'>False</span>: <span class='covered-line'>5.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>    return canGuaranteeTCO(CC);</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the function is being made into a tailcall target by</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// changing its ABI.</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>462k</pre></td><td class='code'><pre>static bool shouldGuaranteeTCO(CallingConv::ID CC, bool GuaranteedTailCallOpt) {</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>462k</pre></td><td class='code'><pre>  return (GuaranteedTailCallOpt &amp;&amp; <div class='tooltip'>canGuaranteeTCO(CC)<span class='tooltip-content'>186</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>462k</span>]
  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>462k</pre></td><td class='code'><pre>         <div class='tooltip'>CC == CallingConv::Tail<span class='tooltip-content'>462k</span></div> || <div class='tooltip'>CC == CallingConv::SwiftTail<span class='tooltip-content'>460k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>460k</span>]
  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>460k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1275'><span>1275:10</span></a></span>) to (<span class='line-number'><a href='#L1275'><span>1276:65</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1275:11)
     Condition C2 --> (1275:36)
     Condition C3 --> (1276:10)
     Condition C4 --> (1276:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  F  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { F,  -,  F,  T  = T      }
  4 { F,  -,  T,  -  = T      }
  5 { T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>462k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>bool X86TargetLowering::mayBeEmittedAsTailCall(const CallInst *CI) const {</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>3.44k</pre></td><td class='code'><pre>  if (!CI-&gt;isTailCall())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1280' href='#L1280'><span>1280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.86k</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>1.86k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  CallingConv::ID CalleeCC = CI-&gt;getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  if (!mayTailCallThisCC(CalleeCC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1284' href='#L1284'><span>1284:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::LowerMemArgument(SDValue Chain, CallingConv::ID CallConv,</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const SDLoc &amp;dl, SelectionDAG &amp;DAG,</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    const CCValAssign &amp;VA,</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>                                    MachineFrameInfo &amp;MFI, unsigned i) const {</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the nodes corresponding to a load from this parameter slot.</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  ISD::ArgFlagsTy Flags = Ins[i].Flags;</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  bool AlwaysUseMutable = shouldGuaranteeTCO(</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      CallConv, DAG.getTarget().Options.GuaranteedTailCallOpt);</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  bool isImmutable = !AlwaysUseMutable &amp;&amp; <div class='tooltip'>!Flags.isByVal()<span class='tooltip-content'>53.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.9k</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1300'><span>1300:22</span></a></span>) to (<span class='line-number'><a href='#L1300'><span>1300:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1300:22)
     Condition C2 --> (1300:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  EVT ValVT;</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  MVT PtrVT = getPointerTy(DAG.getDataLayout());</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If value is passed by pointer we have address passed instead of the value</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // itself. No need to extend if the mask value and location share the same</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // absolute size.</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  bool ExtendedInMem =</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      VA.isExtInLoc() &amp;&amp; <div class='tooltip'>VA.getValVT().getScalarType() == MVT::i1<span class='tooltip-content'>10.9k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9k</span>, <span class='None'>False</span>: <span class='covered-line'>43.2k</span>]
  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      <div class='tooltip'>VA.getValVT().getSizeInBits() != VA.getLocVT().getSizeInBits()<span class='tooltip-content'>27</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1308'><span>1308:7</span></a></span>) to (<span class='line-number'><a href='#L1308'><span>1309:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1308:7)
     Condition C2 --> (1308:26)
     Condition C3 --> (1309:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  if (VA.getLocInfo() == CCValAssign::Indirect || <div class='tooltip'>ExtendedInMem<span class='tooltip-content'>54.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1311' href='#L1311'><span>1311:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>54.1k</span>]
  Branch (<span class='line-number'><a name='L1311' href='#L1311'><span>1311:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>54.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1311'><span>1311:7</span></a></span>) to (<span class='line-number'><a href='#L1311'><span>1311:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1311:7)
     Condition C2 --> (1311:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    ValVT = VA.getLocVT();</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    ValVT = VA.getValVT();</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: For now, all byval parameter objects are marked mutable. This can be</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // changed with more analysis.</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In case of tail call optimization mark all arguments mutable. Since they</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // could be overwritten by lowering of arguments in case of a tail call.</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>  if (Flags.isByVal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1320' href='#L1320'><span>1320:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>54.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    unsigned Bytes = Flags.getByValSize();</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    if (Bytes == 0) <div class='tooltip'>Bytes = 1<span class='tooltip-content'>1</span></div>; // Don&apos;t create zero-sized stack objects.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1322' href='#L1322'><span>1322:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>185</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: For now, all byval parameter objects are marked as aliasing. This</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // can be improved with deeper analysis.</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    int FI = MFI.CreateFixedObject(Bytes, VA.getLocMemOffset(), isImmutable,</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                   /*isAliased=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    return DAG.getFrameIndex(FI, PtrVT);</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>  EVT ArgVT = Ins[i].ArgVT;</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is a vector that has been split into multiple parts, don&apos;t elide</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the copy. The layout on the stack may not match the packed in-memory</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // layout.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>  bool ScalarizedVector = ArgVT.isVector() &amp;&amp; <div class='tooltip'>!VA.getLocVT().isVector()<span class='tooltip-content'>11.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2k</span>, <span class='None'>False</span>: <span class='covered-line'>42.7k</span>]
  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.37k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1336'><span>1336:27</span></a></span>) to (<span class='line-number'><a href='#L1336'><span>1336:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1336:27)
     Condition C2 --> (1336:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is an argument in memory. We might be able to perform copy elision.</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the argument is passed directly in memory without any extension, then we</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can perform copy elision. Large vector types, for example, may be passed</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // indirectly by pointer.</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>  if (Flags.isCopyElisionCandidate() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1342' href='#L1342'><span>1342:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>53.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>      <div class='tooltip'>VA.getLocInfo() != CCValAssign::Indirect<span class='tooltip-content'>332</span></div> &amp;&amp; <div class='tooltip'>!ExtendedInMem<span class='tooltip-content'>328</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>328</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>328</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>      <div class='tooltip'>!ScalarizedVector<span class='tooltip-content'>328</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1342'><span>1342:7</span></a></span>) to (<span class='line-number'><a href='#L1342'><span>1344:24</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1342:7)
     Condition C2 --> (1343:7)
     Condition C3 --> (1343:51)
     Condition C4 --> (1344:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: not covered
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>    SDValue PartAddr;</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>    if (Ins[i].PartOffset == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>275</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this is a one-part value or the first part of a multi-part value,</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // create a stack object for the entire argument value type and return a</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // load from our portion of it. This assumes that if the first part of an</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // argument is in memory, the rest will also be in memory.</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>      int FI = MFI.CreateFixedObject(ArgVT.getStoreSize(), VA.getLocMemOffset(),</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>                                     /*IsImmutable=*/false);</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>      PartAddr = DAG.getFrameIndex(FI, PtrVT);</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>      return DAG.getLoad(</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>          ValVT, dl, Chain, PartAddr,</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>          MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI));</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>275</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is not the first piece of an argument in memory. See if there is</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // already a fixed stack object including this offset. If so, assume it</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // was created by the PartOffset == 0 branch above and create a load from</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the appropriate offset into it.</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    int64_t PartBegin = VA.getLocMemOffset();</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    int64_t PartEnd = PartBegin + ValVT.getSizeInBits() / 8;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    int FI = MFI.getObjectIndexBegin();</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    for (; MFI.isFixedObjectIndex(FI); <div class='tooltip'>++FI<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      int64_t ObjBegin = MFI.getObjectOffset(FI);</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      int64_t ObjEnd = ObjBegin + MFI.getObjectSize(FI);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      if (ObjBegin &lt;= PartBegin &amp;&amp; PartEnd &lt;= ObjEnd)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1369'><span>1369:11</span></a></span>) to (<span class='line-number'><a href='#L1369'><span>1369:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1369:11)
     Condition C2 --> (1369:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (MFI.isFixedObjectIndex(FI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1372' href='#L1372'><span>1372:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      SDValue Addr =</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>          DAG.getNode(ISD::ADD, dl, PtrVT, DAG.getFrameIndex(FI, PtrVT),</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                      DAG.getIntPtrConstant(Ins[i].PartOffset, dl));</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      return DAG.getLoad(ValVT, dl, Chain, Addr,</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                         MachinePointerInfo::getFixedStack(</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                             DAG.getMachineFunction(), FI, Ins[i].PartOffset));</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  int FI = MFI.CreateFixedObject(ValVT.getSizeInBits() / 8,</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>                                 VA.getLocMemOffset(), isImmutable);</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set SExt or ZExt flag.</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  if (VA.getLocInfo() == CCValAssign::ZExt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1386' href='#L1386'><span>1386:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>52.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    MFI.setObjectZExt(FI, true);</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>52.3k</pre></td><td class='code'><pre>  } else if (VA.getLocInfo() == CCValAssign::SExt) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1388' href='#L1388'><span>1388:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>52.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    MFI.setObjectSExt(FI, true);</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  MaybeAlign Alignment;</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  if (Subtarget.isTargetWindowsMSVC() &amp;&amp; <div class='tooltip'>!Subtarget.is64Bit()<span class='tooltip-content'>990</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>990</span>, <span class='None'>False</span>: <span class='covered-line'>52.7k</span>]
  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>918</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>      <div class='tooltip'>ValVT != MVT::f80<span class='tooltip-content'>918</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1394' href='#L1394'><span>1394:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>889</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1393'><span>1393:7</span></a></span>) to (<span class='line-number'><a href='#L1393'><span>1394:24</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1393:7)
     Condition C2 --> (1393:42)
     Condition C3 --> (1394:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>889</pre></td><td class='code'><pre>    Alignment = MaybeAlign(4);</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  SDValue FIN = DAG.getFrameIndex(FI, PtrVT);</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  SDValue Val = DAG.getLoad(</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>      ValVT, dl, Chain, FIN,</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>      MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI),</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>      Alignment);</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  return ExtendedInMem</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>53.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>             ? <div class='tooltip'>(<span class='tooltip-content'>13</span></div><div class='tooltip'>VA.getValVT().isVector()<span class='tooltip-content'>13</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1402' href='#L1402'><span>1402:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                    ? DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VA.getValVT(), Val)</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                    : <div class='tooltip'><span class='red'>DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), Val)</span><span class='tooltip-content'>0</span></div>)</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>             : <div class='tooltip'>Val<span class='tooltip-content'>53.6k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Get this from tablegen.</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static ArrayRef&lt;MCPhysReg&gt; get64BitArgumentGPRs(CallingConv::ID CallConv,</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>                                                const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  assert(Subtarget.is64Bit());</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  if (Subtarget.isCallingConvWin64(CallConv)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    static const MCPhysReg GPR64ArgRegsWin64[] = {</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      X86::RCX, X86::RDX, X86::R8,  X86::R9</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return ArrayRef(std::begin(GPR64ArgRegsWin64), std::end(GPR64ArgRegsWin64));</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  static const MCPhysReg GPR64ArgRegs64Bit[] = {</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    X86::RDI, X86::RSI, X86::RDX, X86::RCX, X86::R8, X86::R9</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  return ArrayRef(std::begin(GPR64ArgRegs64Bit), std::end(GPR64ArgRegs64Bit));</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Get this from tablegen.</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static ArrayRef&lt;MCPhysReg&gt; get64BitArgumentXMMs(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                CallingConv::ID CallConv,</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>                                                const X86Subtarget &amp;Subtarget) {</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  assert(Subtarget.is64Bit());</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  if (Subtarget.isCallingConvWin64(CallConv)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1431' href='#L1431'><span>1431:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The XMM registers which might contain var arg parameters are shadowed</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in their paired GPR.  So we only need to save the GPR to their home</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // slots.</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: __vectorcall will change this.</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  bool isSoftFloat = Subtarget.useSoftFloat();</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  if (isSoftFloat || <div class='tooltip'>!Subtarget.hasSSE1()<span class='tooltip-content'>52</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1440'><span>1440:7</span></a></span>) to (<span class='line-number'><a href='#L1440'><span>1440:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1440:7)
     Condition C2 --> (1440:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Kernel mode asks for SSE to be disabled, so there are no XMM argument</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers.</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  static const MCPhysReg XMMArgRegs64Bit[] = {</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3,</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  return ArrayRef(std::begin(XMMArgRegs64Bit), std::end(XMMArgRegs64Bit));</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>static bool isSortedByValueNo(ArrayRef&lt;CCValAssign&gt; ArgLocs) {</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  return llvm::is_sorted(</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>      ArgLocs, [](const CCValAssign &amp;A, const CCValAssign &amp;B) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>        return A.getValNo() &lt; B.getValNo();</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>254k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is a helper class for lowering variable arguments parameters.</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class VarArgsLoweringHelper {</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VarArgsLoweringHelper(X86MachineFunctionInfo *FuncInfo, const SDLoc &amp;Loc,</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SelectionDAG &amp;DAG, const X86Subtarget &amp;Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        CallingConv::ID CallConv, CCState &amp;CCInfo)</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>      : FuncInfo(FuncInfo), DL(Loc), DAG(DAG), Subtarget(Subtarget),</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        TheMachineFunction(DAG.getMachineFunction()),</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        TheFunction(TheMachineFunction.getFunction()),</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        FrameInfo(TheMachineFunction.getFrameInfo()),</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        FrameLowering(*Subtarget.getFrameLowering()),</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        TargLowering(DAG.getTargetLoweringInfo()), CallConv(CallConv),</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        CCInfo(CCInfo) {}</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Lower variable arguments parameters.</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void lowerVarArgsParameters(SDValue &amp;Chain, unsigned StackSize);</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void createVarArgAreaAndStoreRegisters(SDValue &amp;Chain, unsigned StackSize);</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void forwardMustTailParameters(SDValue &amp;Chain);</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  bool is64Bit() const { return Subtarget.is64Bit(); }</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  bool isWin64() const { return Subtarget.isCallingConvWin64(CallConv); }</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  X86MachineFunctionInfo *FuncInfo;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const SDLoc &amp;DL;</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SelectionDAG &amp;DAG;</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const X86Subtarget &amp;Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction &amp;TheMachineFunction;</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const Function &amp;TheFunction;</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo;</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetFrameLowering &amp;FrameLowering;</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetLowering &amp;TargLowering;</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CallingConv::ID CallConv;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CCState &amp;CCInfo;</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void VarArgsLoweringHelper::createVarArgAreaAndStoreRegisters(</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    SDValue &amp;Chain, unsigned StackSize) {</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the function takes variable number of arguments, make a frame index for</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the start of the first vararg value... for expansion of llvm.va_start. We</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can skip this if there are no va_start calls.</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  if (is64Bit() || <div class='tooltip'>(<span class='tooltip-content'>12</span></div><div class='tooltip'>CallConv != CallingConv::X86_FastCall<span class='tooltip-content'>12</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1506' href='#L1506'><span>1506:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L1506' href='#L1506'><span>1506:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>                    <div class='tooltip'>CallConv != CallingConv::X86_ThisCall<span class='tooltip-content'>12</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1507' href='#L1507'><span>1507:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1506'><span>1506:7</span></a></span>) to (<span class='line-number'><a href='#L1506'><span>1507:59</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1506:7)
     Condition C2 --> (1506:21)
     Condition C3 --> (1507:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    FuncInfo-&gt;setVarArgsFrameIndex(</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>        FrameInfo.CreateFixedObject(1, StackSize, true));</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 64-bit calling conventions support varargs and register parameters, so we</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have to do extra work to spill them in the prologue.</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  if (is64Bit()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1514' href='#L1514'><span>1514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the first unallocated argument registers.</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; ArgGPRs = get64BitArgumentGPRs(CallConv, Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    ArrayRef&lt;MCPhysReg&gt; ArgXMMs =</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>        get64BitArgumentXMMs(TheMachineFunction, CallConv, Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    unsigned NumIntRegs = CCInfo.getFirstUnallocated(ArgGPRs);</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    unsigned NumXMMRegs = CCInfo.getFirstUnallocated(ArgXMMs);</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    assert(!(NumXMMRegs &amp;&amp; !Subtarget.hasSSE1()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>           &quot;SSE register cannot be used when SSE is disabled!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    if (isWin64()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1525' href='#L1525'><span>1525:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Get to the caller-allocated home save location.  Add 8 to account</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for the return address.</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      int HomeOffset = FrameLowering.getOffsetOfLocalArea() + 8;</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      FuncInfo-&gt;setRegSaveFrameIndex(</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>          FrameInfo.CreateFixedObject(1, NumIntRegs * 8 + HomeOffset, false));</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Fixup to set vararg frame on shadow area (4 x i64).</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      if (NumIntRegs &lt; 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1532' href='#L1532'><span>1532:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        FuncInfo-&gt;setVarArgsFrameIndex(FuncInfo-&gt;getRegSaveFrameIndex());</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For X86-64, if there are vararg parameters that are passed via</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // registers, then we must store them to their spots on the stack so</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // they may be loaded by dereferencing the result of va_next.</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      FuncInfo-&gt;setVarArgsGPOffset(NumIntRegs * 8);</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      FuncInfo-&gt;setVarArgsFPOffset(ArgGPRs.size() * 8 + NumXMMRegs * 16);</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      FuncInfo-&gt;setRegSaveFrameIndex(FrameInfo.CreateStackObject(</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>          ArgGPRs.size() * 8 + ArgXMMs.size() * 16, Align(16), false));</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 6&gt;</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>        LiveGPRs; // list of SDValue for GPR registers keeping live input value</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; LiveXMMRegs; // list of SDValue for XMM registers</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         // keeping live input value</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    SDValue ALVal; // if applicable keeps SDValue for %al register</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Gather all the live in physical registers.</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>    for (MCPhysReg Reg : ArgGPRs.slice(NumIntRegs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1551' href='#L1551'><span>1551:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      Register GPR = TheMachineFunction.addLiveIn(Reg, &amp;X86::GR64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      LiveGPRs.push_back(DAG.getCopyFromReg(Chain, DL, GPR, MVT::i64));</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    const auto &amp;AvailableXmms = ArgXMMs.slice(NumXMMRegs);</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    if (!AvailableXmms.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1556' href='#L1556'><span>1556:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      Register AL = TheMachineFunction.addLiveIn(X86::AL, &amp;X86::GR8RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      ALVal = DAG.getCopyFromReg(Chain, DL, AL, MVT::i8);</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>      for (MCPhysReg Reg : AvailableXmms) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>390</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FastRegisterAllocator spills virtual registers at basic</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // block boundary. That leads to usages of xmm registers</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // outside of check for %al. Pass physical registers to</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // VASTART_SAVE_XMM_REGS to avoid unneccessary spilling.</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>        TheMachineFunction.getRegInfo().addLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>        LiveXMMRegs.push_back(DAG.getRegister(Reg, MVT::v4f32));</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>390</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Store the integer parameter registers.</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; MemOps;</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    SDValue RSFIN =</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>        DAG.getFrameIndex(FuncInfo-&gt;getRegSaveFrameIndex(),</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>                          TargLowering.getPointerTy(DAG.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    unsigned Offset = FuncInfo-&gt;getVarArgsGPOffset();</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>    for (SDValue Val : LiveGPRs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1575' href='#L1575'><span>1575:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      SDValue FIN = DAG.getNode(ISD::ADD, DL,</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                                TargLowering.getPointerTy(DAG.getDataLayout()),</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                                RSFIN, DAG.getIntPtrConstant(Offset, DL));</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      SDValue Store =</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>          DAG.getStore(Val.getValue(1), DL, Val, FIN,</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                       MachinePointerInfo::getFixedStack(</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                           DAG.getMachineFunction(),</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                           FuncInfo-&gt;getRegSaveFrameIndex(), Offset));</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      MemOps.push_back(Store);</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      Offset += 8;</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Now store the XMM (fp + vector) parameter registers.</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    if (!LiveXMMRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1589' href='#L1589'><span>1589:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      SmallVector&lt;SDValue, 12&gt; SaveXMMOps;</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      SaveXMMOps.push_back(Chain);</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      SaveXMMOps.push_back(ALVal);</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      SaveXMMOps.push_back(RSFIN);</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      SaveXMMOps.push_back(</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>          DAG.getTargetConstant(FuncInfo-&gt;getVarArgsFPOffset(), DL, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      llvm::append_range(SaveXMMOps, LiveXMMRegs);</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      MachineMemOperand *StoreMMO =</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>          DAG.getMachineFunction().getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>              MachinePointerInfo::getFixedStack(</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                  DAG.getMachineFunction(), FuncInfo-&gt;getRegSaveFrameIndex(),</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                  Offset),</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>              MachineMemOperand::MOStore, 128, Align(16));</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      MemOps.push_back(DAG.getMemIntrinsicNode(X86ISD::VASTART_SAVE_XMM_REGS,</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                                               DL, DAG.getVTList(MVT::Other),</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                                               SaveXMMOps, MVT::i8, StoreMMO));</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    if (!MemOps.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1608' href='#L1608'><span>1608:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      Chain = DAG.getNode(ISD::TokenFactor, DL, MVT::Other, MemOps);</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>void VarArgsLoweringHelper::forwardMustTailParameters(SDValue &amp;Chain) {</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the largest legal vector type.</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  MVT VecVT = MVT::Other;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Only some x86_32 calling conventions support AVX512.</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  if (Subtarget.useAVX512Regs() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1617' href='#L1617'><span>1617:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>5</span></div><div class='tooltip'>is64Bit()<span class='tooltip-content'>5</span></div> || <div class='tooltip'>(<span class='tooltip-content'>5</span></div><div class='tooltip'>CallConv == CallingConv::X86_VectorCall<span class='tooltip-content'>5</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1618' href='#L1618'><span>1618:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L1618' href='#L1618'><span>1618:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                     <div class='tooltip'>CallConv == CallingConv::Intel_OCL_BI<span class='tooltip-content'>2</span></div>)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1619' href='#L1619'><span>1619:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1617'><span>1617:7</span></a></span>) to (<span class='line-number'><a href='#L1617'><span>1619:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1617:7)
     Condition C2 --> (1618:8)
     Condition C3 --> (1618:22)
     Condition C4 --> (1619:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    VecVT = MVT::v16f32;</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  else if (Subtarget.hasAVX())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1621' href='#L1621'><span>1621:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    VecVT = MVT::v8f32;</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  else if (Subtarget.hasSSE2())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    VecVT = MVT::v4f32;</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We forward some GPRs and some vector types.</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  SmallVector&lt;MVT, 2&gt; RegParmTypes;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  MVT IntVT = is64Bit() ? <div class='tooltip'>MVT::i64<span class='tooltip-content'>25</span></div> : <div class='tooltip'>MVT::i32<span class='tooltip-content'>22</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1628' href='#L1628'><span>1628:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  RegParmTypes.push_back(IntVT);</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  if (VecVT != MVT::Other)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    RegParmTypes.push_back(VecVT);</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compute the set of forwarded registers. The rest are scratch.</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  SmallVectorImpl&lt;ForwardedRegister&gt; &amp;Forwards =</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      FuncInfo-&gt;getForwardedMustTailRegParms();</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  CCInfo.analyzeMustTailForwardedRegisters(Forwards, RegParmTypes, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Forward AL for SysV x86_64 targets, since it is used for varargs.</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  if (is64Bit() &amp;&amp; <div class='tooltip'>!isWin64()<span class='tooltip-content'>25</span></div> &amp;&amp; <div class='tooltip'>!CCInfo.isAllocated(X86::AL)<span class='tooltip-content'>22</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1639' href='#L1639'><span>1639:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L1639' href='#L1639'><span>1639:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L1639' href='#L1639'><span>1639:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1639'><span>1639:7</span></a></span>) to (<span class='line-number'><a href='#L1639'><span>1639:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1639:7)
     Condition C2 --> (1639:20)
     Condition C3 --> (1639:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Register ALVReg = TheMachineFunction.addLiveIn(X86::AL, &amp;X86::GR8RegClass);</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Forwards.push_back(ForwardedRegister(ALVReg, X86::AL, MVT::i8));</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy all forwards from physical to virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>  for (ForwardedRegister &amp;FR : Forwards) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1645' href='#L1645'><span>1645:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>438</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Can we use a less constrained schedule?</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>    SDValue RegVal = DAG.getCopyFromReg(Chain, DL, FR.VReg, FR.VT);</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>    FR.VReg = TheMachineFunction.getRegInfo().createVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>        TargLowering.getRegClassFor(FR.VT));</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>    Chain = DAG.getCopyToReg(Chain, DL, FR.VReg, RegVal);</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void VarArgsLoweringHelper::lowerVarArgsParameters(SDValue &amp;Chain,</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>                                                   unsigned StackSize) {</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set FrameIndex to the 0xAAAAAAA value to mark unset state.</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If necessary, it would be set into the correct value later.</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  FuncInfo-&gt;setVarArgsFrameIndex(0xAAAAAAA);</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  FuncInfo-&gt;setRegSaveFrameIndex(0xAAAAAAA);</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  if (FrameInfo.hasVAStart())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    createVarArgAreaAndStoreRegisters(Chain, StackSize);</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  if (FrameInfo.hasMustTailInVarArgFunc())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1664' href='#L1664'><span>1664:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>109</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    forwardMustTailParameters(Chain);</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::LowerFormalArguments(</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SDValue Chain, CallingConv::ID CallConv, bool IsVarArg,</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    SelectionDAG &amp;DAG, SmallVectorImpl&lt;SDValue&gt; &amp;InVals) const {</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  X86MachineFunctionInfo *FuncInfo = MF.getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (F.hasExternalLinkage() &amp;&amp; <div class='tooltip'>Subtarget.isTargetCygMing()<span class='tooltip-content'>173k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1676' href='#L1676'><span>1676:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>173k</span>, <span class='None'>False</span>: <span class='covered-line'>4.65k</span>]
  Branch (<span class='line-number'><a name='L1676' href='#L1676'><span>1676:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>563</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>      <div class='tooltip'>F.getName() == &quot;main&quot;<span class='tooltip-content'>563</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1677' href='#L1677'><span>1677:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>544</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1676'><span>1676:7</span></a></span>) to (<span class='line-number'><a href='#L1676'><span>1677:28</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1676:7)
     Condition C2 --> (1676:33)
     Condition C3 --> (1677:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    FuncInfo-&gt;setForceFramePointer(true);</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  bool Is64Bit = Subtarget.is64Bit();</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  bool IsWin64 = Subtarget.isCallingConvWin64(CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  assert(</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>      !(IsVarArg &amp;&amp; canGuaranteeTCO(CallConv)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>      &quot;Var args not supported with calling conv&apos; regcall, fastcc, ghc or hipe&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assign locations to all of the incoming arguments.</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, *DAG.getContext());</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Allocate shadow area for Win64.</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (IsWin64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>2.31k</pre></td><td class='code'><pre>    CCInfo.AllocateStack(32, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  CCInfo.AnalyzeArguments(Ins, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In vectorcall calling convention a second pass is required for the HVA</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // types.</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (CallingConv::X86_VectorCall == CallConv) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1700' href='#L1700'><span>1700:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    CCInfo.AnalyzeArgumentsSecondPass(Ins, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The next loop assumes that the locations are in the same order of the</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // input arguments.</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  assert(isSortedByValueNo(ArgLocs) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>         &quot;Argument Location list must be sorted before lowering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  SDValue ArgValue;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>557k</pre></td><td class='code'><pre>  for (unsigned I = 0, InsIndex = 0, E = ArgLocs.size(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1710' href='#L1710'><span>1710:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379k</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>       ++I, ++InsIndex) {</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    assert(InsIndex &lt; Ins.size() &amp;&amp; &quot;Invalid Ins index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    CCValAssign &amp;VA = ArgLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    if (VA.isRegLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1715' href='#L1715'><span>1715:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>325k</span>, <span class='None'>False</span>: <span class='covered-line'>54.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      EVT RegVT = VA.getLocVT();</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      if (VA.needsCustom()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1717' href='#L1717'><span>1717:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        assert(</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            VA.getValVT() == MVT::v64i1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            &quot;Currently the only custom case is when we split v64i1 to 2 regs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // v64i1 values, in regcall calling convention, that are</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // compiled to 32 bit arch, are split up into two registers.</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        ArgValue =</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            getv64i1Argument(VA, ArgLocs[++I], Chain, DAG, dl, Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        const TargetRegisterClass *RC;</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        if (RegVT == MVT::i8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1728' href='#L1728'><span>1728:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>          RC = &amp;X86::GR8RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        else if (RegVT == MVT::i16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1730' href='#L1730'><span>1730:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>          RC = &amp;X86::GR16RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        else if (RegVT == MVT::i32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1732' href='#L1732'><span>1732:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.2k</span>, <span class='None'>False</span>: <span class='covered-line'>295k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>          RC = &amp;X86::GR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>295k</pre></td><td class='code'><pre>        else if (Is64Bit &amp;&amp; <div class='tooltip'>RegVT == MVT::i64<span class='tooltip-content'>267k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1734' href='#L1734'><span>1734:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>267k</span>, <span class='None'>False</span>: <span class='covered-line'>28.4k</span>]
  Branch (<span class='line-number'><a name='L1734' href='#L1734'><span>1734:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1734'><span>1734:18</span></a></span>) to (<span class='line-number'><a href='#L1734'><span>1734:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1734:18)
     Condition C2 --> (1734:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>          RC = &amp;X86::GR64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>189k</pre></td><td class='code'><pre>        else if (RegVT == MVT::f16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1736' href='#L1736'><span>1736:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='None'>False</span>: <span class='covered-line'>188k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>          RC = Subtarget.hasAVX512() ? <div class='tooltip'>&amp;X86::FR16XRegClass<span class='tooltip-content'>557</span></div> : <div class='tooltip'>&amp;X86::FR16RegClass<span class='tooltip-content'>267</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1737' href='#L1737'><span>1737:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>557</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>        else if (RegVT == MVT::f32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1738' href='#L1738'><span>1738:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>185k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>          RC = Subtarget.hasAVX512() ? <div class='tooltip'>&amp;X86::FR32XRegClass<span class='tooltip-content'>907</span></div> : <div class='tooltip'>&amp;X86::FR32RegClass<span class='tooltip-content'>2.56k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1739' href='#L1739'><span>1739:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>907</span>, <span class='None'>False</span>: <span class='covered-line'>2.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>        else if (RegVT == MVT::f64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1740' href='#L1740'><span>1740:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.72k</span>, <span class='None'>False</span>: <span class='covered-line'>182k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>2.72k</pre></td><td class='code'><pre>          RC = Subtarget.hasAVX512() ? <div class='tooltip'>&amp;X86::FR64XRegClass<span class='tooltip-content'>673</span></div> : <div class='tooltip'>&amp;X86::FR64RegClass<span class='tooltip-content'>2.05k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>673</span>, <span class='None'>False</span>: <span class='covered-line'>2.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>        else if (RegVT == MVT::f80)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1742' href='#L1742'><span>1742:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>182k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          RC = &amp;X86::RFP80RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>        else if (RegVT == MVT::f128)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1744' href='#L1744'><span>1744:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>528</span>, <span class='None'>False</span>: <span class='covered-line'>181k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>528</pre></td><td class='code'><pre>          RC = &amp;X86::VR128RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>        else if (RegVT.is512BitVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1746' href='#L1746'><span>1746:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.5k</span>, <span class='None'>False</span>: <span class='covered-line'>154k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>27.5k</pre></td><td class='code'><pre>          RC = &amp;X86::VR512RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>154k</pre></td><td class='code'><pre>        else if (RegVT.is256BitVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1748' href='#L1748'><span>1748:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.3k</span>, <span class='None'>False</span>: <span class='covered-line'>100k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>          RC = Subtarget.hasVLX() ? <div class='tooltip'>&amp;X86::VR256XRegClass<span class='tooltip-content'>22.8k</span></div> : <div class='tooltip'>&amp;X86::VR256RegClass<span class='tooltip-content'>31.5k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1749' href='#L1749'><span>1749:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.8k</span>, <span class='None'>False</span>: <span class='covered-line'>31.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>        else if (RegVT.is128BitVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1750' href='#L1750'><span>1750:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99.7k</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>99.7k</pre></td><td class='code'><pre>          RC = Subtarget.hasVLX() ? <div class='tooltip'>&amp;X86::VR128XRegClass<span class='tooltip-content'>25.6k</span></div> : <div class='tooltip'>&amp;X86::VR128RegClass<span class='tooltip-content'>74.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1751' href='#L1751'><span>1751:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.6k</span>, <span class='None'>False</span>: <span class='covered-line'>74.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>        else if (RegVT == MVT::x86mmx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1752' href='#L1752'><span>1752:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>          RC = &amp;X86::VR64RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        else if (RegVT == MVT::v1i1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1754' href='#L1754'><span>1754:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>RC = &amp;X86::VK1RegClass</span>;</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        else if (RegVT == MVT::v8i1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1756' href='#L1756'><span>1756:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>RC = &amp;X86::VK8RegClass</span>;</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        else if (RegVT == MVT::v16i1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1758' href='#L1758'><span>1758:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          RC = &amp;X86::VK16RegClass;</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        else <span class='red'>if (</span><span class='red'>RegVT == MVT::v32i1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1760' href='#L1760'><span>1760:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>RC = &amp;X86::VK32RegClass</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        else </span><span class='red'>if (</span><span class='red'>RegVT == MVT::v64i1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1762' href='#L1762'><span>1762:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>RC = &amp;X86::VK64RegClass</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        else</span></pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span>(&quot;Unknown argument type!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        Register Reg = MF.addLiveIn(VA.getLocReg(), RC);</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>        ArgValue = DAG.getCopyFromReg(Chain, dl, Reg, RegVT);</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this is an 8 or 16-bit value, it is really passed promoted to 32</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // bits.  Insert an assert[sz]ext to capture this, then truncate to the</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // right size.</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      if (VA.getLocInfo() == CCValAssign::SExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1774' href='#L1774'><span>1774:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>413</span>, <span class='None'>False</span>: <span class='covered-line'>324k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>        ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue,</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>                               DAG.getValueType(VA.getValVT()));</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='covered-line'><pre>324k</pre></td><td class='code'><pre>      else if (VA.getLocInfo() == CCValAssign::ZExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1777' href='#L1777'><span>1777:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09k</span>, <span class='None'>False</span>: <span class='covered-line'>321k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>        ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>                               DAG.getValueType(VA.getValVT()));</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>321k</pre></td><td class='code'><pre>      else if (VA.getLocInfo() == CCValAssign::BCvt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1780' href='#L1780'><span>1780:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>321k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        ArgValue = DAG.getBitcast(VA.getValVT(), ArgValue);</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>      if (VA.isExtInLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1783' href='#L1783'><span>1783:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>311k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Handle MMX values passed in XMM regs.</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>        if (RegVT.isVector() &amp;&amp; <div class='tooltip'>VA.getValVT().getScalarType() != MVT::i1<span class='tooltip-content'>7</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1785'><span>1785:13</span></a></span>) to (<span class='line-number'><a href='#L1785'><span>1785:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1785:13)
     Condition C2 --> (1785:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          ArgValue = DAG.getNode(X86ISD::MOVDQ2Q, dl, VA.getValVT(), ArgValue);</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>        else if (VA.getValVT().isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1787' href='#L1787'><span>1787:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
  Branch (<span class='line-number'><a name='L1787' href='#L1787'><span>1787:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>14.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>                 <div class='tooltip'>VA.getValVT().getScalarType() == MVT::i1<span class='tooltip-content'>108</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1788' href='#L1788'><span>1788:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>                 <div class='tooltip'>(<span class='tooltip-content'>108</span></div><div class='tooltip'>(VA.getLocVT() == MVT::i64)<span class='tooltip-content'>108</span></div> || <div class='tooltip'>(VA.getLocVT() == MVT::i32)<span class='tooltip-content'>83</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                  <div class='tooltip'><span class='red'>(VA.getLocVT() == MVT::i16)</span><span class='tooltip-content'>0</span></div> || <div class='tooltip'><span class='red'>(VA.getLocVT() == MVT::i8)</span><span class='tooltip-content'>0</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1790' href='#L1790'><span>1790:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1790' href='#L1790'><span>1790:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1787'><span>1787:18</span></a></span>) to (<span class='line-number'><a href='#L1787'><span>1790:77</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1787:18)
     Condition C2 --> (1788:18)
     Condition C3 --> (1789:19)
     Condition C4 --> (1789:50)
     Condition C5 --> (1790:19)
     Condition C6 --> (1790:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  T,  T,  -,  -,  -  = T      }
  3 { T,  T,  F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 16.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Promoting a mask type (v*i1) into a register of type i64/i32/i16/i8</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>          ArgValue = lowerRegToMasks(ArgValue, VA.getValVT(), RegVT, dl, DAG);</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>        } else</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>          ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue);</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      assert(VA.isMemLoc());</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      ArgValue =</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>          LowerMemArgument(Chain, CallConv, Ins, dl, DAG, VA, MFI, InsIndex);</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If value is passed via pointer - do a load.</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    if (VA.getLocInfo() == CCValAssign::Indirect &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>988</span>, <span class='None'>False</span>: <span class='covered-line'>378k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>        <div class='tooltip'>!(<span class='tooltip-content'>988</span></div><div class='tooltip'>Ins[I].Flags.isByVal()<span class='tooltip-content'>988</span></div> &amp;&amp; <div class='tooltip'>VA.isRegLoc()<span class='tooltip-content'>6</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>982</span>]
  Branch (<span class='line-number'><a name='L1804' href='#L1804'><span>1804:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>983</pre></td><td class='code'><pre>      ArgValue =</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>983</pre></td><td class='code'><pre>          DAG.getLoad(VA.getValVT(), dl, Chain, ArgValue, MachinePointerInfo());</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>983</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>    InVals.push_back(ArgValue);</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>379k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>547k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned I = 0, E = Ins.size(); <span class='tooltip-content'>177k</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>369k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1812' href='#L1812'><span>1812:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>371k</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>371k</pre></td><td class='code'><pre>    if (Ins[I].Flags.isSwiftAsync()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>371k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      auto X86FI = MF.getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      if (X86::isExtendedSwiftAsyncFrameSupported(Subtarget, MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1815' href='#L1815'><span>1815:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        X86FI-&gt;setHasSwiftAsyncContext(true);</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      else {</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        int PtrSize = Subtarget.is64Bit() ? <div class='tooltip'>8<span class='tooltip-content'>10</span></div> : <div class='tooltip'>4<span class='tooltip-content'>13</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        int FI =</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>            MF.getFrameInfo().CreateStackObject(PtrSize, Align(PtrSize), false);</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        X86FI-&gt;setSwiftAsyncContextFrameIdx(FI);</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        SDValue St = DAG.getStore(</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>            DAG.getEntryNode(), dl, InVals[I],</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>            DAG.getFrameIndex(FI, PtrSize == 8 ? <div class='tooltip'>MVT::i64<span class='tooltip-content'>10</span></div> : <div class='tooltip'>MVT::i32<span class='tooltip-content'>13</span></div>),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1824' href='#L1824'><span>1824:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>            MachinePointerInfo::getFixedStack(MF, FI));</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, St, Chain);</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Swift calling convention does not require we copy the sret argument</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // into %rax/%eax for the return. We don&apos;t set SRetReturnReg for Swift.</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>371k</pre></td><td class='code'><pre>    if (CallConv == CallingConv::Swift || <div class='tooltip'>CallConv == CallingConv::SwiftTail<span class='tooltip-content'>370k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>370k</span>]
  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>370k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1832'><span>1832:9</span></a></span>) to (<span class='line-number'><a href='#L1832'><span>1832:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1832:9)
     Condition C2 --> (1832:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All x86 ABIs require that for returning structs by value we copy the</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sret argument into %rax/%eax (depending on ABI) for the return. Save</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the argument into a virtual register so that we can access it from the</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // return points.</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>370k</pre></td><td class='code'><pre>    if (Ins[I].Flags.isSRet()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1839' href='#L1839'><span>1839:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>369k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      assert(!FuncInfo-&gt;getSRetReturnReg() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>             &quot;SRet return has already been set&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      MVT PtrTy = getPointerTy(DAG.getDataLayout());</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      Register Reg =</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>          MF.getRegInfo().createVirtualRegister(getRegClassFor(PtrTy));</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      FuncInfo-&gt;setSRetReturnReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      SDValue Copy = DAG.getCopyToReg(DAG.getEntryNode(), dl, Reg, InVals[I]);</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, Copy, Chain);</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>370k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  unsigned StackSize = CCInfo.getStackSize();</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Align stack specially for tail calls.</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (shouldGuaranteeTCO(CallConv,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1854' href='#L1854'><span>1854:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>                         MF.getTarget().Options.GuaranteedTailCallOpt))</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    StackSize = GetAlignedArgumentStackSize(StackSize, DAG);</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (IsVarArg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1858' href='#L1858'><span>1858:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    VarArgsLoweringHelper(FuncInfo, dl, DAG, Subtarget, CallConv, CCInfo)</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        .lowerVarArgsParameters(Chain, StackSize);</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Some CCs need callee pop.</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (X86::isCalleePop(CallConv, Is64Bit, IsVarArg,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1863' href='#L1863'><span>1863:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>382</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>                       MF.getTarget().Options.GuaranteedTailCallOpt)) {</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>    FuncInfo-&gt;setBytesToPopOnReturn(StackSize); // Callee pops everything.</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  } else if (CallConv == CallingConv::X86_INTR &amp;&amp; <div class='tooltip'>Ins.size() == 2<span class='tooltip-content'>57</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1866' href='#L1866'><span>1866:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
  Branch (<span class='line-number'><a name='L1866' href='#L1866'><span>1866:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1866'><span>1866:14</span></a></span>) to (<span class='line-number'><a href='#L1866'><span>1866:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1866:14)
     Condition C2 --> (1866:51)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // X86 interrupts must pop the error code (and the alignment padding) if</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // present.</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    FuncInfo-&gt;setBytesToPopOnReturn(Is64Bit ? <div class='tooltip'>16<span class='tooltip-content'>19</span></div> : <div class='tooltip'>4<span class='tooltip-content'>10</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1869' href='#L1869'><span>1869:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    FuncInfo-&gt;setBytesToPopOnReturn(0); // Callee pops nothing.</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is an sret function, the return should pop the hidden pointer.</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    if (!canGuaranteeTCO(CallConv) &amp;&amp; <div class='tooltip'>hasCalleePopSRet(Ins, Subtarget)<span class='tooltip-content'>176k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176k</span>, <span class='None'>False</span>: <span class='covered-line'>931</span>]
  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>545</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1873'><span>1873:9</span></a></span>) to (<span class='line-number'><a href='#L1873'><span>1873:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1873:9)
     Condition C2 --> (1873:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      FuncInfo-&gt;setBytesToPopOnReturn(4);</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (!Is64Bit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1877' href='#L1877'><span>1877:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.7k</span>, <span class='None'>False</span>: <span class='covered-line'>145k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RegSaveFrameIndex is X86-64 only.</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>    FuncInfo-&gt;setRegSaveFrameIndex(0xAAAAAAA);</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  FuncInfo-&gt;setArgumentStackSize(StackSize);</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (WinEHFuncInfo *EHInfo = MF.getWinEHFuncInfo()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1884' href='#L1884'><span>1884:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    EHPersonality Personality = classifyEHPersonality(F.getPersonalityFn());</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    if (Personality == EHPersonality::CoreCLR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1886' href='#L1886'><span>1886:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      assert(Is64Bit);</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Add a mechanism to frame lowering that will allow us to indicate</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // that we&apos;d prefer this slot be allocated towards the bottom of the frame</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // (i.e. near the stack pointer after allocating the frame).  Every</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // funclet needs a copy of this slot in its (mostly empty) frame, and the</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // offset from the bottom of this and each funclet&apos;s frame must be the</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // same, so the size of funclets&apos; (mostly empty) frames is dictated by</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // how far this slot is from the bottom (since they allocate just enough</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // space to accommodate holding this slot at the correct offset).</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      int PSPSymFI = MFI.CreateStackObject(8, Align(8), /*isSpillSlot=*/false);</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      EHInfo-&gt;PSPSymFrameIdx = PSPSymFI;</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (shouldDisableArgRegFromCSR(CallConv) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1901' href='#L1901'><span>1901:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>      <div class='tooltip'>F.hasFnAttribute(&quot;no_caller_saved_registers&quot;)<span class='tooltip-content'>177k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1902' href='#L1902'><span>1902:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1901'><span>1901:7</span></a></span>) to (<span class='line-number'><a href='#L1901'><span>1902:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1901:7)
     Condition C2 --> (1902:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    for (std::pair&lt;Register, Register&gt; Pair : MRI.liveins())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1904' href='#L1904'><span>1904:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>567</span>, <span class='None'>False</span>: <span class='covered-line'>166</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>567</pre></td><td class='code'><pre>      MRI.disableCalleeSavedRegister(Pair.first);</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  if (CallingConv::PreserveNone == CallConv)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1908' href='#L1908'><span>1908:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0, E = Ins.size(); <span class='tooltip-content'>17</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>52</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1909' href='#L1909'><span>1909:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      if (Ins[I].Flags.isSwiftSelf() || Ins[I].Flags.isSwiftAsync() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1910' href='#L1910'><span>1910:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
  Branch (<span class='line-number'><a name='L1910' href='#L1910'><span>1910:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          Ins[I].Flags.isSwiftError()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1911' href='#L1911'><span>1911:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1910'><span>1910:11</span></a></span>) to (<span class='line-number'><a href='#L1910'><span>1911:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1910:11)
     Condition C2 --> (1910:41)
     Condition C3 --> (1911:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        errorUnsupported(DAG, dl,</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                         &quot;Swift attributes can&apos;t be used with preserve_none&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>  return Chain;</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::LowerMemOpCallTo(SDValue Chain, SDValue StackPtr,</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDValue Arg, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SelectionDAG &amp;DAG,</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const CCValAssign &amp;VA,</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            ISD::ArgFlagsTy Flags,</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                                            bool isByVal) const {</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  unsigned LocMemOffset = VA.getLocMemOffset();</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  SDValue PtrOff = DAG.getIntPtrConstant(LocMemOffset, dl);</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(DAG.getDataLayout()),</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                       StackPtr, PtrOff);</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  if (isByVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1931' href='#L1931'><span>1931:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    return CreateCopyOfByValArgument(Arg, PtrOff, Chain, Flags, DAG, dl);</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  MaybeAlign Alignment;</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  if (Subtarget.isTargetWindowsMSVC() &amp;&amp; <div class='tooltip'>!Subtarget.is64Bit()<span class='tooltip-content'>1.25k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1935' href='#L1935'><span>1935:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>8.95k</span>]
  Branch (<span class='line-number'><a name='L1935' href='#L1935'><span>1935:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>8.81k</span>]
  Branch (<span class='line-number'><a name='L1935' href='#L1935'><span>1935:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      <div class='tooltip'>Arg.getSimpleValueType() != MVT::f80<span class='tooltip-content'>1.12k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1936' href='#L1936'><span>1936:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1935'><span>1935:7</span></a></span>) to (<span class='line-number'><a href='#L1935'><span>1936:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1935:7)
     Condition C2 --> (1935:42)
     Condition C3 --> (1936:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    Alignment = MaybeAlign(4);</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  return DAG.getStore(</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      Chain, dl, Arg, PtrOff,</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      MachinePointerInfo::getStack(DAG.getMachineFunction(), LocMemOffset),</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>      Alignment);</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Emit a load of return address if tail call</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// optimization is performed and it is required.</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::EmitTailCallLoadRetAddr(</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SelectionDAG &amp;DAG, SDValue &amp;OutRetAddr, SDValue Chain, bool IsTailCall,</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    bool Is64Bit, int FPDiff, const SDLoc &amp;dl) const {</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Adjust the Return address stack slot.</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  EVT VT = getPointerTy(DAG.getDataLayout());</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  OutRetAddr = getReturnAddressFrameIndex(DAG);</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Load the &quot;old&quot; Return address.</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  OutRetAddr = DAG.getLoad(VT, dl, Chain, OutRetAddr, MachinePointerInfo());</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return SDValue(OutRetAddr.getNode(), 1);</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Emit a store of the return address if tail call</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// optimization is performed and it is required (FPDiff!=0).</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static SDValue EmitTailCallStoreRetAddr(SelectionDAG &amp;DAG, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SDValue Chain, SDValue RetAddrFrIdx,</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        EVT PtrVT, unsigned SlotSize,</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                        int FPDiff, const SDLoc &amp;dl) {</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Store the return address to the appropriate stack slot.</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  if (!FPDiff) <div class='tooltip'>return Chain<span class='tooltip-content'>173</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1965' href='#L1965'><span>1965:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>173</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Calculate the new stack slot for the return address.</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  int NewReturnAddrFI =</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MF.getFrameInfo().CreateFixedObject(SlotSize, (int64_t)FPDiff - SlotSize,</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                                         false);</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  SDValue NewRetAddrFrIdx = DAG.getFrameIndex(NewReturnAddrFI, PtrVT);</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Chain = DAG.getStore(Chain, dl, RetAddrFrIdx, NewRetAddrFrIdx,</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                       MachinePointerInfo::getFixedStack(</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                           DAG.getMachineFunction(), NewReturnAddrFI));</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return Chain;</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns a vector_shuffle mask for an movs{s|d}, movd</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operation of specified width.</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue X86TargetLowering::getMOVL(SelectionDAG &amp;DAG, const SDLoc &amp;dl, MVT VT,</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>                                   SDValue V1, SDValue V2) const {</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  unsigned NumElems = VT.getVectorNumElements();</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  SmallVector&lt;int, 8&gt; Mask;</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  Mask.push_back(NumElems);</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>  for (unsigned i = 1; i != NumElems; <div class='tooltip'>++i<span class='tooltip-content'>273</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    Mask.push_back(i);</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  return DAG.getVectorShuffle(VT, dl, V1, V2, Mask);</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SDValue</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>                             SmallVectorImpl&lt;SDValue&gt; &amp;InVals) const {</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SelectionDAG &amp;DAG                     = CLI.DAG;</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDLoc &amp;dl                             = CLI.DL;</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs = CLI.Outs;</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVectorImpl&lt;SDValue&gt; &amp;OutVals     = CLI.OutVals;</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins   = CLI.Ins;</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDValue Chain                         = CLI.Chain;</pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDValue Callee                        = CLI.Callee;</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  CallingConv::ID CallConv              = CLI.CallConv;</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool &amp;isTailCall                      = CLI.IsTailCall;</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool isVarArg                         = CLI.IsVarArg;</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  const auto *CB                        = CLI.CB;</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool Is64Bit        = Subtarget.is64Bit();</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsWin64        = Subtarget.isCallingConvWin64(CallConv);</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsSibcall      = false;</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsGuaranteeTCO = MF.getTarget().Options.GuaranteedTailCallOpt ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2008' href='#L2008'><span>2008:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>      <div class='tooltip'>CallConv == CallingConv::Tail<span class='tooltip-content'>49.3k</span></div> || <div class='tooltip'>CallConv == CallingConv::SwiftTail<span class='tooltip-content'>49.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2009' href='#L2009'><span>2009:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
  Branch (<span class='line-number'><a name='L2009' href='#L2009'><span>2009:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2008'><span>2008:25</span></a></span>) to (<span class='line-number'><a href='#L2008'><span>2009:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2008:25)
     Condition C2 --> (2009:7)
     Condition C3 --> (2009:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsCalleePopSRet = !IsGuaranteeTCO &amp;&amp; <div class='tooltip'>hasCalleePopSRet(Outs, Subtarget)<span class='tooltip-content'>49.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.2k</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>49.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2010'><span>2010:26</span></a></span>) to (<span class='line-number'><a href='#L2010'><span>2010:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2010:26)
     Condition C2 --> (2010:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  X86MachineFunctionInfo *X86Info = MF.getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool HasNCSR = (CB &amp;&amp; <div class='tooltip'>isa&lt;CallInst&gt;(CB)<span class='tooltip-content'>42.1k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2012' href='#L2012'><span>2012:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.24k</span>]
  Branch (<span class='line-number'><a name='L2012' href='#L2012'><span>2012:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>                  <div class='tooltip'>CB-&gt;hasFnAttr(&quot;no_caller_saved_registers&quot;)<span class='tooltip-content'>36.5k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2013' href='#L2013'><span>2013:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>36.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2012'><span>2012:19</span></a></span>) to (<span class='line-number'><a href='#L2012'><span>2013:61</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2012:19)
     Condition C2 --> (2012:25)
     Condition C3 --> (2013:19)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool HasNoCfCheck = (CB &amp;&amp; <div class='tooltip'>CB-&gt;doesNoCfCheck()<span class='tooltip-content'>42.1k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.25k</span>]
  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2014'><span>2014:24</span></a></span>) to (<span class='line-number'><a href='#L2014'><span>2014:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2014:24)
     Condition C2 --> (2014:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsIndirectCall = (CB &amp;&amp; <div class='tooltip'>isa&lt;CallInst&gt;(CB)<span class='tooltip-content'>42.1k</span></div> &amp;&amp; <div class='tooltip'>CB-&gt;isIndirectCall()<span class='tooltip-content'>36.5k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2015' href='#L2015'><span>2015:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.25k</span>]
  Branch (<span class='line-number'><a name='L2015' href='#L2015'><span>2015:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.57k</span>]
  Branch (<span class='line-number'><a name='L2015' href='#L2015'><span>2015:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>34.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2015'><span>2015:26</span></a></span>) to (<span class='line-number'><a href='#L2015'><span>2015:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2015:26)
     Condition C2 --> (2015:32)
     Condition C3 --> (2015:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsCFICall = IsIndirectCall &amp;&amp; <div class='tooltip'>CLI.CFIType<span class='tooltip-content'>2.26k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2016' href='#L2016'><span>2016:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>47.0k</span>]
  Branch (<span class='line-number'><a name='L2016' href='#L2016'><span>2016:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2016'><span>2016:20</span></a></span>) to (<span class='line-number'><a href='#L2016'><span>2016:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2016:20)
     Condition C2 --> (2016:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  const Module *M = MF.getMMI().getModule();</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  Metadata *IsCFProtectionSupported = M-&gt;getModuleFlag(&quot;cf-protection-branch&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  MachineFunction::CallSiteInfo CSInfo;</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (CallConv == CallingConv::X86_INTR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2021' href='#L2021'><span>2021:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;X86 interrupts may not be called directly&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool IsMustTail = CLI.CB &amp;&amp; <div class='tooltip'>CLI.CB-&gt;isMustTailCall()<span class='tooltip-content'>42.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2024' href='#L2024'><span>2024:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.24k</span>]
  Branch (<span class='line-number'><a name='L2024' href='#L2024'><span>2024:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>41.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2024'><span>2024:21</span></a></span>) to (<span class='line-number'><a href='#L2024'><span>2024:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2024:21)
     Condition C2 --> (2024:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (Subtarget.isPICStyleGOT() &amp;&amp; <div class='tooltip'>!IsGuaranteeTCO<span class='tooltip-content'>184</span></div> &amp;&amp; <div class='tooltip'>!IsMustTail<span class='tooltip-content'>180</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L2025' href='#L2025'><span>2025:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2025'><span>2025:7</span></a></span>) to (<span class='line-number'><a href='#L2025'><span>2025:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2025:7)
     Condition C2 --> (2025:36)
     Condition C3 --> (2025:55)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are using a GOT, disable tail calls to external symbols with</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // default visibility. Tail calling such a symbol requires using a GOT</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // relocation, which forces early binding of the symbol. This breaks code</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that require lazy function symbol resolution. Using musttail or</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GuaranteedTailCallOpt will override this.</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    GlobalAddressSDNode *G = dyn_cast&lt;GlobalAddressSDNode&gt;(Callee);</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    if (!G || <div class='tooltip'>(<span class='tooltip-content'>93</span></div><div class='tooltip'>!G-&gt;getGlobal()-&gt;hasLocalLinkage()<span class='tooltip-content'>93</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2032' href='#L2032'><span>2032:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
  Branch (<span class='line-number'><a name='L2032' href='#L2032'><span>2032:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>               <div class='tooltip'>G-&gt;getGlobal()-&gt;hasDefaultVisibility()<span class='tooltip-content'>85</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2033' href='#L2033'><span>2033:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2032'><span>2032:9</span></a></span>) to (<span class='line-number'><a href='#L2032'><span>2033:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2032:9)
     Condition C2 --> (2032:16)
     Condition C3 --> (2033:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>      isTailCall = false;</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isTailCall &amp;&amp; <div class='tooltip'>!IsMustTail<span class='tooltip-content'>4.47k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2037' href='#L2037'><span>2037:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.47k</span>, <span class='None'>False</span>: <span class='covered-line'>44.8k</span>]
  Branch (<span class='line-number'><a name='L2037' href='#L2037'><span>2037:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.36k</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2037'><span>2037:7</span></a></span>) to (<span class='line-number'><a href='#L2037'><span>2037:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2037:7)
     Condition C2 --> (2037:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if it&apos;s really possible to do a tail call.</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>    isTailCall = IsEligibleForTailCallOptimization(</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>        Callee, CallConv, IsCalleePopSRet, isVarArg, CLI.RetTy, Outs, OutVals,</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>        Ins, DAG);</pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Sibcalls are automatically detected tailcalls which do not require</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ABI changes.</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>    if (!IsGuaranteeTCO &amp;&amp; <div class='tooltip'>isTailCall<span class='tooltip-content'>4.27k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2045' href='#L2045'><span>2045:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.27k</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
  Branch (<span class='line-number'><a name='L2045' href='#L2045'><span>2045:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>478</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2045'><span>2045:9</span></a></span>) to (<span class='line-number'><a href='#L2045'><span>2045:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2045:9)
     Condition C2 --> (2045:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>      IsSibcall = true;</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>    if (isTailCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2048' href='#L2048'><span>2048:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.87k</span>, <span class='None'>False</span>: <span class='covered-line'>487</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>      ++NumTailCalls;</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (IsMustTail &amp;&amp; <div class='tooltip'>!isTailCall<span class='tooltip-content'>111</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2052' href='#L2052'><span>2052:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
  Branch (<span class='line-number'><a name='L2052' href='#L2052'><span>2052:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2052'><span>2052:7</span></a></span>) to (<span class='line-number'><a href='#L2052'><span>2052:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2052:7)
     Condition C2 --> (2052:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;failed to perform tail call elimination on a call &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       &quot;site marked musttail&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  assert(!(isVarArg &amp;&amp; canGuaranteeTCO(CallConv)) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>         &quot;Var args not supported with calling convention fastcc, ghc or hipe&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Analyze operands of the call, assigning locations to each operand.</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, isVarArg, MF, ArgLocs, *DAG.getContext());</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Allocate shadow area for Win64.</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (IsWin64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2064' href='#L2064'><span>2064:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>48.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    CCInfo.AllocateStack(32, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  CCInfo.AnalyzeArguments(Outs, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In vectorcall calling convention a second pass is required for the HVA</pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // types.</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (CallingConv::X86_VectorCall == CallConv) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2071' href='#L2071'><span>2071:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    CCInfo.AnalyzeArgumentsSecondPass(Outs, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get a count of how many bytes are to be pushed on the stack.</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  unsigned NumBytes = CCInfo.getAlignedCallFrameSize();</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (IsSibcall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>45.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a sibcall. The memory operands are available in caller&apos;s</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // own caller&apos;s stack.</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    NumBytes = 0;</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>45.5k</pre></td><td class='code'><pre>  else if (IsGuaranteeTCO &amp;&amp; <div class='tooltip'>canGuaranteeTCO(CallConv)<span class='tooltip-content'>120</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>45.4k</span>]
  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2081'><span>2081:12</span></a></span>) to (<span class='line-number'><a href='#L2081'><span>2081:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2081:12)
     Condition C2 --> (2081:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    NumBytes = GetAlignedArgumentStackSize(NumBytes, DAG);</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  int FPDiff = 0;</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isTailCall &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2085' href='#L2085'><span>2085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>      shouldGuaranteeTCO(CallConv,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>                         MF.getTarget().Options.GuaranteedTailCallOpt)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2085'><span>2085:7</span></a></span>) to (<span class='line-number'><a href='#L2085'><span>2087:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2085:7)
     Condition C2 --> (2086:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lower arguments at fp - stackoffset + fpdiff.</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    unsigned NumBytesCallerPushed = X86Info-&gt;getBytesToPopOnReturn();</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    FPDiff = NumBytesCallerPushed - NumBytes;</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Set the delta of movement of the returnaddr stackslot.</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // But only set if delta is greater than previous delta.</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    if (FPDiff &lt; X86Info-&gt;getTCReturnAddrDelta())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2095' href='#L2095'><span>2095:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      X86Info-&gt;setTCReturnAddrDelta(FPDiff);</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  unsigned NumBytesToPush = NumBytes;</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  unsigned NumBytesToPop = NumBytes;</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have an inalloca argument, all stack space has already been allocated</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for us and be right at the top of the stack.  We don&apos;t support multiple</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // arguments passed in memory when using inalloca.</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!Outs.empty() &amp;&amp; <div class='tooltip'>Outs.back().Flags.isInAlloca()<span class='tooltip-content'>40.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2105' href='#L2105'><span>2105:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.9k</span>, <span class='None'>False</span>: <span class='covered-line'>8.44k</span>]
  Branch (<span class='line-number'><a name='L2105' href='#L2105'><span>2105:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>40.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2105'><span>2105:7</span></a></span>) to (<span class='line-number'><a href='#L2105'><span>2105:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2105:7)
     Condition C2 --> (2105:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    NumBytesToPush = 0;</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (!ArgLocs.back().isMemLoc())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2107' href='#L2107'><span>2107:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;cannot use inalloca attribute on a register &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                         &quot;parameter&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (ArgLocs.back().getLocMemOffset() != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2110' href='#L2110'><span>2110:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;any parameter with the inalloca attribute must be &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                         &quot;the only memory argument&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  } else if (CLI.IsPreallocated) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2113' href='#L2113'><span>2113:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    assert(ArgLocs.back().isMemLoc() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>           &quot;cannot use preallocated attribute on a register &quot;</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>           &quot;parameter&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    SmallVector&lt;size_t, 4&gt; PreallocatedOffsets;</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    for (size_t i = 0; i &lt; CLI.OutVals.size(); <div class='tooltip'>++i<span class='tooltip-content'>17</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2118' href='#L2118'><span>2118:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      if (CLI.CB-&gt;paramHasAttr(i, Attribute::Preallocated)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        PreallocatedOffsets.push_back(ArgLocs[i].getLocMemOffset());</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    auto *MFI = DAG.getMachineFunction().getInfo&lt;X86MachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    size_t PreallocatedId = MFI-&gt;getPreallocatedIdForCallSite(CLI.CB);</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MFI-&gt;setPreallocatedStackSize(PreallocatedId, NumBytes);</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MFI-&gt;setPreallocatedArgOffsets(PreallocatedId, PreallocatedOffsets);</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    NumBytesToPush = 0;</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!IsSibcall &amp;&amp; <div class='tooltip'>!IsMustTail<span class='tooltip-content'>45.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2130' href='#L2130'><span>2130:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
  Branch (<span class='line-number'><a name='L2130' href='#L2130'><span>2130:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.4k</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2130'><span>2130:7</span></a></span>) to (<span class='line-number'><a href='#L2130'><span>2130:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2130:7)
     Condition C2 --> (2130:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>    Chain = DAG.getCALLSEQ_START(Chain, NumBytesToPush,</pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>                                 NumBytes - NumBytesToPush, dl);</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDValue RetAddrFrIdx;</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Load return address for tail calls.</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isTailCall &amp;&amp; <div class='tooltip'>FPDiff<span class='tooltip-content'>3.98k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2136' href='#L2136'><span>2136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
  Branch (<span class='line-number'><a name='L2136' href='#L2136'><span>2136:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2136'><span>2136:7</span></a></span>) to (<span class='line-number'><a href='#L2136'><span>2136:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2136:7)
     Condition C2 --> (2136:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    Chain = EmitTailCallLoadRetAddr(DAG, RetAddrFrIdx, Chain, isTailCall,</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                                    Is64Bit, FPDiff, dl);</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;Register, SDValue&gt;, 8&gt; RegsToPass;</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 8&gt; MemOpChains;</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDValue StackPtr;</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The next loop assumes that the locations are in the same order of the</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // input arguments.</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  assert(isSortedByValueNo(ArgLocs) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>         &quot;Argument Location list must be sorted before lowering&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Walk the register/memloc assignments, inserting copies/loads.  In the case</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of tail call optimization arguments are handle later.</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  const X86RegisterInfo *RegInfo = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>130k</pre></td><td class='code'><pre>  for (unsigned I = 0, OutIndex = 0, E = ArgLocs.size(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2152' href='#L2152'><span>2152:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.3k</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>       ++I, ++OutIndex) {</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    assert(OutIndex &lt; Outs.size() &amp;&amp; &quot;Invalid Out index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip inalloca/preallocated arguments, they have already been written.</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    ISD::ArgFlagsTy Flags = Outs[OutIndex].Flags;</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    if (Flags.isInAlloca() || <div class='tooltip'>Flags.isPreallocated()<span class='tooltip-content'>81.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2157' href='#L2157'><span>2157:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>81.3k</span>]
  Branch (<span class='line-number'><a name='L2157' href='#L2157'><span>2157:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>81.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2157'><span>2157:9</span></a></span>) to (<span class='line-number'><a href='#L2157'><span>2157:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2157:9)
     Condition C2 --> (2157:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    CCValAssign &amp;VA = ArgLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    EVT RegVT = VA.getLocVT();</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    SDValue Arg = OutVals[OutIndex];</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    bool isByVal = Flags.isByVal();</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Promote the value if needed.</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    switch (VA.getLocInfo()) {</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default: </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown loc info!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2167' href='#L2167'><span>2167:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>81.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>79.3k</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::Full: break<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2168' href='#L2168'><span>2168:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='covered-line'><pre>472</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::SExt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2169' href='#L2169'><span>2169:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472</span>, <span class='None'>False</span>: <span class='covered-line'>80.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='covered-line'><pre>472</pre></td><td class='code'><pre>      Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, RegVT, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='covered-line'><pre>472</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::ZExt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2172' href='#L2172'><span>2172:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>827</span>, <span class='None'>False</span>: <span class='covered-line'>80.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>      Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, RegVT, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>827</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::AExt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2175' href='#L2175'><span>2175:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>596</span>, <span class='None'>False</span>: <span class='covered-line'>80.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>      if (Arg.getValueType().isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2176' href='#L2176'><span>2176:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>523</span>]
  Branch (<span class='line-number'><a name='L2176' href='#L2176'><span>2176:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>523</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>          <div class='tooltip'>Arg.getValueType().getVectorElementType() == MVT::i1<span class='tooltip-content'>73</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2177' href='#L2177'><span>2177:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2176'><span>2176:11</span></a></span>) to (<span class='line-number'><a href='#L2176'><span>2177:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2176:11)
     Condition C2 --> (2177:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>        Arg = lowerMasksToReg(Arg, RegVT, dl, DAG);</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>523</pre></td><td class='code'><pre>      else if (RegVT.is128BitVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2179' href='#L2179'><span>2179:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>520</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Special case: passing MMX values in XMM registers.</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Arg = DAG.getBitcast(MVT::i64, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Arg = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Arg = getMOVL(DAG, dl, MVT::v2i64, DAG.getUNDEF(MVT::v2i64), Arg);</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>520</pre></td><td class='code'><pre>        Arg = DAG.getNode(ISD::ANY_EXTEND, dl, RegVT, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::BCvt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2187' href='#L2187'><span>2187:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>81.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Arg = DAG.getBitcast(RegVT, Arg);</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre><span class='red'>    </span>case CCValAssign::Indirect: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2190' href='#L2190'><span>2190:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>81.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      if (isByVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2191' href='#L2191'><span>2191:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Memcpy the argument to a temporary stack slot to prevent</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // the caller from seeing any modifications the callee may make</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // as guaranteed by the `byval` attribute.</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        int FrameIdx = MF.getFrameInfo().CreateStackObject(</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            Flags.getByValSize(),</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            std::max(Align(16), Flags.getNonZeroByValAlign()), false);</pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        SDValue StackSlot =</pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            DAG.getFrameIndex(FrameIdx, getPointerTy(DAG.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Chain =</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            CreateCopyOfByValArgument(Arg, StackSlot, Chain, Flags, DAG, dl);</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // From now on treat this as a regular pointer</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Arg = StackSlot;</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        isByVal = false;</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Store the argument.</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        SDValue SpillSlot = DAG.CreateStackTemporary(VA.getValVT());</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        int FI = cast&lt;FrameIndexSDNode&gt;(SpillSlot)-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        Chain = DAG.getStore(</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>            Chain, dl, Arg, SpillSlot,</pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>            MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI));</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        Arg = SpillSlot;</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    if (VA.needsCustom()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2218' href='#L2218'><span>2218:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>81.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      assert(VA.getValVT() == MVT::v64i1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>             &quot;Currently the only custom case is when we split v64i1 to 2 regs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Split v64i1 value into two registers</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Passv64i1ArgInRegs(dl, DAG, Arg, RegsToPass, VA, ArgLocs[++I], Subtarget);</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>    } else if (VA.isRegLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2223' href='#L2223'><span>2223:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.7k</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='covered-line'><pre>69.7k</pre></td><td class='code'><pre>      RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));</pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>69.7k</pre></td><td class='code'><pre>      const TargetOptions &amp;Options = DAG.getTarget().Options;</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='covered-line'><pre>69.7k</pre></td><td class='code'><pre>      if (Options.EmitCallSiteInfo)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2226' href='#L2226'><span>2226:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>69.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        CSInfo.ArgRegPairs.emplace_back(VA.getLocReg(), I);</pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>69.7k</pre></td><td class='code'><pre>      if (isVarArg &amp;&amp; <div class='tooltip'>IsWin64<span class='tooltip-content'>4.08k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2228' href='#L2228'><span>2228:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.08k</span>, <span class='None'>False</span>: <span class='covered-line'>65.6k</span>]
  Branch (<span class='line-number'><a name='L2228' href='#L2228'><span>2228:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>250</span>, <span class='None'>False</span>: <span class='covered-line'>3.83k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2228'><span>2228:11</span></a></span>) to (<span class='line-number'><a href='#L2228'><span>2228:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2228:11)
     Condition C2 --> (2228:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Win64 ABI requires argument XMM reg to be copied to the corresponding</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // shadow reg if callee is a varargs function.</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>        Register ShadowReg;</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>        switch (VA.getLocReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2232' href='#L2232'><span>2232:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>case X86::XMM0: ShadowReg = X86::RCX; break</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2233' href='#L2233'><span>2233:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>250</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        case X86::XMM1: ShadowReg = X86::RDX; break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2234' href='#L2234'><span>2234:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>case X86::XMM2: ShadowReg = X86::R8; break</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2235' href='#L2235'><span>2235:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>250</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>case X86::XMM3: ShadowReg = X86::R9; break</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2236' href='#L2236'><span>2236:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>250</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>        if (ShadowReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2238' href='#L2238'><span>2238:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          RegsToPass.push_back(std::make_pair(ShadowReg, Arg));</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>69.7k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>11.5k</span></div><div class='tooltip'>!IsSibcall<span class='tooltip-content'>11.5k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>11.3k</span></div><div class='tooltip'>!isTailCall<span class='tooltip-content'>11.3k</span></div> || <div class='tooltip'>isByVal<span class='tooltip-content'>1.13k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2241' href='#L2241'><span>2241:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.3k</span>, <span class='None'>False</span>: <span class='covered-line'>228</span>]
  Branch (<span class='line-number'><a name='L2241' href='#L2241'><span>2241:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
  Branch (<span class='line-number'><a name='L2241' href='#L2241'><span>2241:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2241'><span>2241:16</span></a></span>) to (<span class='line-number'><a href='#L2241'><span>2241:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2241:16)
     Condition C2 --> (2241:31)
     Condition C3 --> (2241:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      assert(VA.isMemLoc());</pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      if (!StackPtr.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2243' href='#L2243'><span>2243:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.44k</span>, <span class='None'>False</span>: <span class='covered-line'>5.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>        StackPtr = DAG.getCopyFromReg(Chain, dl, RegInfo-&gt;getStackRegister(),</pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>                                      getPointerTy(DAG.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, Arg,</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                                             dl, DAG, VA, Flags, isByVal));</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>81.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!MemOpChains.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.44k</span>, <span class='None'>False</span>: <span class='covered-line'>44.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>    Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, MemOpChains);</pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (Subtarget.isPICStyleGOT()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2254' href='#L2254'><span>2254:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ELF / PIC requires GOT in the EBX register before function calls via PLT</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GOT pointer (except regcall).</pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    if (!isTailCall) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2257' href='#L2257'><span>2257:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Indirect call with RegCall calling convertion may use up all the</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // general registers, so it is not suitable to bind EBX reister for</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // GOT address, just let register allocator handle it.</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>      if (CallConv != CallingConv::X86_RegCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2261' href='#L2261'><span>2261:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>        RegsToPass.push_back(std::make_pair(</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>          Register(X86::EBX), DAG.getNode(X86ISD::GlobalBaseReg, SDLoc(),</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>                                          getPointerTy(DAG.getDataLayout()))));</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we are tail calling and generating PIC/GOT style code load the</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // address of the callee into ECX. The value in ecx is used as target of</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the tail jump. This is done to circumvent the ebx/callee-saved problem</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for tail calls on PIC/GOT architectures. Normally we would just put the</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // address of GOT into ebx and then call target@PLT. But for tail calls</pre></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ebx would be restored (since ebx is callee saved) before jumping to the</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // target@PLT.</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Note: The actual moving to ECX is done further down.</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      GlobalAddressSDNode *G = dyn_cast&lt;GlobalAddressSDNode&gt;(Callee);</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (G &amp;&amp; !G-&gt;getGlobal()-&gt;hasLocalLinkage() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2276' href='#L2276'><span>2276:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2276' href='#L2276'><span>2276:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          <div class='tooltip'>G-&gt;getGlobal()-&gt;hasDefaultVisibility()<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2277' href='#L2277'><span>2277:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2276'><span>2276:11</span></a></span>) to (<span class='line-number'><a href='#L2276'><span>2277:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2276:11)
     Condition C2 --> (2276:16)
     Condition C3 --> (2277:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Callee = LowerGlobalAddress(Callee, DAG);</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      else if (isa&lt;ExternalSymbolSDNode&gt;(Callee))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2279' href='#L2279'><span>2279:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>Callee = LowerExternalSymbol(Callee, DAG)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (Is64Bit &amp;&amp; <div class='tooltip'>isVarArg<span class='tooltip-content'>44.4k</span></div> &amp;&amp; <div class='tooltip'>!IsWin64<span class='tooltip-content'>1.64k</span></div> &amp;&amp; <div class='tooltip'>!IsMustTail<span class='tooltip-content'>1.52k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.85k</span>]
  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.64k</span>, <span class='None'>False</span>: <span class='covered-line'>42.8k</span>]
  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>1.51k</span></div><div class='tooltip'>Subtarget.hasSSE1()<span class='tooltip-content'>1.51k</span></div> || <div class='tooltip'>!M-&gt;getModuleFlag(&quot;SkipRaxSetup&quot;)<span class='tooltip-content'>1</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2285' href='#L2285'><span>2285:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L2285' href='#L2285'><span>2285:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2284'><span>2284:7</span></a></span>) to (<span class='line-number'><a href='#L2284'><span>2285:65</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (2284:7)
     Condition C2 --> (2284:18)
     Condition C3 --> (2284:30)
     Condition C4 --> (2284:42)
     Condition C5 --> (2285:8)
     Condition C6 --> (2285:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -,  -  = F      }
  3 { T,  T,  F,  -,  -,  -  = F      }
  4 { T,  T,  T,  F,  -,  -  = F      }
  5 { T,  T,  T,  T,  F,  F  = F      }
  6 { T,  T,  T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,6)
  C2-Pair: covered: (2,6)
  C3-Pair: covered: (3,6)
  C4-Pair: covered: (4,6)
  C5-Pair: covered: (5,6)
  C6-Pair: not covered
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // From AMD64 ABI document:</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For calls that may call functions that use varargs or stdargs</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (prototype-less calls or calls to functions containing ellipsis (...) in</pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the declaration) %al is used as hidden argument to specify the number</pre></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // of SSE registers used. The contents of %al do not need to match exactly</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the number of registers, but must be an ubound on the number of SSE</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers used and is in the range 0 - 8 inclusive.</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Count the number of XMM registers allocated.</pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    static const MCPhysReg XMMArgRegs[] = {</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>      X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3,</pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>      X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    unsigned NumXMMRegs = CCInfo.getFirstUnallocated(XMMArgRegs);</pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    assert((Subtarget.hasSSE1() || !NumXMMRegs)</pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>           &amp;&amp; &quot;SSE registers cannot be used when SSE is disabled&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    RegsToPass.push_back(std::make_pair(Register(X86::AL),</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>                                        DAG.getConstant(NumXMMRegs, dl,</pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>                                                        MVT::i8)));</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isVarArg &amp;&amp; <div class='tooltip'>IsMustTail<span class='tooltip-content'>2.03k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2307' href='#L2307'><span>2307:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>47.3k</span>]
  Branch (<span class='line-number'><a name='L2307' href='#L2307'><span>2307:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>1.99k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2307'><span>2307:7</span></a></span>) to (<span class='line-number'><a href='#L2307'><span>2307:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2307:7)
     Condition C2 --> (2307:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    const auto &amp;Forwards = X86Info-&gt;getForwardedMustTailRegParms();</pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>    for (const auto &amp;F : Forwards) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2309' href='#L2309'><span>2309:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>232</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>      SDValue Val = DAG.getCopyFromReg(Chain, dl, F.VReg, F.VT);</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>      RegsToPass.push_back(std::make_pair(F.PReg, Val));</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For tail calls lower the arguments to the &apos;real&apos; stack slots.  Sibcalls</pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // don&apos;t need this because the eligibility check rejects calls that require</pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shuffling arguments passed in memory.</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!IsSibcall &amp;&amp; <div class='tooltip'>isTailCall<span class='tooltip-content'>45.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2318' href='#L2318'><span>2318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
  Branch (<span class='line-number'><a name='L2318' href='#L2318'><span>2318:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2318'><span>2318:7</span></a></span>) to (<span class='line-number'><a href='#L2318'><span>2318:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2318:7)
     Condition C2 --> (2318:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Force all the incoming stack arguments to be loaded from the stack</pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // before any new outgoing arguments are stored to the stack, because the</pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // outgoing stack slots may alias the incoming argument stack slots, and</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the alias isn&apos;t otherwise explicit. This is slightly more conservative</pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // than necessary, because it means that each store effectively depends</pre></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // on every argument instead of just those arguments it would clobber.</pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    SDValue ArgChain = DAG.getStackArgumentTokenFactor(Chain);</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    SmallVector&lt;SDValue, 8&gt; MemOpChains2;</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    SDValue FIN;</pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    int FI = 0;</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    for (unsigned I = 0, OutsIndex = 0, E = ArgLocs.size(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2330' href='#L2330'><span>2330:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>         ++I, ++OutsIndex) {</pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      CCValAssign &amp;VA = ArgLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      if (VA.isRegLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2334' href='#L2334'><span>2334:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>        if (VA.needsCustom()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2335' href='#L2335'><span>2335:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>273</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          assert((CallConv == CallingConv::X86_RegCall) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 &quot;Expecting custom case only in regcall calling convention&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // This means that we are in special case where one argument was</pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // passed through two register locations - Skip the next location</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>++I;</span></pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      assert(VA.isMemLoc());</pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      SDValue Arg = OutVals[OutsIndex];</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      ISD::ArgFlagsTy Flags = Outs[OutsIndex].Flags;</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip inalloca/preallocated arguments.  They don&apos;t require any work.</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      if (Flags.isInAlloca() || <div class='tooltip'>Flags.isPreallocated()<span class='tooltip-content'>1.14k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2350' href='#L2350'><span>2350:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
  Branch (<span class='line-number'><a name='L2350' href='#L2350'><span>2350:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2350'><span>2350:11</span></a></span>) to (<span class='line-number'><a href='#L2350'><span>2350:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2350:11)
     Condition C2 --> (2350:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create frame index.</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      int32_t Offset = VA.getLocMemOffset()+FPDiff;</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      uint32_t OpSize = (VA.getLocVT().getSizeInBits()+7)/8;</pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      FI = MF.getFrameInfo().CreateFixedObject(OpSize, Offset, true);</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      FIN = DAG.getFrameIndex(FI, getPointerTy(DAG.getDataLayout()));</pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      if (Flags.isByVal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2358' href='#L2358'><span>2358:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Copy relative to framepointer.</pre></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        SDValue Source = DAG.getIntPtrConstant(VA.getLocMemOffset(), dl);</pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        if (!StackPtr.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2361' href='#L2361'><span>2361:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>StackPtr = DAG.getCopyFromReg(Chain, dl, RegInfo-&gt;getStackRegister(),</span></pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                        getPointerTy(DAG.getDataLayout()))</span>;</pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Source = DAG.getNode(ISD::ADD, dl, getPointerTy(DAG.getDataLayout()),</pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                             StackPtr, Source);</pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        MemOpChains2.push_back(CreateCopyOfByValArgument(Source, FIN,</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                                         ArgChain,</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                                         Flags, DAG, dl));</pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Store relative to framepointer.</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>        MemOpChains2.push_back(DAG.getStore(</pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>            ArgChain, dl, Arg, FIN,</pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>            MachinePointerInfo::getFixedStack(DAG.getMachineFunction(), FI)));</pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    if (!MemOpChains2.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2378' href='#L2378'><span>2378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, MemOpChains2);</pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Store the return address to the appropriate stack slot.</pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    Chain = EmitTailCallStoreRetAddr(DAG, MF, Chain, RetAddrFrIdx,</pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                     getPointerTy(DAG.getDataLayout()),</pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                     RegInfo-&gt;getSlotSize(), FPDiff, dl);</pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build a sequence of copy-to-reg nodes chained together with token chain</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and glue operands which copy the outgoing args into registers.</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDValue InGlue;</pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = RegsToPass.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>71.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2390' href='#L2390'><span>2390:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.6k</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>    Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first,</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>                             RegsToPass[i].second, InGlue);</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>    InGlue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (DAG.getTarget().getCodeModel() == CodeModel::Large) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2396' href='#L2396'><span>2396:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    assert(Is64Bit &amp;&amp; &quot;Large code model is only legal in 64-bit mode.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In the 64-bit large code model, we have to make all calls</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // through a register, since the call instruction&apos;s 32-bit</pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // pc-relative offset may not be large enough to hold the whole</pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // address.</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>  } else if (Callee-&gt;getOpcode() == ISD::GlobalAddress ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2402' href='#L2402'><span>2402:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.7k</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='covered-line'><pre>49.1k</pre></td><td class='code'><pre>             <div class='tooltip'>Callee-&gt;getOpcode() == ISD::ExternalSymbol<span class='tooltip-content'>10.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2403' href='#L2403'><span>2403:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.86k</span>, <span class='None'>False</span>: <span class='covered-line'>3.54k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2402'><span>2402:14</span></a></span>) to (<span class='line-number'><a href='#L2402'><span>2403:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2402:14)
     Condition C2 --> (2403:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lower direct calls to global addresses and external symbols. Setting</pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ForCall to true here has the effect of removing WrapperRIP when possible</pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to allow direct calls to be selected without first materializing the</pre></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // address into a register.</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>45.6k</pre></td><td class='code'><pre>    Callee = LowerGlobalOrExternal(Callee, DAG, /*ForCall=*/true);</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='covered-line'><pre>45.6k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>3.54k</span></div><div class='tooltip'>Subtarget.isTarget64BitILP32()<span class='tooltip-content'>3.54k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2409' href='#L2409'><span>2409:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3.52k</span>]
  Branch (<span class='line-number'><a name='L2409' href='#L2409'><span>2409:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='covered-line'><pre>3.54k</pre></td><td class='code'><pre>             <div class='tooltip'>Callee.getValueType() == MVT::i32<span class='tooltip-content'>22</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2410' href='#L2410'><span>2410:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2409'><span>2409:14</span></a></span>) to (<span class='line-number'><a href='#L2409'><span>2410:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2409:14)
     Condition C2 --> (2410:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Zero-extend the 32-bit Callee address into a 64-bit according to x32 ABI</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Callee = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::i64, Callee);</pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns a chain &amp; a glue for retval copy to use.</pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  SmallVector&lt;SDValue, 8&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!IsSibcall &amp;&amp; <div class='tooltip'>isTailCall<span class='tooltip-content'>45.5k</span></div> &amp;&amp; <div class='tooltip'>!IsMustTail<span class='tooltip-content'>186</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2419' href='#L2419'><span>2419:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
  Branch (<span class='line-number'><a name='L2419' href='#L2419'><span>2419:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
  Branch (<span class='line-number'><a name='L2419' href='#L2419'><span>2419:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2419'><span>2419:7</span></a></span>) to (<span class='line-number'><a href='#L2419'><span>2419:46</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2419:7)
     Condition C2 --> (2419:21)
     Condition C3 --> (2419:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    Chain = DAG.getCALLSEQ_END(Chain, NumBytesToPop, 0, InGlue, dl);</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    InGlue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  Ops.push_back(Chain);</pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  Ops.push_back(Callee);</pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isTailCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2427' href='#L2427'><span>2427:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    Ops.push_back(DAG.getTargetConstant(FPDiff, dl, MVT::i32));</pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add argument registers to the end of the list so that they are known live</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // into the call.</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='covered-line'><pre>121k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = RegsToPass.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>71.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2432' href='#L2432'><span>2432:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.6k</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>    Ops.push_back(DAG.getRegister(RegsToPass[i].first,</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='covered-line'><pre>71.6k</pre></td><td class='code'><pre>                                  RegsToPass[i].second.getValueType()));</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a register mask operand representing the call-preserved registers.</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  const uint32_t *Mask = [&amp;]() {</pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    auto AdaptedCC = CallConv;</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If HasNCSR is asserted (attribute NoCallerSavedRegisters exists),</pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // use X86_INTR calling convention because it has the same CSR mask</pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (same preserved registers).</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    if (HasNCSR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2442' href='#L2442'><span>2442:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      AdaptedCC = (CallingConv::ID)CallingConv::X86_INTR;</pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If NoCalleeSavedRegisters is requested, than use GHC since it happens</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to use the CSR_NoRegs_RegMask.</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    if (CB &amp;&amp; <div class='tooltip'>CB-&gt;hasFnAttr(&quot;no_callee_saved_registers&quot;)<span class='tooltip-content'>42.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2446' href='#L2446'><span>2446:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.24k</span>]
  Branch (<span class='line-number'><a name='L2446' href='#L2446'><span>2446:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>42.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2446'><span>2446:9</span></a></span>) to (<span class='line-number'><a href='#L2446'><span>2446:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2446:9)
     Condition C2 --> (2446:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      AdaptedCC = (CallingConv::ID)CallingConv::GHC;</pre></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    return RegInfo-&gt;getCallPreservedMask(MF, AdaptedCC);</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  }();</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  assert(Mask &amp;&amp; &quot;Missing call preserved mask for calling convention&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is an invoke in a 32-bit function using a funclet-based</pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // personality, assume the function clobbers all registers. If an exception</pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is thrown, the runtime will not restore CSRs.</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Model this more precisely so that we can register allocate across</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the normal edge and spill and fill across the exceptional edge.</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (!Is64Bit &amp;&amp; <div class='tooltip'>CLI.CB<span class='tooltip-content'>4.85k</span></div> &amp;&amp; <div class='tooltip'>isa&lt;InvokeInst&gt;(CLI.CB)<span class='tooltip-content'>3.76k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2457' href='#L2457'><span>2457:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.85k</span>, <span class='None'>False</span>: <span class='covered-line'>44.4k</span>]
  Branch (<span class='line-number'><a name='L2457' href='#L2457'><span>2457:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.76k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
  Branch (<span class='line-number'><a name='L2457' href='#L2457'><span>2457:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>3.55k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2457'><span>2457:7</span></a></span>) to (<span class='line-number'><a href='#L2457'><span>2457:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2457:7)
     Condition C2 --> (2457:19)
     Condition C3 --> (2457:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    const Function &amp;CallerFn = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    EHPersonality Pers =</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>        CallerFn.hasPersonalityFn()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2460' href='#L2460'><span>2460:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>            ? classifyEHPersonality(CallerFn.getPersonalityFn())</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>            : <div class='tooltip'><span class='red'>EHPersonality::Unknown</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    if (isFuncletEHPersonality(Pers))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2463' href='#L2463'><span>2463:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      Mask = RegInfo-&gt;getNoPreservedMask();</pre></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Define a new register mask from the existing mask.</pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  uint32_t *RegMask = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In some calling conventions we need to remove the used physical registers</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // from the reg mask. Create a new RegMask for such calling conventions.</pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegMask for calling conventions that disable only return registers (e.g.</pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // preserve_most) will be modified later in LowerCallResult.</pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  bool ShouldDisableArgRegs = shouldDisableArgRegFromCSR(CallConv) || <div class='tooltip'>HasNCSR<span class='tooltip-content'>49.2k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2474' href='#L2474'><span>2474:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
  Branch (<span class='line-number'><a name='L2474' href='#L2474'><span>2474:71</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2474'><span>2474:31</span></a></span>) to (<span class='line-number'><a href='#L2474'><span>2474:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2474:31)
     Condition C2 --> (2474:71)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (ShouldDisableArgRegs || <div class='tooltip'>shouldDisableRetRegFromCSR(CallConv)<span class='tooltip-content'>49.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2475' href='#L2475'><span>2475:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
  Branch (<span class='line-number'><a name='L2475' href='#L2475'><span>2475:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2475'><span>2475:7</span></a></span>) to (<span class='line-number'><a href='#L2475'><span>2475:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2475:7)
     Condition C2 --> (2475:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    const TargetRegisterInfo *TRI = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Allocate a new Reg Mask and copy Mask.</pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    RegMask = MF.allocateRegMask();</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    unsigned RegMaskSize = MachineOperand::getRegMaskSize(TRI-&gt;getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    memcpy(RegMask, Mask, sizeof(RegMask[0]) * RegMaskSize);</pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make sure all sub registers of the argument registers are reset</pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in the RegMask.</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    if (ShouldDisableArgRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2485' href='#L2485'><span>2485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      for (auto const &amp;RegPair : RegsToPass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2486' href='#L2486'><span>2486:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>        for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(RegPair.first))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2487' href='#L2487'><span>2487:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>          RegMask[SubReg / 32] &amp;= ~(1u &lt;&lt; (SubReg % 32));</pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the RegMask Operand according to our updated mask.</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    Ops.push_back(DAG.getRegisterMask(RegMask));</pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the RegMask Operand according to the static mask.</pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>    Ops.push_back(DAG.getRegisterMask(Mask));</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='covered-line'><pre>49.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (InGlue.getNode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2498' href='#L2498'><span>2498:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.6k</span>, <span class='None'>False</span>: <span class='covered-line'>11.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='covered-line'><pre>37.6k</pre></td><td class='code'><pre>    Ops.push_back(InGlue);</pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (isTailCall) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2501' href='#L2501'><span>2501:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We used to do:</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //// If this is the first return lowered for this function, add the regs</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //// to the liveout set for the function.</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This isn&apos;t right, although it&apos;s probably harmless on x86; liveouts</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // should be computed from returns not tail calls.  Consider a void</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // function making a tail call to a function returning int.</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    MF.getFrameInfo().setHasTailCall();</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    SDValue Ret = DAG.getNode(X86ISD::TC_RETURN, dl, NodeTys, Ops);</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    if (IsCFICall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2511' href='#L2511'><span>2511:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      Ret.getNode()-&gt;setCFIType(CLI.CFIType-&gt;getZExtValue());</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    DAG.addNoMergeSiteInfo(Ret.getNode(), CLI.NoMerge);</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    DAG.addCallSiteInfo(Ret.getNode(), std::move(CSInfo));</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    return Ret;</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (HasNoCfCheck &amp;&amp; <div class='tooltip'>IsCFProtectionSupported<span class='tooltip-content'>2</span></div> &amp;&amp; <div class='tooltip'>IsIndirectCall<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2519' href='#L2519'><span>2519:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
  Branch (<span class='line-number'><a name='L2519' href='#L2519'><span>2519:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2519' href='#L2519'><span>2519:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2519'><span>2519:7</span></a></span>) to (<span class='line-number'><a href='#L2519'><span>2519:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2519:7)
     Condition C2 --> (2519:23)
     Condition C3 --> (2519:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Chain = DAG.getNode(X86ISD::NT_CALL, dl, NodeTys, Ops);</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  } else if (CLI.CB &amp;&amp; <div class='tooltip'>objcarc::hasAttachedCallOpBundle(CLI.CB)<span class='tooltip-content'>38.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2521' href='#L2521'><span>2521:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.3k</span>, <span class='None'>False</span>: <span class='covered-line'>7.05k</span>]
  Branch (<span class='line-number'><a name='L2521' href='#L2521'><span>2521:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>38.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2521'><span>2521:14</span></a></span>) to (<span class='line-number'><a href='#L2521'><span>2521:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2521:14)
     Condition C2 --> (2521:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Calls with a &quot;clang.arc.attachedcall&quot; bundle are special. They should be</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // expanded to the call, directly followed by a special marker sequence and</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // a call to a ObjC library function. Use the CALL_RVMARKER to do that.</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    assert(!isTailCall &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>           &quot;tail calls cannot be marked with clang.arc.attachedcall&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    assert(Is64Bit &amp;&amp; &quot;clang.arc.attachedcall is only supported in 64bit mode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add a target global address for the retainRV/claimRV runtime function</pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // just before the call target.</pre></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    Function *ARCFn = *objcarc::getAttachedARCFunction(CLI.CB);</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto PtrVT = getPointerTy(DAG.getDataLayout());</pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto GA = DAG.getTargetGlobalAddress(ARCFn, dl, PtrVT);</pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    Ops.insert(Ops.begin() + 1, GA);</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    Chain = DAG.getNode(X86ISD::CALL_RVMARKER, dl, NodeTys, Ops);</pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>    Chain = DAG.getNode(X86ISD::CALL, dl, NodeTys, Ops);</pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (IsCFICall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2540' href='#L2540'><span>2540:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    Chain.getNode()-&gt;setCFIType(CLI.CFIType-&gt;getZExtValue());</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  InGlue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  DAG.addNoMergeSiteInfo(Chain.getNode(), CLI.NoMerge);</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  DAG.addCallSiteInfo(Chain.getNode(), std::move(CSInfo));</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Save heapallocsite metadata.</pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (CLI.CB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2548' href='#L2548'><span>2548:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.3k</span>, <span class='None'>False</span>: <span class='covered-line'>7.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='covered-line'><pre>38.3k</pre></td><td class='code'><pre>    if (MDNode *HeapAlloc = CLI.CB-&gt;getMetadata(&quot;heapallocsite&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2549' href='#L2549'><span>2549:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>38.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      DAG.addHeapAllocSite(Chain.getNode(), HeapAlloc);</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the CALLSEQ_END node.</pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  unsigned NumBytesForCalleeToPop = 0; // Callee pops nothing.</pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (X86::isCalleePop(CallConv, Is64Bit, isVarArg,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2554' href='#L2554'><span>2554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>200</span>, <span class='None'>False</span>: <span class='covered-line'>45.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>                       DAG.getTarget().Options.GuaranteedTailCallOpt))</pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    NumBytesForCalleeToPop = NumBytes;    // Callee pops everything</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>  else if (!canGuaranteeTCO(CallConv) &amp;&amp; <div class='tooltip'>IsCalleePopSRet<span class='tooltip-content'>43.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2557' href='#L2557'><span>2557:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
  Branch (<span class='line-number'><a name='L2557' href='#L2557'><span>2557:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>43.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2557'><span>2557:12</span></a></span>) to (<span class='line-number'><a href='#L2557'><span>2557:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2557:12)
     Condition C2 --> (2557:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this call passes a struct-return pointer, the callee</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // pops that struct pointer.</pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    NumBytesForCalleeToPop = 4;</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns a glue for retval copy to use.</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (!IsSibcall) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2563' href='#L2563'><span>2563:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>    Chain = DAG.getCALLSEQ_END(Chain, NumBytesToPop, NumBytesForCalleeToPop,</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>                               InGlue, dl);</pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>    InGlue = Chain.getValue(1);</pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  if (CallingConv::PreserveNone == CallConv)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2569' href='#L2569'><span>2569:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>45.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0, E = Outs.size(); <span class='tooltip-content'>16</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>69</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2570' href='#L2570'><span>2570:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      if (Outs[I].Flags.isSwiftSelf() || <div class='tooltip'>Outs[I].Flags.isSwiftAsync()<span class='tooltip-content'>69</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>          <div class='tooltip'>Outs[I].Flags.isSwiftError()<span class='tooltip-content'>69</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2572' href='#L2572'><span>2572:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2571'><span>2571:11</span></a></span>) to (<span class='line-number'><a href='#L2571'><span>2572:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2571:11)
     Condition C2 --> (2571:42)
     Condition C3 --> (2572:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        errorUnsupported(DAG, dl,</pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                         &quot;Swift attributes can&apos;t be used with preserve_none&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle result values, copying them out of physregs into vregs that we</pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // return.</pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>  return LowerCallResult(Chain, InGlue, CallConv, isVarArg, Ins, dl, DAG,</pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>                         InVals, RegMask);</pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>45.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                Fast Calling Convention (tail call) implementation</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  Like std call, callee cleans arguments, convention except that ECX is</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  reserved for storing the tail called function address. Only 2 registers are</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  free for argument passing (inreg). Tail call optimization is performed</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  provided:</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                * tailcallopt is enabled</pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                * caller/callee are fastcc</pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  On X86_64 architecture with GOT-style position independent code only local</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  (within module) calls are supported at the moment.</pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  To keep the stack aligned according to platform abi the function</pre></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  GetAlignedArgumentStackSize ensures that argument delta is always multiples</pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  of stack alignment. (Dynamic linkers need this - Darwin&apos;s dyld for example)</pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  If a tail called function callee has more arguments than the caller the</pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  caller needs to make sure that there is room to move the RETADDR to. This is</pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  achieved by reserving an area the size of the argument delta right after the</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  original RETADDR, but before the saved framepointer or the spilled registers</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  e.g. caller(arg1, arg2) calls callee(arg1, arg2,arg3,arg4)</pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  stack layout:</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    arg1</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    arg2</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    RETADDR</pre></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    [ new RETADDR</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      move area ]</pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    (possible EBP)</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    ESI</pre></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    EDI</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    local1 ..</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Make the stack size align e.g 16n + 12 aligned for a 16-byte align</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// requirement.</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>X86TargetLowering::GetAlignedArgumentStackSize(const unsigned StackSize,</pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>                                               SelectionDAG &amp;DAG) const {</pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>  const Align StackAlignment = Subtarget.getFrameLowering()-&gt;getStackAlign();</pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>  const uint64_t SlotSize = Subtarget.getRegisterInfo()-&gt;getSlotSize();</pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>  assert(StackSize % SlotSize == 0 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>         &quot;StackSize must be a multiple of SlotSize&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>  return alignTo(StackSize + SlotSize, StackAlignment) - SlotSize;</pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the given stack call argument is already available in the</pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// same position (relatively) of the caller&apos;s incoming argument stack.</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool MatchingStackOffset(SDValue Arg, unsigned Offset, ISD::ArgFlagsTy Flags,</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         MachineFrameInfo &amp;MFI, const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>                         const X86InstrInfo *TII, const CCValAssign &amp;VA) {</pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>  unsigned Bytes = Arg.getValueSizeInBits() / 8;</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='covered-line'><pre>913</pre></td><td class='code'><pre>  for (;;) {</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look through nodes that don&apos;t alter the bits of the incoming value.</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='covered-line'><pre>913</pre></td><td class='code'><pre>    unsigned Op = Arg.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='covered-line'><pre>913</pre></td><td class='code'><pre>    if (Op == ISD::ZERO_EXTEND || <div class='tooltip'>Op == ISD::ANY_EXTEND<span class='tooltip-content'>909</span></div> || <div class='tooltip'>Op == ISD::BITCAST<span class='tooltip-content'>909</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2639' href='#L2639'><span>2639:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>909</span>]
  Branch (<span class='line-number'><a name='L2639' href='#L2639'><span>2639:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>909</span>]
  Branch (<span class='line-number'><a name='L2639' href='#L2639'><span>2639:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>908</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='covered-line'><pre>913</pre></td><td class='code'><pre>        <div class='tooltip'>Op == ISD::AssertZext<span class='tooltip-content'>908</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2640' href='#L2640'><span>2640:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>907</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2639'><span>2639:9</span></a></span>) to (<span class='line-number'><a href='#L2639'><span>2640:30</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2639:9)
     Condition C2 --> (2639:35)
     Condition C3 --> (2639:60)
     Condition C4 --> (2640:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Arg = Arg.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='covered-line'><pre>907</pre></td><td class='code'><pre>    if (Op == ISD::TRUNCATE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2644' href='#L2644'><span>2644:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>906</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      const SDValue &amp;TruncInput = Arg.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (TruncInput.getOpcode() == ISD::AssertZext &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2646' href='#L2646'><span>2646:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2646' href='#L2646'><span>2646:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          cast&lt;VTSDNode&gt;(TruncInput.getOperand(1))-&gt;getVT() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2647' href='#L2647'><span>2647:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>              Arg.getValueType()) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2646'><span>2646:11</span></a></span>) to (<span class='line-number'><a href='#L2646'><span>2648:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2646:11)
     Condition C2 --> (2647:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        Arg = TruncInput.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>907</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>  int FI = INT_MAX;</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>  if (Arg.getOpcode() == ISD::CopyFromReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2657' href='#L2657'><span>2657:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>847</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    Register VR = cast&lt;RegisterSDNode&gt;(Arg.getOperand(1))-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (!VR.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2659' href='#L2659'><span>2659:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    MachineInstr *Def = MRI-&gt;getVRegDef(VR);</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    if (!Def)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2662' href='#L2662'><span>2662:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if (!Flags.isByVal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2664' href='#L2664'><span>2664:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      if (!TII-&gt;isLoadFromStackSlot(*Def, FI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2665' href='#L2665'><span>2665:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      unsigned Opcode = Def-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      if ((Opcode == X86::LEA32r || <div class='tooltip'>Opcode == X86::LEA64r<span class='tooltip-content'>2</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2669' href='#L2669'><span>2669:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L2669' href='#L2669'><span>2669:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>           <div class='tooltip'>Opcode == X86::LEA64_32r<span class='tooltip-content'>1</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2670' href='#L2670'><span>2670:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          Def-&gt;getOperand(1).isFI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2671' href='#L2671'><span>2671:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2669'><span>2669:11</span></a></span>) to (<span class='line-number'><a href='#L2669'><span>2671:36</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2669:12)
     Condition C2 --> (2669:37)
     Condition C3 --> (2670:12)
     Condition C4 --> (2671:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  -,  -,  T  = T      }
  2 { F,  F,  T,  T  = T      }
  3 { F,  T,  -,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        FI = Def-&gt;getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        Bytes = Flags.getByValSize();</pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='covered-line'><pre>847</pre></td><td class='code'><pre>  } else if (LoadSDNode *Ld = dyn_cast&lt;LoadSDNode&gt;(Arg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2677' href='#L2677'><span>2677:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>245</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    if (Flags.isByVal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2678' href='#L2678'><span>2678:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>601</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ByVal argument is passed in as a pointer but it&apos;s now being</pre></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // dereferenced. e.g.</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // define @foo(%struct.X* %A) {</pre></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   tail call @bar(%struct.X* byval %A)</pre></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // }</pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>    SDValue Ptr = Ld-&gt;getBasePtr();</pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>    FrameIndexSDNode *FINode = dyn_cast&lt;FrameIndexSDNode&gt;(Ptr);</pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>    if (!FINode)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2687' href='#L2687'><span>2687:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>595</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>    FI = FINode-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='covered-line'><pre>595</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>245</span></div><div class='tooltip'>Arg.getOpcode() == ISD::FrameIndex<span class='tooltip-content'>245</span></div> &amp;&amp; <div class='tooltip'>Flags.isByVal()<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2690' href='#L2690'><span>2690:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
  Branch (<span class='line-number'><a name='L2690' href='#L2690'><span>2690:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2690'><span>2690:14</span></a></span>) to (<span class='line-number'><a href='#L2690'><span>2690:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2690:14)
     Condition C2 --> (2690:52)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    FrameIndexSDNode *FINode = cast&lt;FrameIndexSDNode&gt;(Arg);</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    FI = FINode-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Bytes = Flags.getByValSize();</pre></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='covered-line'><pre>642</pre></td><td class='code'><pre>  assert(FI != INT_MAX);</pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>642</pre></td><td class='code'><pre>  if (!MFI.isFixedObjectIndex(FI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2698' href='#L2698'><span>2698:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>642</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>642</pre></td><td class='code'><pre>  if (Offset != MFI.getObjectOffset(FI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2701' href='#L2701'><span>2701:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>619</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is not byval, check that the argument stack object is immutable.</pre></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // inalloca and argument copy elision can create mutable argument stack</pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // objects. Byval objects can be mutated, but a byval call intends to pass the</pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mutated memory.</pre></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>  if (!Flags.isByVal() &amp;&amp; <div class='tooltip'>!MFI.isImmutableObjectIndex(FI)<span class='tooltip-content'>612</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2708' href='#L2708'><span>2708:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>612</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L2708' href='#L2708'><span>2708:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>609</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2708'><span>2708:7</span></a></span>) to (<span class='line-number'><a href='#L2708'><span>2708:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2708:7)
     Condition C2 --> (2708:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>  if (VA.getLocVT().getFixedSizeInBits() &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2711' href='#L2711'><span>2711:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>610</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>      Arg.getValueSizeInBits().getFixedValue()) {</pre></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the argument location is wider than the argument type, check that any</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extension flags match.</pre></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (Flags.isZExt() != MFI.isObjectZExt(FI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2715' href='#L2715'><span>2715:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        <div class='tooltip'>Flags.isSExt() != MFI.isObjectSExt(FI)<span class='tooltip-content'>5</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2716' href='#L2716'><span>2716:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2715'><span>2715:9</span></a></span>) to (<span class='line-number'><a href='#L2715'><span>2716:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2715:9)
     Condition C2 --> (2716:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>  return Bytes == MFI.getObjectSize(FI);</pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='covered-line'><pre>616</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether the call is eligible for tail call optimization. Targets</pre></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that want to do tail call optimization should implement this function.</pre></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86TargetLowering::IsEligibleForTailCallOptimization(</pre></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SDValue Callee, CallingConv::ID CalleeCC, bool IsCalleePopSRet,</pre></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isVarArg, Type *RetTy, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</pre></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</pre></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>    const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins, SelectionDAG &amp;DAG) const {</pre></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  if (!mayTailCallThisCC(CalleeCC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2731' href='#L2731'><span>2731:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If -tailcallopt is specified, make fastcc functions tail-callable.</pre></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = DAG.getMachineFunction();</pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  const Function &amp;CallerF = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the function return type is x86_fp80 and the callee return type is not,</pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // then the FP_EXTEND of the call result is not a nop. It&apos;s not safe to</pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // perform a tailcall optimization here.</pre></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  if (CallerF.getReturnType()-&gt;isX86_FP80Ty() &amp;&amp; <div class='tooltip'>!RetTy-&gt;isX86_FP80Ty()<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2741' href='#L2741'><span>2741:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4.35k</span>]
  Branch (<span class='line-number'><a name='L2741' href='#L2741'><span>2741:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2741'><span>2741:7</span></a></span>) to (<span class='line-number'><a href='#L2741'><span>2741:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2741:7)
     Condition C2 --> (2741:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  CallingConv::ID CallerCC = CallerF.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  bool CCMatch = CallerCC == CalleeCC;</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  bool IsCalleeWin64 = Subtarget.isCallingConvWin64(CalleeCC);</pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  bool IsCallerWin64 = Subtarget.isCallingConvWin64(CallerCC);</pre></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  bool IsGuaranteeTCO = DAG.getTarget().Options.GuaranteedTailCallOpt ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2748' href='#L2748'><span>2748:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>      <div class='tooltip'>CalleeCC == CallingConv::Tail<span class='tooltip-content'>4.32k</span></div> || <div class='tooltip'>CalleeCC == CallingConv::SwiftTail<span class='tooltip-content'>4.28k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2749' href='#L2749'><span>2749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>4.28k</span>]
  Branch (<span class='line-number'><a name='L2749' href='#L2749'><span>2749:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4.27k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2748'><span>2748:25</span></a></span>) to (<span class='line-number'><a href='#L2748'><span>2749:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2748:25)
     Condition C2 --> (2749:7)
     Condition C3 --> (2749:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Win64 functions have extra shadow space for argument homing. Don&apos;t do the</pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sibcall if the caller and callee have mismatched expectations for this</pre></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // space.</pre></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  if (IsCalleeWin64 != IsCallerWin64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2754' href='#L2754'><span>2754:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='covered-line'><pre>4.36k</pre></td><td class='code'><pre>  if (IsGuaranteeTCO) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2757' href='#L2757'><span>2757:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    if (canGuaranteeTCO(CalleeCC) &amp;&amp; <div class='tooltip'>CCMatch<span class='tooltip-content'>81</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2758' href='#L2758'><span>2758:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L2758' href='#L2758'><span>2758:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2758'><span>2758:9</span></a></span>) to (<span class='line-number'><a href='#L2758'><span>2758:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2758:9)
     Condition C2 --> (2758:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for obvious safe cases to perform tail call optimization that do not</pre></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // require ABI changes. This is what gcc calls sibcall.</pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Can&apos;t do sibcall if stack needs to be dynamically re-aligned. PEI needs to</pre></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emit a special epilogue.</pre></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>  const X86RegisterInfo *RegInfo = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>  if (RegInfo-&gt;hasStackRealignment(MF))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2769' href='#L2769'><span>2769:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>4.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Also avoid sibcall optimization if we&apos;re an sret return fn and the callee</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is incompatible. See comment in LowerReturn about why hasStructRetAttr is</pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // insufficient.</pre></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='covered-line'><pre>4.26k</pre></td><td class='code'><pre>  if (MF.getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;getSRetReturnReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2775' href='#L2775'><span>2775:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>4.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For a compatible tail call the callee must return our sret pointer. So it</pre></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // needs to be (a) an sret function itself and (b) we pass our sret as its</pre></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sret. Condition #b is harder to determine.</pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>  } else if (IsCalleePopSRet)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2780' href='#L2780'><span>2780:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The callee pops an sret, so we cannot tail-call, as our caller doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L2782' href='#L2782'><pre>2782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // expect that.</pre></td></tr><tr><td class='line-number'><a name='L2783' href='#L2783'><pre>2783</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2784' href='#L2784'><pre>2784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2785' href='#L2785'><pre>2785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not sibcall optimize vararg calls unless all arguments are passed via</pre></td></tr><tr><td class='line-number'><a name='L2786' href='#L2786'><pre>2786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers.</pre></td></tr><tr><td class='line-number'><a name='L2787' href='#L2787'><pre>2787</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>  LLVMContext &amp;C = *DAG.getContext();</pre></td></tr><tr><td class='line-number'><a name='L2788' href='#L2788'><pre>2788</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>  if (isVarArg &amp;&amp; <div class='tooltip'>!Outs.empty()<span class='tooltip-content'>128</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2788' href='#L2788'><span>2788:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
  Branch (<span class='line-number'><a name='L2788' href='#L2788'><span>2788:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2788'><span>2788:7</span></a></span>) to (<span class='line-number'><a href='#L2788'><span>2788:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2788:7)
     Condition C2 --> (2788:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2789' href='#L2789'><pre>2789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Optimizing for varargs on Win64 is unlikely to be safe without</pre></td></tr><tr><td class='line-number'><a name='L2790' href='#L2790'><pre>2790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // additional testing.</pre></td></tr><tr><td class='line-number'><a name='L2791' href='#L2791'><pre>2791</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    if (IsCalleeWin64 || <div class='tooltip'>IsCallerWin64<span class='tooltip-content'>57</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2791' href='#L2791'><span>2791:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
  Branch (<span class='line-number'><a name='L2791' href='#L2791'><span>2791:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2791'><span>2791:9</span></a></span>) to (<span class='line-number'><a href='#L2791'><span>2791:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2791:9)
     Condition C2 --> (2791:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2792' href='#L2792'><pre>2792</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2793' href='#L2793'><pre>2793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2794' href='#L2794'><pre>2794</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L2795' href='#L2795'><pre>2795</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    CCState CCInfo(CalleeCC, isVarArg, MF, ArgLocs, C);</pre></td></tr><tr><td class='line-number'><a name='L2796' href='#L2796'><pre>2796</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    CCInfo.AnalyzeCallOperands(Outs, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L2797' href='#L2797'><pre>2797</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    for (const auto &amp;VA : ArgLocs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2797' href='#L2797'><span>2797:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2798' href='#L2798'><pre>2798</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>      if (!VA.isRegLoc())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2798' href='#L2798'><span>2798:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2799' href='#L2799'><pre>2799</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2800' href='#L2800'><pre>2800</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2801' href='#L2801'><pre>2801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2802' href='#L2802'><pre>2802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the call result is in ST0 / ST1, it needs to be popped off the x87</pre></td></tr><tr><td class='line-number'><a name='L2803' href='#L2803'><pre>2803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stack.  Therefore, if it&apos;s not used by the call it is not safe to optimize</pre></td></tr><tr><td class='line-number'><a name='L2804' href='#L2804'><pre>2804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this into a sibcall.</pre></td></tr><tr><td class='line-number'><a name='L2805' href='#L2805'><pre>2805</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  bool Unused = false;</pre></td></tr><tr><td class='line-number'><a name='L2806' href='#L2806'><pre>2806</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  for (const auto &amp;In : Ins) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2806' href='#L2806'><span>2806:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>3.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2807' href='#L2807'><pre>2807</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    if (!In.Used) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2807' href='#L2807'><span>2807:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>1.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2808' href='#L2808'><pre>2808</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      Unused = true;</pre></td></tr><tr><td class='line-number'><a name='L2809' href='#L2809'><pre>2809</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2810' href='#L2810'><pre>2810</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2811' href='#L2811'><pre>2811</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2812' href='#L2812'><pre>2812</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  if (Unused) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2812' href='#L2812'><span>2812:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>3.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2813' href='#L2813'><pre>2813</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    SmallVector&lt;CCValAssign, 16&gt; RVLocs;</pre></td></tr><tr><td class='line-number'><a name='L2814' href='#L2814'><pre>2814</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    CCState CCInfo(CalleeCC, false, MF, RVLocs, C);</pre></td></tr><tr><td class='line-number'><a name='L2815' href='#L2815'><pre>2815</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    CCInfo.AnalyzeCallResult(Ins, RetCC_X86);</pre></td></tr><tr><td class='line-number'><a name='L2816' href='#L2816'><pre>2816</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    for (const auto &amp;VA : RVLocs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2816' href='#L2816'><span>2816:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>375</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2817' href='#L2817'><pre>2817</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      if (VA.getLocReg() == X86::FP0 || <div class='tooltip'>VA.getLocReg() == X86::FP1<span class='tooltip-content'>377</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2817' href='#L2817'><span>2817:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>377</span>]
  Branch (<span class='line-number'><a name='L2817' href='#L2817'><span>2817:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>377</span>]
  Branch (<span class='line-number'><a name='L2817' href='#L2817'><span>2817:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>377</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2817'><span>2817:11</span></a></span>) to (<span class='line-number'><a href='#L2817'><span>2817:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2817:11)
     Condition C2 --> (2817:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2818' href='#L2818'><pre>2818</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2819' href='#L2819'><pre>2819</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2820' href='#L2820'><pre>2820</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2821' href='#L2821'><pre>2821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2822' href='#L2822'><pre>2822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check that the call results are passed in the same way.</pre></td></tr><tr><td class='line-number'><a name='L2823' href='#L2823'><pre>2823</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  if (!CCState::resultsCompatible(CalleeCC, CallerCC, MF, C, Ins,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2823' href='#L2823'><span>2823:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>4.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2824' href='#L2824'><pre>2824</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>                                  RetCC_X86, RetCC_X86))</pre></td></tr><tr><td class='line-number'><a name='L2825' href='#L2825'><pre>2825</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2826' href='#L2826'><pre>2826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The callee has to preserve all registers the caller needs to preserve.</pre></td></tr><tr><td class='line-number'><a name='L2827' href='#L2827'><pre>2827</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  const X86RegisterInfo *TRI = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2828' href='#L2828'><pre>2828</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  const uint32_t *CallerPreserved = TRI-&gt;getCallPreservedMask(MF, CallerCC);</pre></td></tr><tr><td class='line-number'><a name='L2829' href='#L2829'><pre>2829</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  if (!CCMatch) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2829' href='#L2829'><span>2829:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243</span>, <span class='None'>False</span>: <span class='covered-line'>3.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2830' href='#L2830'><pre>2830</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    const uint32_t *CalleePreserved = TRI-&gt;getCallPreservedMask(MF, CalleeCC);</pre></td></tr><tr><td class='line-number'><a name='L2831' href='#L2831'><pre>2831</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    if (!TRI-&gt;regmaskSubsetEqual(CallerPreserved, CalleePreserved))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2831' href='#L2831'><span>2831:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2832' href='#L2832'><pre>2832</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2833' href='#L2833'><pre>2833</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2834' href='#L2834'><pre>2834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2835' href='#L2835'><pre>2835</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>  unsigned StackArgsSize = 0;</pre></td></tr><tr><td class='line-number'><a name='L2836' href='#L2836'><pre>2836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2837' href='#L2837'><pre>2837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the callee takes no arguments then go on to check the results of the</pre></td></tr><tr><td class='line-number'><a name='L2838' href='#L2838'><pre>2838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // call.</pre></td></tr><tr><td class='line-number'><a name='L2839' href='#L2839'><pre>2839</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>  if (!Outs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2839' href='#L2839'><span>2839:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26k</span>, <span class='None'>False</span>: <span class='covered-line'>854</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2840' href='#L2840'><pre>2840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if stack adjustment is needed. For now, do not do this if any</pre></td></tr><tr><td class='line-number'><a name='L2841' href='#L2841'><pre>2841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // argument is passed on the stack.</pre></td></tr><tr><td class='line-number'><a name='L2842' href='#L2842'><pre>2842</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L2843' href='#L2843'><pre>2843</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    CCState CCInfo(CalleeCC, isVarArg, MF, ArgLocs, C);</pre></td></tr><tr><td class='line-number'><a name='L2844' href='#L2844'><pre>2844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2845' href='#L2845'><pre>2845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Allocate shadow area for Win64</pre></td></tr><tr><td class='line-number'><a name='L2846' href='#L2846'><pre>2846</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    if (IsCalleeWin64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2846' href='#L2846'><span>2846:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>3.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2847' href='#L2847'><pre>2847</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>      CCInfo.AllocateStack(32, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L2848' href='#L2848'><pre>2848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2849' href='#L2849'><pre>2849</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    CCInfo.AnalyzeCallOperands(Outs, CC_X86);</pre></td></tr><tr><td class='line-number'><a name='L2850' href='#L2850'><pre>2850</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    StackArgsSize = CCInfo.getStackSize();</pre></td></tr><tr><td class='line-number'><a name='L2851' href='#L2851'><pre>2851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2852' href='#L2852'><pre>2852</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    if (CCInfo.getStackSize()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2852' href='#L2852'><span>2852:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>497</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2853' href='#L2853'><pre>2853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check if the arguments are already laid out in the right way as</pre></td></tr><tr><td class='line-number'><a name='L2854' href='#L2854'><pre>2854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the caller&apos;s fixed stack objects.</pre></td></tr><tr><td class='line-number'><a name='L2855' href='#L2855'><pre>2855</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>      MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L2856' href='#L2856'><pre>2856</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>      const MachineRegisterInfo *MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2857' href='#L2857'><pre>2857</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>      const X86InstrInfo *TII = Subtarget.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L2858' href='#L2858'><pre>2858</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      for (unsigned I = 0, E = ArgLocs.size(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>924</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2858' href='#L2858'><span>2858:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2859' href='#L2859'><pre>2859</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        const CCValAssign &amp;VA = ArgLocs[I];</pre></td></tr><tr><td class='line-number'><a name='L2860' href='#L2860'><pre>2860</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        SDValue Arg = OutVals[I];</pre></td></tr><tr><td class='line-number'><a name='L2861' href='#L2861'><pre>2861</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        ISD::ArgFlagsTy Flags = Outs[I].Flags;</pre></td></tr><tr><td class='line-number'><a name='L2862' href='#L2862'><pre>2862</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        if (VA.getLocInfo() == CCValAssign::Indirect)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2862' href='#L2862'><span>2862:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2863' href='#L2863'><pre>2863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2864' href='#L2864'><pre>2864</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        if (!VA.isRegLoc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2864' href='#L2864'><span>2864:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>906</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2865' href='#L2865'><pre>2865</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>          if (!MatchingStackOffset(Arg, VA.getLocMemOffset(), Flags, MFI, MRI,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2865' href='#L2865'><span>2865:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>291</span>, <span class='None'>False</span>: <span class='covered-line'>615</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2866' href='#L2866'><pre>2866</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>                                   TII, VA))</pre></td></tr><tr><td class='line-number'><a name='L2867' href='#L2867'><pre>2867</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L2868' href='#L2868'><pre>2868</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2869' href='#L2869'><pre>2869</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2870' href='#L2870'><pre>2870</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2871' href='#L2871'><pre>2871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2872' href='#L2872'><pre>2872</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>    bool PositionIndependent = isPositionIndependent();</pre></td></tr><tr><td class='line-number'><a name='L2873' href='#L2873'><pre>2873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the tailcall address may be in a register, then make sure it&apos;s</pre></td></tr><tr><td class='line-number'><a name='L2874' href='#L2874'><pre>2874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // possible to register allocate for it. In 32-bit, the call address can</pre></td></tr><tr><td class='line-number'><a name='L2875' href='#L2875'><pre>2875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // only target EAX, EDX, or ECX since the tail call must be scheduled after</pre></td></tr><tr><td class='line-number'><a name='L2876' href='#L2876'><pre>2876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // callee-saved registers are restored. These happen to be the same</pre></td></tr><tr><td class='line-number'><a name='L2877' href='#L2877'><pre>2877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers used to pass &apos;inreg&apos; arguments so watch out for those.</pre></td></tr><tr><td class='line-number'><a name='L2878' href='#L2878'><pre>2878</pre></a></td><td class='covered-line'><pre>2.97k</pre></td><td class='code'><pre>    if (!Subtarget.is64Bit() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>139</span></div><div class='tooltip'>(<span class='tooltip-content'>139</span></div><div class='tooltip'>!isa&lt;GlobalAddressSDNode&gt;(Callee)<span class='tooltip-content'>139</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2878' href='#L2878'><span>2878:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>2.83k</span>]
  Branch (<span class='line-number'><a name='L2878' href='#L2878'><span>2878:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2879' href='#L2879'><pre>2879</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>                                  <div class='tooltip'>!isa&lt;ExternalSymbolSDNode&gt;(Callee)<span class='tooltip-content'>32</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2879' href='#L2879'><span>2879:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2880' href='#L2880'><pre>2880</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>                                 <div class='tooltip'>PositionIndependent<span class='tooltip-content'>121</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2880' href='#L2880'><span>2880:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2878'><span>2878:9</span></a></span>) to (<span class='line-number'><a href='#L2878'><span>2880:54</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2878:9)
     Condition C2 --> (2878:35)
     Condition C3 --> (2879:35)
     Condition C4 --> (2880:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  F  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  F,  -,  T  = T      }
  5 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2881' href='#L2881'><pre>2881</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      unsigned NumInRegs = 0;</pre></td></tr><tr><td class='line-number'><a name='L2882' href='#L2882'><pre>2882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // In PIC we need an extra register to formulate the address computation</pre></td></tr><tr><td class='line-number'><a name='L2883' href='#L2883'><pre>2883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for the callee.</pre></td></tr><tr><td class='line-number'><a name='L2884' href='#L2884'><pre>2884</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      unsigned MaxInRegs = PositionIndependent ? <div class='tooltip'>2<span class='tooltip-content'>3</span></div> : <div class='tooltip'>3<span class='tooltip-content'>17</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2884' href='#L2884'><span>2884:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2885' href='#L2885'><pre>2885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2886' href='#L2886'><pre>2886</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      for (const auto &amp;VA : ArgLocs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2886' href='#L2886'><span>2886:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2887' href='#L2887'><pre>2887</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>        if (!VA.isRegLoc())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2887' href='#L2887'><span>2887:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2888' href='#L2888'><pre>2888</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2889' href='#L2889'><pre>2889</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>        Register Reg = VA.getLocReg();</pre></td></tr><tr><td class='line-number'><a name='L2890' href='#L2890'><pre>2890</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>        switch (Reg) {</pre></td></tr><tr><td class='line-number'><a name='L2891' href='#L2891'><pre>2891</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        default: break;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2891' href='#L2891'><span>2891:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2892' href='#L2892'><pre>2892</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        <div class='tooltip'>case X86::EAX: <span class='tooltip-content'>7</span></div><div class='tooltip'>case X86::EDX: <span class='tooltip-content'>12</span></div>case X86::ECX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2892' href='#L2892'><span>2892:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L2892' href='#L2892'><span>2892:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
  Branch (<span class='line-number'><a name='L2892' href='#L2892'><span>2892:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2893' href='#L2893'><pre>2893</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          if (++NumInRegs == MaxInRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2893' href='#L2893'><span>2893:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2894' href='#L2894'><pre>2894</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L2895' href='#L2895'><pre>2895</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2896' href='#L2896'><pre>2896</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2897' href='#L2897'><pre>2897</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2898' href='#L2898'><pre>2898</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2899' href='#L2899'><pre>2899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2900' href='#L2900'><pre>2900</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>    const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2901' href='#L2901'><pre>2901</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>    if (!parametersInCSRMatch(MRI, CallerPreserved, ArgLocs, OutVals))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2901' href='#L2901'><span>2901:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2902' href='#L2902'><pre>2902</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2903' href='#L2903'><pre>2903</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2904' href='#L2904'><pre>2904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2905' href='#L2905'><pre>2905</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>  bool CalleeWillPop =</pre></td></tr><tr><td class='line-number'><a name='L2906' href='#L2906'><pre>2906</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>      X86::isCalleePop(CalleeCC, Subtarget.is64Bit(), isVarArg,</pre></td></tr><tr><td class='line-number'><a name='L2907' href='#L2907'><pre>2907</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>                       MF.getTarget().Options.GuaranteedTailCallOpt);</pre></td></tr><tr><td class='line-number'><a name='L2908' href='#L2908'><pre>2908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2909' href='#L2909'><pre>2909</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>  if (unsigned BytesToPop =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2909' href='#L2909'><span>2909:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>3.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2910' href='#L2910'><pre>2910</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>          MF.getInfo&lt;X86MachineFunctionInfo&gt;()-&gt;getBytesToPopOnReturn()) {</pre></td></tr><tr><td class='line-number'><a name='L2911' href='#L2911'><pre>2911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have bytes to pop, the callee must pop them.</pre></td></tr><tr><td class='line-number'><a name='L2912' href='#L2912'><pre>2912</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    bool CalleePopMatches = CalleeWillPop &amp;&amp; <div class='tooltip'>BytesToPop == StackArgsSize<span class='tooltip-content'>13</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2912' href='#L2912'><span>2912:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L2912' href='#L2912'><span>2912:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2912'><span>2912:29</span></a></span>) to (<span class='line-number'><a href='#L2912'><span>2912:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2912:29)
     Condition C2 --> (2912:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2913' href='#L2913'><pre>2913</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    if (!CalleePopMatches)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2913' href='#L2913'><span>2913:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2914' href='#L2914'><pre>2914</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2915' href='#L2915'><pre>2915</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>  } else if (CalleeWillPop &amp;&amp; <div class='tooltip'>StackArgsSize &gt; 0<span class='tooltip-content'>16</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2915' href='#L2915'><span>2915:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>3.77k</span>]
  Branch (<span class='line-number'><a name='L2915' href='#L2915'><span>2915:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2915'><span>2915:14</span></a></span>) to (<span class='line-number'><a href='#L2915'><span>2915:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2915:14)
     Condition C2 --> (2915:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2916' href='#L2916'><pre>2916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we don&apos;t have bytes to pop, make sure the callee doesn&apos;t pop any.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2917' href='#L2917'><pre>2917</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L2918' href='#L2918'><pre>2918</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2919' href='#L2919'><pre>2919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2920' href='#L2920'><pre>2920</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2921' href='#L2921'><pre>2921</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2922' href='#L2922'><pre>2922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2923' href='#L2923'><pre>2923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determines whether the callee is required to pop its own arguments.</pre></td></tr><tr><td class='line-number'><a name='L2924' href='#L2924'><pre>2924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Callee pop is necessary to support tail calls.</pre></td></tr><tr><td class='line-number'><a name='L2925' href='#L2925'><pre>2925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool X86::isCalleePop(CallingConv::ID CallingConv,</pre></td></tr><tr><td class='line-number'><a name='L2926' href='#L2926'><pre>2926</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>                      bool is64Bit, bool IsVarArg, bool GuaranteeTCO) {</pre></td></tr><tr><td class='line-number'><a name='L2927' href='#L2927'><pre>2927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If GuaranteeTCO is true, we force some calls to be callee pop so that we</pre></td></tr><tr><td class='line-number'><a name='L2928' href='#L2928'><pre>2928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can guarantee TCO.</pre></td></tr><tr><td class='line-number'><a name='L2929' href='#L2929'><pre>2929</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>  if (!IsVarArg &amp;&amp; <div class='tooltip'>shouldGuaranteeTCO(CallingConv, GuaranteeTCO)<span class='tooltip-content'>226k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2929' href='#L2929'><span>2929:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21k</span>]
  Branch (<span class='line-number'><a name='L2929' href='#L2929'><span>2929:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>226k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2929'><span>2929:7</span></a></span>) to (<span class='line-number'><a href='#L2929'><span>2929:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2929:7)
     Condition C2 --> (2929:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2930' href='#L2930'><pre>2930</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2931' href='#L2931'><pre>2931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2932' href='#L2932'><pre>2932</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>  switch (CallingConv) {</pre></td></tr><tr><td class='line-number'><a name='L2933' href='#L2933'><pre>2933</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2933' href='#L2933'><span>2933:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227k</span>, <span class='None'>False</span>: <span class='covered-line'>606</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2934' href='#L2934'><pre>2934</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2935' href='#L2935'><pre>2935</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  case CallingConv::X86_StdCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2935' href='#L2935'><span>2935:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>228k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2936' href='#L2936'><pre>2936</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  case CallingConv::X86_FastCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2936' href='#L2936'><span>2936:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>228k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2937' href='#L2937'><pre>2937</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>  case CallingConv::X86_ThisCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2937' href='#L2937'><span>2937:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>227k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2938' href='#L2938'><pre>2938</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  case CallingConv::X86_VectorCall:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2938' href='#L2938'><span>2938:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>228k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2939' href='#L2939'><pre>2939</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>    return !is64Bit;</pre></td></tr><tr><td class='line-number'><a name='L2940' href='#L2940'><pre>2940</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2941' href='#L2941'><pre>2941</pre></a></td><td class='covered-line'><pre>228k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>