Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/git/FPGA/Examination/mb/test11111_isim_beh.exe -prj F:/git/FPGA/Examination/mb/test11111_beh.prj work.test11111 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/git/FPGA/Examination/mb/state.v" into library work
Analyzing Verilog file "F:/git/FPGA/Examination/mb/seven_seg_controller.v" into library work
Analyzing Verilog file "F:/git/FPGA/Examination/mb/counter.v" into library work
Analyzing Verilog file "F:/git/FPGA/Examination/mb/clk_div.v" into library work
Analyzing Verilog file "F:/git/FPGA/Examination/mb/main.v" into library work
Analyzing Verilog file "F:/git/FPGA/Examination/mb/test11111.v" into library work
Analyzing Verilog file "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_div
Compiling module state
Compiling module counter
Compiling module seven_seg_controller
Compiling module main
Compiling module test11111
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/git/FPGA/Examination/mb/test11111_isim_beh.exe
Fuse Memory Usage: 30336 KB
Fuse CPU Usage: 420 ms
