Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue May  6 08:59:28 2025
| Host         : GDESK-30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file first_person_second_row_top_timing_summary_routed.rpt -pb first_person_second_row_top_timing_summary_routed.pb -rpx first_person_second_row_top_timing_summary_routed.rpx -warn_on_violation
| Design       : first_person_second_row_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     52          
LUTAR-1    Warning           LUT drives async reset alert    43          
TIMING-18  Warning           Missing input or output delay   52          
TIMING-20  Warning           Non-clocked latch               88          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (925)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (314)
5. checking no_input_delay (15)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (925)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[26]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vg/bg/DIV_CLK_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[1]_rep/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/row_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/chillguy_ctrl/chillguy_rom_inst/row_reg_reg[0]_rep__0/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vg/bg/dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/bg/dc/pulse_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/bg/folt_ctrl/folt_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/bg/folt_ctrl/folt_rom_inst/col_reg_reg[3]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/bg/folt_ctrl/folt_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/bg/folt_ctrl/folt_rom_inst/col_reg_reg[4]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/col_reg_reg[5]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[0]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[0]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[1]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[1]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[2]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vg/bg/italian_ctrl/italian_rom_inst/row_reg_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vg/bg/italian_ctrl/italian_rom_inst/row_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/row_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/row_reg_reg[2]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/kanye_ctrl/kanye_rom_inst/row_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/col_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/col_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/row_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/row_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/mc/steve_rom_inst/row_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/g1/rom_i/row_reg_reg[1]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/g1/rom_i/row_reg_reg[1]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/g1/rom_i/row_reg_reg[1]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/col_reg_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/q3/rom_i/col_reg_reg[0]_rep__1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/col_reg_reg[0]_rep__2/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/col_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/col_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[0]_rep/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[0]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[0]_rep__3/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[0]_rep__4/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[1]_rep__0/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[1]_rep__1/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[2]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vg/q3/rom_i/row_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (314)
--------------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.080        0.000                      0                  632        0.092        0.000                      0                  632        4.500        0.000                       0                   433  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             3.080        0.000                      0                  632        0.092        0.000                      0                  632        4.500        0.000                       0                   433  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        3.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.750ns (26.612%)  route 4.826ns (73.388%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.717    11.887    fpsr/state[21]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605    15.028    fpsr/board_clk
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[16]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.967    fpsr/state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.750ns (26.612%)  route 4.826ns (73.388%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.717    11.887    fpsr/state[21]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605    15.028    fpsr/board_clk
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[1]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.967    fpsr/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.750ns (26.638%)  route 4.820ns (73.362%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.711    11.881    fpsr/state[21]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605    15.028    fpsr/board_clk
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[14]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X0Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.967    fpsr/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 1.750ns (26.638%)  route 4.820ns (73.362%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.711    11.881    fpsr/state[21]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605    15.028    fpsr/board_clk
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[19]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X0Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.967    fpsr/state_reg[19]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.750ns (26.651%)  route 4.816ns (73.349%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.708    11.878    fpsr/state[21]_i_1_n_0
    SLICE_X7Y95          FDCE                                         r  fpsr/state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.603    15.026    fpsr/board_clk
    SLICE_X7Y95          FDCE                                         r  fpsr/state_reg[12]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.965    fpsr/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.750ns (27.128%)  route 4.701ns (72.872%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.592    11.762    fpsr/state[21]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  fpsr/state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605    15.028    fpsr/board_clk
    SLICE_X3Y94          FDCE                                         r  fpsr/state_reg[17]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    14.967    fpsr/state_reg[17]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.750ns (27.141%)  route 4.698ns (72.859%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589    11.759    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604    15.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[5]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.966    fpsr/state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.750ns (27.141%)  route 4.698ns (72.859%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589    11.759    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604    15.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[6]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.966    fpsr/state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.750ns (27.141%)  route 4.698ns (72.859%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589    11.759    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604    15.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y98          FDCE (Setup_fdce_C_CE)      -0.205    14.966    fpsr/state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 ee354_debouncer_5/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.750ns (27.231%)  route 4.677ns (72.769%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.709     5.311    ee354_debouncer_5/board_clk
    SLICE_X4Y100         FDCE                                         r  ee354_debouncer_5/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  ee354_debouncer_5/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.855     6.622    ee354_debouncer_5/state__0[2]
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.774 r  ee354_debouncer_5/state[21]_i_25/O
                         net (fo=4, routed)           0.967     7.742    ee354_debouncer_4/state[21]_i_28
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.326     8.068 r  ee354_debouncer_4/state[17]_i_3/O
                         net (fo=5, routed)           0.454     8.522    ee354_debouncer_2/state_reg[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     8.646 r  ee354_debouncer_2/state[20]_i_3/O
                         net (fo=2, routed)           0.305     8.950    ee354_debouncer_1/state_reg[20]_1
    SLICE_X3Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     9.686    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     9.804 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449    10.253    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326    10.579 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467    11.046    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.568    11.738    fpsr/state[21]_i_1_n_0
    SLICE_X7Y96          FDCE                                         r  fpsr/state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.603    15.026    fpsr/board_clk
    SLICE_X7Y96          FDCE                                         r  fpsr/state_reg[9]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y96          FDCE (Setup_fdce_C_CE)      -0.205    14.965    fpsr/state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ee354_debouncer_5/debounce_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_5/debounce_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.605     1.524    ee354_debouncer_5/board_clk
    SLICE_X1Y99          FDRE                                         r  ee354_debouncer_5/debounce_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ee354_debouncer_5/debounce_count_reg[24]/Q
                         net (fo=1, routed)           0.108     1.774    ee354_debouncer_5/debounce_count_reg_n_0_[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  ee354_debouncer_5/debounce_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.934    ee354_debouncer_5/debounce_count0_carry__4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  ee354_debouncer_5/debounce_count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.988    ee354_debouncer_5/in5[25]
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.872     2.037    ee354_debouncer_5/board_clk
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ee354_debouncer_5/debounce_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fpsr/quiz_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.393%)  route 0.241ns (51.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.598     1.517    fpsr/board_clk
    SLICE_X5Y100         FDCE                                         r  fpsr/quiz_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  fpsr/quiz_cnt_reg[1]/Q
                         net (fo=7, routed)           0.241     1.886    fpsr/p_0_in[1]
    SLICE_X5Y98          LUT4 (Prop_lut4_I2_O)        0.098     1.984 r  fpsr/state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.984    fpsr/p_1_in_0[7]
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.875     2.040    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.092     1.886    fpsr/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ee354_debouncer_5/debounce_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_5/debounce_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.605     1.524    ee354_debouncer_5/board_clk
    SLICE_X1Y99          FDRE                                         r  ee354_debouncer_5/debounce_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ee354_debouncer_5/debounce_count_reg[24]/Q
                         net (fo=1, routed)           0.108     1.774    ee354_debouncer_5/debounce_count_reg_n_0_[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  ee354_debouncer_5/debounce_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.934    ee354_debouncer_5/debounce_count0_carry__4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  ee354_debouncer_5/debounce_count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.999    ee354_debouncer_5/in5[27]
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.872     2.037    ee354_debouncer_5/board_clk
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ee354_debouncer_5/debounce_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ee354_debouncer_5/debounce_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_5/debounce_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.605     1.524    ee354_debouncer_5/board_clk
    SLICE_X1Y99          FDRE                                         r  ee354_debouncer_5/debounce_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ee354_debouncer_5/debounce_count_reg[24]/Q
                         net (fo=1, routed)           0.108     1.774    ee354_debouncer_5/debounce_count_reg_n_0_[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  ee354_debouncer_5/debounce_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.934    ee354_debouncer_5/debounce_count0_carry__4_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  ee354_debouncer_5/debounce_count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.024    ee354_debouncer_5/in5[26]
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.872     2.037    ee354_debouncer_5/board_clk
    SLICE_X1Y100         FDRE                                         r  ee354_debouncer_5/debounce_count_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ee354_debouncer_5/debounce_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fpsr/state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.604     1.523    fpsr/board_clk
    SLICE_X3Y94          FDCE                                         r  fpsr/state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  fpsr/state_reg[17]/Q
                         net (fo=10, routed)          0.111     1.776    ee354_debouncer_4/Q[0]
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  ee354_debouncer_4/state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.821    fpsr/D[1]
    SLICE_X2Y94          FDCE                                         r  fpsr/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.877     2.042    fpsr/board_clk
    SLICE_X2Y94          FDCE                                         r  fpsr/state_reg[18]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.120     1.656    fpsr/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fpsr/quiz_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/quiz_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.756%)  route 0.357ns (61.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.598     1.517    fpsr/board_clk
    SLICE_X5Y100         FDCE                                         r  fpsr/quiz_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  fpsr/quiz_cnt_reg[1]/Q
                         net (fo=7, routed)           0.357     2.003    fpsr/p_0_in[1]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.098     2.101 r  fpsr/quiz_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.101    fpsr/quiz_cnt[3]_i_2_n_0
    SLICE_X5Y99          FDCE                                         r  fpsr/quiz_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.875     2.040    fpsr/board_clk
    SLICE_X5Y99          FDCE                                         r  fpsr/quiz_cnt_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.092     1.886    fpsr/quiz_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fpsr/quiz_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/quiz_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.226ns (38.690%)  route 0.358ns (61.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.598     1.517    fpsr/board_clk
    SLICE_X5Y100         FDCE                                         r  fpsr/quiz_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  fpsr/quiz_cnt_reg[1]/Q
                         net (fo=7, routed)           0.358     2.004    fpsr/p_0_in[1]
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.098     2.102 r  fpsr/quiz_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.102    fpsr/quiz_cnt[2]_i_1_n_0
    SLICE_X5Y99          FDCE                                         r  fpsr/quiz_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.875     2.040    fpsr/board_clk
    SLICE_X5Y99          FDCE                                         r  fpsr/quiz_cnt_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.091     1.885    fpsr/quiz_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fpsr/state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/game_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.707%)  route 0.155ns (42.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.604     1.523    fpsr/board_clk
    SLICE_X2Y94          FDCE                                         r  fpsr/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  fpsr/state_reg[18]/Q
                         net (fo=15, routed)          0.155     1.843    fpsr/Q[9]
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.048     1.891 r  fpsr/game_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    fpsr/game_cnt[0]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  fpsr/game_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.877     2.042    fpsr/board_clk
    SLICE_X2Y95          FDCE                                         r  fpsr/game_cnt_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.133     1.672    fpsr/game_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fpsr/lives_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpsr/lives_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.603     1.522    fpsr/board_clk
    SLICE_X5Y94          FDPE                                         r  fpsr/lives_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.128     1.650 r  fpsr/lives_reg[1]/Q
                         net (fo=5, routed)           0.083     1.734    fpsr/p_1_in[1]
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.099     1.833 r  fpsr/lives[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    fpsr/lives[2]_i_1_n_0
    SLICE_X5Y94          FDCE                                         r  fpsr/lives_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.874     2.039    fpsr/board_clk
    SLICE_X5Y94          FDCE                                         r  fpsr/lives_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     1.614    fpsr/lives_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ee354_debouncer_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.602     1.521    ee354_debouncer_1/board_clk
    SLICE_X3Y88          FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  ee354_debouncer_1/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.086     1.735    ee354_debouncer_1/state__0[0]
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.099     1.834 r  ee354_debouncer_1/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    ee354_debouncer_1/state__1[1]
    SLICE_X3Y88          FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.875     2.040    ee354_debouncer_1/board_clk
    SLICE_X3Y88          FDCE                                         r  ee354_debouncer_1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.091     1.612    ee354_debouncer_1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    vg/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40    vg/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    vg/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37    vg/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36    vg/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35    vg/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    vg/sel__5/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y93     DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y95     DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93     DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93     DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93     DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y93     DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95     DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y96     DIV_CLK_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.823ns  (logic 4.901ns (26.039%)  route 13.922ns (73.961%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.410    10.020    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.144 r  vg/bg/dc/vgaR_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.144    15.288    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    18.823 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.823    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.811ns  (logic 4.913ns (26.118%)  route 13.898ns (73.882%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.549    10.159    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.283 r  vg/bg/dc/vgaB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.981    15.264    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    18.811 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.811    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.474ns  (logic 4.889ns (26.466%)  route 13.585ns (73.534%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.551    10.161    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.285 r  vg/bg/dc/vgaB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.666    14.951    vgaB_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    18.474 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.474    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.345ns  (logic 4.914ns (26.788%)  route 13.431ns (73.212%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.401    10.011    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.135 r  vg/bg/dc/vgaR_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.662    14.797    vgaR_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    18.345 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.345    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.273ns  (logic 4.918ns (26.912%)  route 13.355ns (73.088%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.147     9.757    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.881 r  vg/bg/dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.840    14.721    vgaB_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    18.273 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.273    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.853ns  (logic 4.920ns (27.557%)  route 12.933ns (72.443%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.379     9.989    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.113 r  vg/bg/dc/vgaR_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.187    14.299    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    17.853 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.853    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.824ns  (logic 4.917ns (27.587%)  route 12.907ns (72.413%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.045     9.654    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.124     9.778 r  vg/bg/dc/vgaB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.495    14.273    vgaB_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.824 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.824    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.819ns  (logic 4.912ns (27.569%)  route 12.906ns (72.431%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.517     8.485    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.609 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           0.817     9.426    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.124     9.550 r  vg/bg/dc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.722    14.272    vgaG_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    17.819 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.819    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.781ns  (logic 4.918ns (27.657%)  route 12.863ns (72.343%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.523     8.491    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[1]_inst_i_1_1
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.615 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.865     9.481    vg/bg/dc/vgaR[3]
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.605 r  vg/bg/dc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.624    14.229    vgaR_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    17.781 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.781    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.772ns  (logic 4.911ns (27.631%)  route 12.862ns (72.369%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  vg/bg/dc/bright_reg/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vg/bg/dc/bright_reg/Q
                         net (fo=140, routed)         4.242     4.760    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaB_OBUF[0]_inst_i_10_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I1_O)        0.124     4.884 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[0]_inst_i_14/O
                         net (fo=2, routed)           0.799     5.683    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/bright_reg[2]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.150     5.833 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.809     6.642    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_64_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I2_O)        0.326     6.968 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaR_OBUF[3]_inst_i_23/O
                         net (fo=14, routed)          1.733     8.701    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_3
    SLICE_X30Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.825 r  vg/bg/dc/vgaG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.593     9.419    vg/bg/dc/vgaG_OBUF[1]_inst_i_3_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.543 r  vg/bg/dc/vgaG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.685    14.228    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    17.772 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.772    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[1]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  I_reg[1]/Q
                         net (fo=21, routed)          0.122     0.263    I_reg__0[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I2_O)        0.045     0.308 r  I[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    p_0_in[3]
    SLICE_X8Y94          FDCE                                         r  I_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[1]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  I_reg[1]/Q
                         net (fo=21, routed)          0.122     0.263    I_reg__0[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I3_O)        0.048     0.311 r  I[4]_i_1/O
                         net (fo=1, routed)           0.000     0.311    p_0_in[4]
    SLICE_X8Y94          FDCE                                         r  I_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.636%)  route 0.136ns (39.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE                         0.000     0.000 r  I_reg[3]/C
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  I_reg[3]/Q
                         net (fo=19, routed)          0.136     0.300    I_reg__0[3]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.345 r  I[5]_i_1/O
                         net (fo=1, routed)           0.000     0.345    p_0_in[5]
    SLICE_X8Y94          FDCE                                         r  I_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/dc/hCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[4]/C
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[4]/Q
                         net (fo=78, routed)          0.168     0.309    vg/bg/dc/Q[4]
    SLICE_X15Y102        LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  vg/bg/dc/hCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vg/bg/dc/p_0_in__1[4]
    SLICE_X15Y102        FDRE                                         r  vg/bg/dc/hCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE                         0.000     0.000 r  vg/bg/dc/vCount_reg[5]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/vCount_reg[5]/Q
                         net (fo=55, routed)          0.179     0.320    vg/bg/dc/vCount_reg[9]_0[3]
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  vg/bg/dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vg/bg/dc/p_0_in__0[5]
    SLICE_X29Y94         FDRE                                         r  vg/bg/dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/dc/hCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[7]/C
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[7]/Q
                         net (fo=63, routed)          0.180     0.321    vg/bg/dc/Q[7]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  vg/bg/dc/hCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vg/bg/dc/p_0_in__1[7]
    SLICE_X13Y97         FDRE                                         r  vg/bg/dc/hCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/dc/hCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[8]/C
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[8]/Q
                         net (fo=48, routed)          0.180     0.321    vg/bg/dc/Q[8]
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.366 r  vg/bg/dc/hCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vg/bg/dc/p_0_in__1[8]
    SLICE_X29Y95         FDRE                                         r  vg/bg/dc/hCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[1]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  I_reg[1]/Q
                         net (fo=21, routed)          0.191     0.332    I_reg__0[1]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.042     0.374 r  I[2]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_0_in[2]
    SLICE_X9Y94          FDCE                                         r  I_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vg/bg/mc/xpos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE                         0.000     0.000 r  vg/bg/mc/xpos_reg[0]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  vg/bg/mc/xpos_reg[0]/Q
                         net (fo=15, routed)          0.191     0.332    vg/bg/mc/xpos_reg[9]_0[0]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.042     0.374 r  vg/bg/mc/xpos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    vg/bg/mc/xpos[0]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  vg/bg/mc/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[1]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  I_reg[1]/Q
                         net (fo=21, routed)          0.191     0.332    I_reg__0[1]
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.377 r  I[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    p_0_in[1]
    SLICE_X9Y94          FDCE                                         r  I_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.448ns  (logic 5.432ns (26.566%)  route 15.016ns (73.434%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.410    16.872    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    16.996 r  vg/bg/dc/vgaR_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.144    22.140    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    25.675 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.675    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.436ns  (logic 5.444ns (26.639%)  route 14.992ns (73.361%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.549    17.011    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    17.135 r  vg/bg/dc/vgaB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.981    22.116    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    25.663 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.663    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.232ns  (logic 5.420ns (26.792%)  route 14.811ns (73.208%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.751    15.764    vg/bg/lebron_ctrl/lebron_rom_inst/vgaB_OBUF[1]_inst_i_1_2
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.124    15.888 r  vg/bg/lebron_ctrl/lebron_rom_inst/vgaB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.257    17.145    vg/bg/dc/vgaB[2]
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.124    17.269 r  vg/bg/dc/vgaB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.666    21.935    vgaB_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.459 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.459    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.136ns  (logic 5.443ns (27.032%)  route 14.693ns (72.968%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.977    15.990    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[2]_inst_i_1_2
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.114 f  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/vgaG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.849    16.963    vg/bg/dc/vgaG[2]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    17.087 r  vg/bg/dc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.730    21.817    vgaG_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    25.364 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.364    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.970ns  (logic 5.445ns (27.267%)  route 14.525ns (72.733%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.401    16.863    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.124    16.987 r  vg/bg/dc/vgaR_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.662    21.649    vgaR_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    25.197 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.197    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.898ns  (logic 5.449ns (27.383%)  route 14.449ns (72.617%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.147    16.609    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    16.733 r  vg/bg/dc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.840    21.573    vgaB_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    25.125 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.125    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.480ns  (logic 5.442ns (27.935%)  route 14.038ns (72.065%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.623    15.636    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124    15.760 r  vg/bg/dc/vgaG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.593    16.353    vg/bg/dc/vgaG_OBUF[1]_inst_i_3_n_0
    SLICE_X30Y101        LUT6 (Prop_lut6_I2_O)        0.124    16.477 r  vg/bg/dc/vgaG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.685    21.162    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    24.707 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.707    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.478ns  (logic 5.451ns (27.984%)  route 14.027ns (72.016%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.379    16.841    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.124    16.965 r  vg/bg/dc/vgaR_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.187    21.152    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    24.705 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.705    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.449ns  (logic 5.448ns (28.012%)  route 14.001ns (71.988%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.045    16.507    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  vg/bg/dc/vgaB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.495    21.125    vgaB_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    24.677 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.677    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.444ns  (logic 5.443ns (27.996%)  route 14.001ns (72.004%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.625     5.227    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X30Y105        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     5.745 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1/Q
                         net (fo=123, routed)         2.874     8.619    vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[0]_rep__1_n_0
    SLICE_X35Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.743 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268/O
                         net (fo=1, routed)           0.000     8.743    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_268_n_0
    SLICE_X35Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     8.955 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.810     9.765    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_225_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I0_O)        0.299    10.064 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171/O
                         net (fo=2, routed)           0.669    10.733    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_171_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.857 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30/O
                         net (fo=7, routed)           1.110    11.967    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaG_OBUF[2]_inst_i_30_n_0
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.124    12.091 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156/O
                         net (fo=3, routed)           1.160    13.251    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_156_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.375 r  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.514    13.889    vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_69_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I3_O)        0.124    14.013 f  vg/bg/chillguy_ctrl/chillguy_rom_inst/vgaR_OBUF[3]_inst_i_24/O
                         net (fo=17, routed)          1.325    15.338    vg/bg/dc/vgaR_OBUF[3]_inst_i_1_4
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.462 f  vg/bg/dc/vgaR_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           0.817    16.279    vg/bg/dc/vgaR_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y98         LUT5 (Prop_lut5_I3_O)        0.124    16.403 r  vg/bg/dc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.722    21.125    vgaG_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    24.671 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.671    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/gandhi_ctrl/gandhi_up_rom_inst/color_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.221ns (58.026%)  route 0.160ns (41.974%))
  Logic Levels:           1  (MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.566     1.485    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/board_clk
    SLICE_X37Y86         FDRE                                         r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/Q
                         net (fo=25, routed)          0.160     1.786    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/p_0_in[11]
    SLICE_X36Y84         MUXF8 (Prop_muxf8_S_O)       0.080     1.866 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/color_data_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.866    vg/bg/gandhi_ctrl/gandhi_up_rom_inst/D[1]
    SLICE_X36Y84         LDPE                                         r  vg/bg/gandhi_ctrl/gandhi_up_rom_inst/color_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/mc/steve_rom_inst/col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/mc/steve_rom_inst/color_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.249ns (61.095%)  route 0.159ns (38.905%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.573     1.492    vg/bg/mc/steve_rom_inst/board_clk
    SLICE_X10Y89         FDRE                                         r  vg/bg/mc/steve_rom_inst/col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vg/bg/mc/steve_rom_inst/col_reg_reg[2]/Q
                         net (fo=19, routed)          0.159     1.815    vg/bg/mc/steve_rom_inst/p_0_in[2]
    SLICE_X11Y91         MUXF7 (Prop_muxf7_S_O)       0.085     1.900 r  vg/bg/mc/steve_rom_inst/color_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    vg/bg/mc/steve_rom_inst/color_data_reg[3]_i_1_n_0
    SLICE_X11Y91         LDCE                                         r  vg/bg/mc/steve_rom_inst/color_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/gandhi_ctrl/gandhi_down_rom_inst/color_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.226ns (53.432%)  route 0.197ns (46.568%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.566     1.485    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/board_clk
    SLICE_X37Y86         FDRE                                         r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/Q
                         net (fo=25, routed)          0.197     1.823    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/p_0_in[11]
    SLICE_X41Y87         MUXF7 (Prop_muxf7_S_O)       0.085     1.908 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/i_/color_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.908    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/i_/color_data_reg[9]_i_1_n_0
    SLICE_X41Y87         LDCE                                         r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/color_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.138%)  route 0.277ns (59.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.565     1.484    vg/bg/roblox_ctrl/roblox_rom_inst/board_clk
    SLICE_X37Y101        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/Q
                         net (fo=29, routed)          0.277     1.903    vg/bg/roblox_ctrl/roblox_rom_inst/p_0_in[2]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[9]_i_1__3/O
                         net (fo=1, routed)           0.000     1.948    vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[9]_i_1__3_n_0
    SLICE_X40Y103        LDPE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/gandhi_ctrl/gandhi_down_rom_inst/color_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.163%)  route 0.301ns (61.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.566     1.485    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/board_clk
    SLICE_X37Y86         FDRE                                         r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/row_reg_reg[5]/Q
                         net (fo=25, routed)          0.301     1.928    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/p_0_in[11]
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.973 r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/i_/color_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    vg/bg/gandhi_ctrl/gandhi_down_rom_inst/i_/color_data_reg[1]_i_1_n_0
    SLICE_X43Y87         LDCE                                         r  vg/bg/gandhi_ctrl/gandhi_down_rom_inst/color_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.251ns (51.776%)  route 0.234ns (48.224%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.569     1.488    vg/bg/lebron_ctrl/lebron_rom_inst/board_clk
    SLICE_X15Y104        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/Q
                         net (fo=35, routed)          0.234     1.863    vg/bg/lebron_ctrl/lebron_rom_inst/p_0_in[3]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.045     1.908 r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]_i_3__3/O
                         net (fo=1, routed)           0.000     1.908    vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]_i_3__3_n_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_I1_O)      0.065     1.973 r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.973    vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]_i_1__3_n_0
    SLICE_X15Y110        LDPE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/italian_ctrl/italian_rom_inst/row_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/folt_ctrl/folt_rom_inst/color_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.226ns (45.915%)  route 0.266ns (54.085%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.567     1.486    vg/bg/italian_ctrl/italian_rom_inst/board_clk
    SLICE_X28Y100        FDRE                                         r  vg/bg/italian_ctrl/italian_rom_inst/row_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  vg/bg/italian_ctrl/italian_rom_inst/row_reg_reg[5]/Q
                         net (fo=52, routed)          0.266     1.894    vg/q3/rom_i/p_0_in[4]
    SLICE_X32Y94         MUXF7 (Prop_muxf7_S_O)       0.085     1.979 r  vg/q3/rom_i/color_data_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.979    vg/bg/folt_ctrl/folt_rom_inst/i_/vgaR_OBUF[2]_inst_i_31[10]
    SLICE_X32Y94         LDPE                                         r  vg/bg/folt_ctrl/folt_rom_inst/color_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.248ns (48.261%)  route 0.266ns (51.739%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.569     1.488    vg/bg/lebron_ctrl/lebron_rom_inst/board_clk
    SLICE_X15Y104        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[3]/Q
                         net (fo=35, routed)          0.266     1.895    vg/bg/lebron_ctrl/lebron_rom_inst/p_0_in[3]
    SLICE_X13Y110        LUT5 (Prop_lut5_I1_O)        0.045     1.940 r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]_i_2__4/O
                         net (fo=1, routed)           0.000     1.940    vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]_i_2__4_n_0
    SLICE_X13Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     2.002 r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.002    vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]_i_1__4_n_0
    SLICE_X13Y110        LDPE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/color_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.186ns (35.713%)  route 0.335ns (64.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.564     1.483    vg/bg/roblox_ctrl/roblox_rom_inst/board_clk
    SLICE_X37Y103        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vg/bg/roblox_ctrl/roblox_rom_inst/row_reg_reg[4]/Q
                         net (fo=24, routed)          0.222     1.846    vg/bg/roblox_ctrl/roblox_rom_inst/p_0_in[9]
    SLICE_X35Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.113     2.004    vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[1]_i_1__2_n_0
    SLICE_X35Y104        LDPE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/color_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vg/bg/mc/steve_rom_inst/col_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vg/bg/mc/steve_rom_inst/color_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.209ns (40.650%)  route 0.305ns (59.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.573     1.492    vg/bg/mc/steve_rom_inst/board_clk
    SLICE_X10Y89         FDRE                                         r  vg/bg/mc/steve_rom_inst/col_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vg/bg/mc/steve_rom_inst/col_reg_reg[2]/Q
                         net (fo=19, routed)          0.137     1.793    vg/bg/mc/steve_rom_inst/p_0_in[2]
    SLICE_X10Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  vg/bg/mc/steve_rom_inst/color_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.168     2.006    vg/bg/mc/steve_rom_inst/color_data_reg[4]_i_1_n_0
    SLICE_X12Y89         LDPE                                         r  vg/bg/mc/steve_rom_inst/color_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           432 Endpoints
Min Delay           432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 2.897ns (31.842%)  route 6.201ns (68.158%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.717     9.099    fpsr/state[21]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[16]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 2.897ns (31.842%)  route 6.201ns (68.158%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.717     9.099    fpsr/state[21]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X3Y95          FDCE                                         r  fpsr/state_reg[1]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.092ns  (logic 2.897ns (31.864%)  route 6.195ns (68.136%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.711     9.092    fpsr/state[21]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[14]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.092ns  (logic 2.897ns (31.864%)  route 6.195ns (68.136%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.711     9.092    fpsr/state[21]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X0Y96          FDCE                                         r  fpsr/state_reg[19]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.089ns  (logic 2.897ns (31.875%)  route 6.192ns (68.125%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.708     9.089    fpsr/state[21]_i_1_n_0
    SLICE_X7Y95          FDCE                                         r  fpsr/state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.603     5.026    fpsr/board_clk
    SLICE_X7Y95          FDCE                                         r  fpsr/state_reg[12]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.973ns  (logic 2.897ns (32.286%)  route 6.076ns (67.714%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.592     8.973    fpsr/state[21]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  fpsr/state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X3Y94          FDCE                                         r  fpsr/state_reg[17]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.973ns  (logic 2.897ns (32.286%)  route 6.076ns (67.714%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.592     8.973    fpsr/state[21]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  fpsr/state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.605     5.028    fpsr/board_clk
    SLICE_X2Y94          FDCE                                         r  fpsr/state_reg[18]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 2.897ns (32.297%)  route 6.073ns (67.703%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589     8.970    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604     5.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[5]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 2.897ns (32.297%)  route 6.073ns (67.703%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589     8.970    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604     5.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[6]/C

Slack:                    inf
  Source:                 Sw2
                            (input port)
  Destination:            fpsr/state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 2.897ns (32.297%)  route 6.073ns (67.703%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  Sw2 (IN)
                         net (fo=0)                   0.000     0.000    Sw2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  Sw2_IBUF_inst/O
                         net (fo=14, routed)          1.997     3.482    fpsr/Sw2_IBUF
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152     3.634 r  fpsr/state[8]_i_5/O
                         net (fo=3, routed)           1.234     4.868    ee354_debouncer_3/state[19]_i_3
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.360     5.228 r  ee354_debouncer_3/state[21]_i_12/O
                         net (fo=4, routed)           0.725     5.954    ee354_debouncer_1/state_reg[20]_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.332     6.286 r  ee354_debouncer_1/state[19]_i_3/O
                         net (fo=2, routed)           0.611     6.897    ee354_debouncer_1/FSM_sequential_state_reg[2]_1
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.118     7.015 f  ee354_debouncer_1/state[19]_i_2/O
                         net (fo=2, routed)           0.449     7.464    fpsr/state_reg[19]_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.326     7.790 r  fpsr/state[21]_i_7/O
                         net (fo=1, routed)           0.467     8.257    fpsr/state[21]_i_7_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  fpsr/state[21]_i_1/O
                         net (fo=22, routed)          0.589     8.970    fpsr/state[21]_i_1_n_0
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920     3.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         1.604     5.027    fpsr/board_clk
    SLICE_X5Y98          FDCE                                         r  fpsr/state_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vg/bg/dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.235%)  route 0.133ns (41.765%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE                         0.000     0.000 r  vg/bg/dc/vCount_reg[2]/C
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/vCount_reg[2]/Q
                         net (fo=77, routed)          0.133     0.274    vg/bg/dc/vCount_reg[9]_0[0]
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  vg/bg/dc/row_reg[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.319    vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]_rep_1
    SLICE_X28Y103        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.836     2.001    vg/bg/lebron_ctrl/lebron_rom_inst/board_clk
    SLICE_X28Y103        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/row_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.402%)  route 0.138ns (42.598%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[1]/C
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[1]/Q
                         net (fo=78, routed)          0.138     0.279    vg/bg/dc/Q[1]
    SLICE_X15Y101        LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  vg/bg/dc/col_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    vg/bg/lebron_ctrl/lebron_rom_inst/D[2]
    SLICE_X15Y101        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.841     2.006    vg/bg/lebron_ctrl/lebron_rom_inst/board_clk
    SLICE_X15Y101        FDRE                                         r  vg/bg/lebron_ctrl/lebron_rom_inst/col_reg_reg[5]/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.190ns (49.547%)  route 0.193ns (50.453%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[2]/Q
                         net (fo=90, routed)          0.193     0.334    vg/bg/dc/Q[2]
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.049     0.383 r  vg/bg/dc/col_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     0.383    vg/bg/roblox_ctrl/roblox_rom_inst/D[2]
    SLICE_X28Y101        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.837     2.002    vg/bg/roblox_ctrl/roblox_rom_inst/board_clk
    SLICE_X28Y101        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[3]/C

Slack:                    inf
  Source:                 I_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpsr/min_max_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.209%)  route 0.234ns (58.791%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE                         0.000     0.000 r  I_reg[0]/C
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  I_reg[0]/Q
                         net (fo=16, routed)          0.234     0.398    fpsr/min_max_reg[7]_0[0]
    SLICE_X8Y95          FDRE                                         r  fpsr/min_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.846     2.011    fpsr/board_clk
    SLICE_X8Y95          FDRE                                         r  fpsr/min_max_reg[0]/C

Slack:                    inf
  Source:                 I_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpsr/min_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.918%)  route 0.179ns (44.082%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[2]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  I_reg[2]/Q
                         net (fo=20, routed)          0.179     0.307    fpsr/min_max_reg[7]_0[2]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.099     0.406 r  fpsr/min_max[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    fpsr/min_max[6]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  fpsr/min_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.846     2.011    fpsr/board_clk
    SLICE_X9Y95          FDRE                                         r  fpsr/min_max_reg[6]/C

Slack:                    inf
  Source:                 I_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpsr/min_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.781%)  route 0.180ns (44.219%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE                         0.000     0.000 r  I_reg[2]/C
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  I_reg[2]/Q
                         net (fo=20, routed)          0.180     0.308    fpsr/min_max_reg[7]_0[2]
    SLICE_X9Y95          LUT2 (Prop_lut2_I0_O)        0.099     0.407 r  fpsr/min_max[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    fpsr/min_max[2]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  fpsr/min_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.846     2.011    fpsr/board_clk
    SLICE_X9Y95          FDRE                                         r  fpsr/min_max_reg[2]/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.708%)  route 0.240ns (56.292%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[2]/Q
                         net (fo=90, routed)          0.240     0.381    vg/bg/dc/Q[2]
    SLICE_X37Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.426 r  vg/bg/dc/col_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.426    vg/bg/roblox_ctrl/roblox_rom_inst/D[1]
    SLICE_X37Y101        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.836     2.001    vg/bg/roblox_ctrl/roblox_rom_inst/board_clk
    SLICE_X37Y101        FDRE                                         r  vg/bg/roblox_ctrl/roblox_rom_inst/col_reg_reg[2]/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.897%)  route 0.248ns (57.103%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[2]/Q
                         net (fo=90, routed)          0.192     0.333    vg/bg/dc/Q[2]
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.045     0.378 r  vg/bg/dc/col_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.055     0.434    vg/bg/chillguy_ctrl/chillguy_rom_inst/col[0]
    SLICE_X29Y101        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.837     2.002    vg/bg/chillguy_ctrl/chillguy_rom_inst/board_clk
    SLICE_X29Y101        FDRE                                         r  vg/bg/chillguy_ctrl/chillguy_rom_inst/col_reg_reg[3]/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/kanye_ctrl/kanye_rom_inst/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.739%)  route 0.249ns (57.261%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[2]/Q
                         net (fo=90, routed)          0.193     0.334    vg/bg/dc/Q[2]
    SLICE_X28Y101        LUT4 (Prop_lut4_I2_O)        0.045     0.379 r  vg/bg/dc/col_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.056     0.435    vg/bg/kanye_ctrl/kanye_rom_inst/D[0]
    SLICE_X29Y101        FDRE                                         r  vg/bg/kanye_ctrl/kanye_rom_inst/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.837     2.002    vg/bg/kanye_ctrl/kanye_rom_inst/board_clk
    SLICE_X29Y101        FDRE                                         r  vg/bg/kanye_ctrl/kanye_rom_inst/col_reg_reg[3]/C

Slack:                    inf
  Source:                 vg/bg/dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.777%)  route 0.303ns (68.223%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  vg/bg/dc/hCount_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vg/bg/dc/hCount_reg[2]/Q
                         net (fo=90, routed)          0.303     0.444    vg/bg/italian_ctrl/italian_rom_inst/D[0]
    SLICE_X40Y96         FDRE                                         r  vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=432, routed)         0.840     2.005    vg/bg/italian_ctrl/italian_rom_inst/board_clk
    SLICE_X40Y96         FDRE                                         r  vg/bg/italian_ctrl/italian_rom_inst/col_reg_reg[2]/C





