// Seed: 1594756296
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_2;
  initial id_0 = 1;
  logic id_3;
endmodule
