// Seed: 24871018
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output supply1 id_13,
    input wor id_14,
    output wire id_15,
    input uwire id_16
    , id_19,
    input supply0 id_17
);
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    output tri0  id_3,
    output uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    output uwire id_7,
    output wire  id_8,
    input  tri0  id_9,
    input  uwire id_10,
    input  tri0  id_11,
    output tri   id_12,
    input  wire  id_13,
    output tri   id_14,
    output tri0  id_15,
    output wand  id_16,
    input  tri0  id_17
);
  logic id_19;
  ;
  logic id_20;
  wire  id_21;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_17,
      id_13,
      id_7,
      id_9,
      id_9,
      id_3,
      id_14,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_4,
      id_10,
      id_7,
      id_11,
      id_1
  );
endmodule
