$date
	Thu Dec 16 01:29:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module logica_controle_tb $end
$var wire 1 ! S_tb $end
$var wire 1 " R_tb $end
$var reg 1 # door_closed_tb $end
$var reg 1 $ startn_tb $end
$var reg 1 % stopn_tb $end
$var reg 1 & timer_done_tb $end
$scope module UUT $end
$var wire 1 ' clearn $end
$var wire 1 # door_closed $end
$var wire 1 $ startn $end
$var wire 1 % stopn $end
$var wire 1 & timer_done $end
$var reg 1 " R $end
$var reg 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z'
x&
x%
x$
x#
x"
x!
$end
#10000
1#
1$
#20000
0"
1!
0$
#30000
1$
#35000
0$
#40000
1"
0!
0#
#45000
0"
1!
1#
#55000
1"
0!
0%
#60000
