<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>esmreg.h source code [netbsd/sys/dev/pci/esmreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/esmreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='esmreg.h.html'>esmreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: esmreg.h,v 1.6 2005/12/11 12:22:49 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000, 2001 Rene Hexel &lt;rh@NetBSD.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1999-2000 Taku YAMAMOTO &lt;taku@cent.saitama-u.ac.jp&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="20">20</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="22">22</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="23">23</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="24">24</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="25">25</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="26">26</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="27">27</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="28">28</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="29">29</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> * Taku Id: maestro_reg.h,v 1.10 2000/08/29 17:27:29 taku Exp</i></td></tr>
<tr><th id="32">32</th><td><i> * FreeBSD: /c/ncvs/src/sys/dev/sound/pci/maestro_reg.h,v 1.1 2000/09/06 20:10:54 cg Exp</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifndef</span>	<span class="macro" data-ref="_M/ESM_REG_H_INCLUDED">ESM_REG_H_INCLUDED</span></u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/ESM_REG_H_INCLUDED" data-ref="_M/ESM_REG_H_INCLUDED">ESM_REG_H_INCLUDED</dfn></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* -----------------------------</i></td></tr>
<tr><th id="39">39</th><td><i> * PCI config registers</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* Legacy emulation */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CONF_LEGACY" data-ref="_M/CONF_LEGACY">CONF_LEGACY</dfn>	0x40</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/LEGACY_DISABLED" data-ref="_M/LEGACY_DISABLED">LEGACY_DISABLED</dfn>	0x8000</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Chip configurations */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CONF_MAESTRO" data-ref="_M/CONF_MAESTRO">CONF_MAESTRO</dfn>	0x50</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MAESTRO_CHIBUS" data-ref="_M/MAESTRO_CHIBUS">MAESTRO_CHIBUS</dfn>		0x00100000</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MAESTRO_POSTEDWRITE" data-ref="_M/MAESTRO_POSTEDWRITE">MAESTRO_POSTEDWRITE</dfn>	0x00000080</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MAESTRO_DMA_PCITIMING" data-ref="_M/MAESTRO_DMA_PCITIMING">MAESTRO_DMA_PCITIMING</dfn>	0x00000040</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MAESTRO_SWAP_LR" data-ref="_M/MAESTRO_SWAP_LR">MAESTRO_SWAP_LR</dfn>		0x00000010</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* ACPI configurations */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CONF_ACPI_STOPCLOCK" data-ref="_M/CONF_ACPI_STOPCLOCK">CONF_ACPI_STOPCLOCK</dfn>	0x54</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_2ndC_CLOCK" data-ref="_M/ACPI_PART_2ndC_CLOCK">ACPI_PART_2ndC_CLOCK</dfn>	15</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_CODEC_CLOCK" data-ref="_M/ACPI_PART_CODEC_CLOCK">ACPI_PART_CODEC_CLOCK</dfn>	14</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_978" data-ref="_M/ACPI_PART_978">ACPI_PART_978</dfn>		13 /* Docking station or something */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_SPDIF" data-ref="_M/ACPI_PART_SPDIF">ACPI_PART_SPDIF</dfn>		12</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_GLUE" data-ref="_M/ACPI_PART_GLUE">ACPI_PART_GLUE</dfn>		11 /* What? */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_DAA" data-ref="_M/ACPI_PART_DAA">ACPI_PART_DAA</dfn>		10</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_PCI_IF" data-ref="_M/ACPI_PART_PCI_IF">ACPI_PART_PCI_IF</dfn>	9</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_HW_VOL" data-ref="_M/ACPI_PART_HW_VOL">ACPI_PART_HW_VOL</dfn>	8</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_GPIO" data-ref="_M/ACPI_PART_GPIO">ACPI_PART_GPIO</dfn>		7</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_ASSP" data-ref="_M/ACPI_PART_ASSP">ACPI_PART_ASSP</dfn>		6</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_SB" data-ref="_M/ACPI_PART_SB">ACPI_PART_SB</dfn>		5</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_FM" data-ref="_M/ACPI_PART_FM">ACPI_PART_FM</dfn>		4</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_RINGBUS" data-ref="_M/ACPI_PART_RINGBUS">ACPI_PART_RINGBUS</dfn>	3</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_MIDI" data-ref="_M/ACPI_PART_MIDI">ACPI_PART_MIDI</dfn>		2</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_GAME_PORT" data-ref="_M/ACPI_PART_GAME_PORT">ACPI_PART_GAME_PORT</dfn>	1</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ACPI_PART_WP" data-ref="_M/ACPI_PART_WP">ACPI_PART_WP</dfn>		0</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* -----------------------------</i></td></tr>
<tr><th id="74">74</th><td><i> * I/O ports</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* Direct Sound Processor (aka WP) */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PORT_DSP_DATA" data-ref="_M/PORT_DSP_DATA">PORT_DSP_DATA</dfn>	0x00	/* WORD RW */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PORT_DSP_INDEX" data-ref="_M/PORT_DSP_INDEX">PORT_DSP_INDEX</dfn>	0x02	/* WORD RW */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PORT_INT_STAT" data-ref="_M/PORT_INT_STAT">PORT_INT_STAT</dfn>	0x04	/* WORD RW */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PORT_SAMPLE_CNT" data-ref="_M/PORT_SAMPLE_CNT">PORT_SAMPLE_CNT</dfn>	0x06	/* WORD RO */</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/* WaveCache */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PORT_WAVCACHE_INDEX" data-ref="_M/PORT_WAVCACHE_INDEX">PORT_WAVCACHE_INDEX</dfn>	0x10	/* WORD RW */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PORT_WAVCACHE_DATA" data-ref="_M/PORT_WAVCACHE_DATA">PORT_WAVCACHE_DATA</dfn>	0x12	/* WORD RW */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_PCMBAR" data-ref="_M/WAVCACHE_PCMBAR">WAVCACHE_PCMBAR</dfn>		0x1fc</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTBAR" data-ref="_M/WAVCACHE_WTBAR">WAVCACHE_WTBAR</dfn>		0x1f0</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_BASEADDR_SHIFT" data-ref="_M/WAVCACHE_BASEADDR_SHIFT">WAVCACHE_BASEADDR_SHIFT</dfn>	12</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_CHCTL_ADDRTAG_MASK" data-ref="_M/WAVCACHE_CHCTL_ADDRTAG_MASK">WAVCACHE_CHCTL_ADDRTAG_MASK</dfn>	0xfff8</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_CHCTL_U8" data-ref="_M/WAVCACHE_CHCTL_U8">WAVCACHE_CHCTL_U8</dfn>		0x0004</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_CHCTL_STEREO" data-ref="_M/WAVCACHE_CHCTL_STEREO">WAVCACHE_CHCTL_STEREO</dfn>		0x0002</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_CHCTL_DECREMENTAL" data-ref="_M/WAVCACHE_CHCTL_DECREMENTAL">WAVCACHE_CHCTL_DECREMENTAL</dfn>	0x0001</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PORT_WAVCACHE_CTRL" data-ref="_M/PORT_WAVCACHE_CTRL">PORT_WAVCACHE_CTRL</dfn>	0x14	/* WORD RW */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_EXTRA_CH_ENABLED" data-ref="_M/WAVCACHE_EXTRA_CH_ENABLED">WAVCACHE_EXTRA_CH_ENABLED</dfn>	0x0200</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_ENABLED" data-ref="_M/WAVCACHE_ENABLED">WAVCACHE_ENABLED</dfn>		0x0100</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_CH_60_ENABLED" data-ref="_M/WAVCACHE_CH_60_ENABLED">WAVCACHE_CH_60_ENABLED</dfn>		0x0080</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTSIZE_MASK" data-ref="_M/WAVCACHE_WTSIZE_MASK">WAVCACHE_WTSIZE_MASK</dfn>	0x0060</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTSIZE_1MB" data-ref="_M/WAVCACHE_WTSIZE_1MB">WAVCACHE_WTSIZE_1MB</dfn>	0x0000</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTSIZE_2MB" data-ref="_M/WAVCACHE_WTSIZE_2MB">WAVCACHE_WTSIZE_2MB</dfn>	0x0020</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTSIZE_4MB" data-ref="_M/WAVCACHE_WTSIZE_4MB">WAVCACHE_WTSIZE_4MB</dfn>	0x0040</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_WTSIZE_8MB" data-ref="_M/WAVCACHE_WTSIZE_8MB">WAVCACHE_WTSIZE_8MB</dfn>	0x0060</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_SGC_MASK" data-ref="_M/WAVCACHE_SGC_MASK">WAVCACHE_SGC_MASK</dfn>		0x000c</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_SGC_DISABLED" data-ref="_M/WAVCACHE_SGC_DISABLED">WAVCACHE_SGC_DISABLED</dfn>		0x0000</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_SGC_40_47" data-ref="_M/WAVCACHE_SGC_40_47">WAVCACHE_SGC_40_47</dfn>		0x0004</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_SGC_32_47" data-ref="_M/WAVCACHE_SGC_32_47">WAVCACHE_SGC_32_47</dfn>		0x0008</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/WAVCACHE_TESTMODE" data-ref="_M/WAVCACHE_TESTMODE">WAVCACHE_TESTMODE</dfn>		0x0001</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* Host Interruption */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PORT_HOSTINT_CTRL" data-ref="_M/PORT_HOSTINT_CTRL">PORT_HOSTINT_CTRL</dfn>	0x18	/* WORD RW */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_SOFT_RESET" data-ref="_M/HOSTINT_CTRL_SOFT_RESET">HOSTINT_CTRL_SOFT_RESET</dfn>		0x8000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_DSOUND_RESET" data-ref="_M/HOSTINT_CTRL_DSOUND_RESET">HOSTINT_CTRL_DSOUND_RESET</dfn>	0x4000</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_HW_VOL_TO_PME" data-ref="_M/HOSTINT_CTRL_HW_VOL_TO_PME">HOSTINT_CTRL_HW_VOL_TO_PME</dfn>	0x0400</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_CLKRUN_ENABLED" data-ref="_M/HOSTINT_CTRL_CLKRUN_ENABLED">HOSTINT_CTRL_CLKRUN_ENABLED</dfn>	0x0100</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_HWVOL_ENABLED" data-ref="_M/HOSTINT_CTRL_HWVOL_ENABLED">HOSTINT_CTRL_HWVOL_ENABLED</dfn>	0x0040</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_ASSP_INT_ENABLED" data-ref="_M/HOSTINT_CTRL_ASSP_INT_ENABLED">HOSTINT_CTRL_ASSP_INT_ENABLED</dfn>	0x0010</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_ISDN_INT_ENABLED" data-ref="_M/HOSTINT_CTRL_ISDN_INT_ENABLED">HOSTINT_CTRL_ISDN_INT_ENABLED</dfn>	0x0008</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_DSOUND_INT_ENABLED" data-ref="_M/HOSTINT_CTRL_DSOUND_INT_ENABLED">HOSTINT_CTRL_DSOUND_INT_ENABLED</dfn>	0x0004</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_MPU401_INT_ENABLED" data-ref="_M/HOSTINT_CTRL_MPU401_INT_ENABLED">HOSTINT_CTRL_MPU401_INT_ENABLED</dfn>	0x0002</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_CTRL_SB_INT_ENABLED" data-ref="_M/HOSTINT_CTRL_SB_INT_ENABLED">HOSTINT_CTRL_SB_INT_ENABLED</dfn>	0x0001</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PORT_HOSTINT_STAT" data-ref="_M/PORT_HOSTINT_STAT">PORT_HOSTINT_STAT</dfn>	0x1a	/* BYTE RW */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_HWVOL" data-ref="_M/HOSTINT_STAT_HWVOL">HOSTINT_STAT_HWVOL</dfn>	0x40</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_ASSP" data-ref="_M/HOSTINT_STAT_ASSP">HOSTINT_STAT_ASSP</dfn>	0x10</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_ISDN" data-ref="_M/HOSTINT_STAT_ISDN">HOSTINT_STAT_ISDN</dfn>	0x08</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_DSOUND" data-ref="_M/HOSTINT_STAT_DSOUND">HOSTINT_STAT_DSOUND</dfn>	0x04</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_MPU401" data-ref="_M/HOSTINT_STAT_MPU401">HOSTINT_STAT_MPU401</dfn>	0x02</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/HOSTINT_STAT_SB" data-ref="_M/HOSTINT_STAT_SB">HOSTINT_STAT_SB</dfn>		0x01</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* Hardware volume */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PORT_HWVOL_VOICE_SHADOW" data-ref="_M/PORT_HWVOL_VOICE_SHADOW">PORT_HWVOL_VOICE_SHADOW</dfn>	0x1c	/* BYTE RW */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PORT_HWVOL_VOICE" data-ref="_M/PORT_HWVOL_VOICE">PORT_HWVOL_VOICE</dfn>	0x1d	/* BYTE RW */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/PORT_HWVOL_MASTER_SHADOW" data-ref="_M/PORT_HWVOL_MASTER_SHADOW">PORT_HWVOL_MASTER_SHADOW</dfn> 0x1e	/* BYTE RW */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/PORT_HWVOL_MASTER" data-ref="_M/PORT_HWVOL_MASTER">PORT_HWVOL_MASTER</dfn>	0x1f	/* BYTE RW */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* CODEC */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/PORT_CODEC_CMD" data-ref="_M/PORT_CODEC_CMD">PORT_CODEC_CMD</dfn>	0x30	/* BYTE W */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/CODEC_CMD_READ" data-ref="_M/CODEC_CMD_READ">CODEC_CMD_READ</dfn>	0x80</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/CODEC_CMD_WRITE" data-ref="_M/CODEC_CMD_WRITE">CODEC_CMD_WRITE</dfn>	0x00</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/CODEC_CMD_ADDR_MASK" data-ref="_M/CODEC_CMD_ADDR_MASK">CODEC_CMD_ADDR_MASK</dfn>	0x7f</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PORT_CODEC_STAT" data-ref="_M/PORT_CODEC_STAT">PORT_CODEC_STAT</dfn>	0x30	/* BYTE R */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CODEC_STAT_MASK" data-ref="_M/CODEC_STAT_MASK">CODEC_STAT_MASK</dfn>	0x01</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CODEC_STAT_RW_DONE" data-ref="_M/CODEC_STAT_RW_DONE">CODEC_STAT_RW_DONE</dfn>	0x00</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CODEC_STAT_PROGLESS" data-ref="_M/CODEC_STAT_PROGLESS">CODEC_STAT_PROGLESS</dfn>	0x01</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/PORT_CODEC_REG" data-ref="_M/PORT_CODEC_REG">PORT_CODEC_REG</dfn>	0x32	/* WORD RW */</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Ring bus control */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PORT_RINGBUS_CTRL" data-ref="_M/PORT_RINGBUS_CTRL">PORT_RINGBUS_CTRL</dfn>	0x34	/* DWORD RW */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_I2S_ENABLED" data-ref="_M/RINGBUS_CTRL_I2S_ENABLED">RINGBUS_CTRL_I2S_ENABLED</dfn>	0x80000000</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_RINGBUS_ENABLED" data-ref="_M/RINGBUS_CTRL_RINGBUS_ENABLED">RINGBUS_CTRL_RINGBUS_ENABLED</dfn>	0x20000000</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_ACLINK_ENABLED" data-ref="_M/RINGBUS_CTRL_ACLINK_ENABLED">RINGBUS_CTRL_ACLINK_ENABLED</dfn>	0x10000000</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_AC97_SWRESET" data-ref="_M/RINGBUS_CTRL_AC97_SWRESET">RINGBUS_CTRL_AC97_SWRESET</dfn>	0x08000000</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_IODMA_PLAYBACK_ENABLED" data-ref="_M/RINGBUS_CTRL_IODMA_PLAYBACK_ENABLED">RINGBUS_CTRL_IODMA_PLAYBACK_ENABLED</dfn>	0x04000000</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_CTRL_IODMA_RECORD_ENABLED" data-ref="_M/RINGBUS_CTRL_IODMA_RECORD_ENABLED">RINGBUS_CTRL_IODMA_RECORD_ENABLED</dfn>	0x02000000</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_MIC" data-ref="_M/RINGBUS_SRC_MIC">RINGBUS_SRC_MIC</dfn>		20</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_I2S" data-ref="_M/RINGBUS_SRC_I2S">RINGBUS_SRC_I2S</dfn>		16</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_ADC" data-ref="_M/RINGBUS_SRC_ADC">RINGBUS_SRC_ADC</dfn>		12</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_MODEM" data-ref="_M/RINGBUS_SRC_MODEM">RINGBUS_SRC_MODEM</dfn>	8</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_DSOUND" data-ref="_M/RINGBUS_SRC_DSOUND">RINGBUS_SRC_DSOUND</dfn>	4</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_SRC_ASSP" data-ref="_M/RINGBUS_SRC_ASSP">RINGBUS_SRC_ASSP</dfn>	0</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_MONORAL" data-ref="_M/RINGBUS_DEST_MONORAL">RINGBUS_DEST_MONORAL</dfn>	000</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_STEREO" data-ref="_M/RINGBUS_DEST_STEREO">RINGBUS_DEST_STEREO</dfn>	010</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_NONE" data-ref="_M/RINGBUS_DEST_NONE">RINGBUS_DEST_NONE</dfn>	0</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_DAC" data-ref="_M/RINGBUS_DEST_DAC">RINGBUS_DEST_DAC</dfn>	1</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_MODEM_IN" data-ref="_M/RINGBUS_DEST_MODEM_IN">RINGBUS_DEST_MODEM_IN</dfn>	2</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_RESERVED3" data-ref="_M/RINGBUS_DEST_RESERVED3">RINGBUS_DEST_RESERVED3</dfn>	3</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_DSOUND_IN" data-ref="_M/RINGBUS_DEST_DSOUND_IN">RINGBUS_DEST_DSOUND_IN</dfn>	4</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RINGBUS_DEST_ASSP_IN" data-ref="_M/RINGBUS_DEST_ASSP_IN">RINGBUS_DEST_ASSP_IN</dfn>	5</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/* General Purpose I/O */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/PORT_GPIO_DATA" data-ref="_M/PORT_GPIO_DATA">PORT_GPIO_DATA</dfn>	0x60	/* WORD RW */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PORT_GPIO_MASK" data-ref="_M/PORT_GPIO_MASK">PORT_GPIO_MASK</dfn>	0x64	/* WORD RW */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/PORT_GPIO_DIR" data-ref="_M/PORT_GPIO_DIR">PORT_GPIO_DIR</dfn>	0x68	/* WORD RW */</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* Application Specific Signal Processor */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_MEM_INDEX" data-ref="_M/PORT_ASSP_MEM_INDEX">PORT_ASSP_MEM_INDEX</dfn>	0x80	/* DWORD RW */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_MEM_DATA" data-ref="_M/PORT_ASSP_MEM_DATA">PORT_ASSP_MEM_DATA</dfn>	0x84	/* WORD RW */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_CTRL_A" data-ref="_M/PORT_ASSP_CTRL_A">PORT_ASSP_CTRL_A</dfn>	0xa2	/* BYTE RW */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_CTRL_B" data-ref="_M/PORT_ASSP_CTRL_B">PORT_ASSP_CTRL_B</dfn>	0xa4	/* BYTE RW */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_CTRL_C" data-ref="_M/PORT_ASSP_CTRL_C">PORT_ASSP_CTRL_C</dfn>	0xa6	/* BYTE RW */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_HOST_WR_INDEX" data-ref="_M/PORT_ASSP_HOST_WR_INDEX">PORT_ASSP_HOST_WR_INDEX</dfn>	0xa8	/* BYTE W */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_HOST_WR_DATA" data-ref="_M/PORT_ASSP_HOST_WR_DATA">PORT_ASSP_HOST_WR_DATA</dfn>	0xaa	/* BYTE RW */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PORT_ASSP_INT_STAT" data-ref="_M/PORT_ASSP_INT_STAT">PORT_ASSP_INT_STAT</dfn>	0xac	/* BYTE RW */</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* -----------------------------</i></td></tr>
<tr><th id="192">192</th><td><i> * Wave Processor Indexed Data Registers.</i></td></tr>
<tr><th id="193">193</th><td><i> */</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/WPREG_DATA_PORT" data-ref="_M/WPREG_DATA_PORT">WPREG_DATA_PORT</dfn>		0</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/WPREG_CRAM_PTR" data-ref="_M/WPREG_CRAM_PTR">WPREG_CRAM_PTR</dfn>		1</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/WPREG_CRAM_DATA" data-ref="_M/WPREG_CRAM_DATA">WPREG_CRAM_DATA</dfn>		2</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/WPREG_WAVE_DATA" data-ref="_M/WPREG_WAVE_DATA">WPREG_WAVE_DATA</dfn>		3</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/WPREG_WAVE_PTR_LOW" data-ref="_M/WPREG_WAVE_PTR_LOW">WPREG_WAVE_PTR_LOW</dfn>	4</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/WPREG_WAVE_PTR_HIGH" data-ref="_M/WPREG_WAVE_PTR_HIGH">WPREG_WAVE_PTR_HIGH</dfn>	5</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/WPREG_TIMER_FREQ" data-ref="_M/WPREG_TIMER_FREQ">WPREG_TIMER_FREQ</dfn>	6</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/WP_TIMER_FREQ_PRESCALE_MASK" data-ref="_M/WP_TIMER_FREQ_PRESCALE_MASK">WP_TIMER_FREQ_PRESCALE_MASK</dfn>	0x00e0	/* actual - 9 */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/WP_TIMER_FREQ_PRESCALE_SHIFT" data-ref="_M/WP_TIMER_FREQ_PRESCALE_SHIFT">WP_TIMER_FREQ_PRESCALE_SHIFT</dfn>	5</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/WP_TIMER_FREQ_DIVIDE_MASK" data-ref="_M/WP_TIMER_FREQ_DIVIDE_MASK">WP_TIMER_FREQ_DIVIDE_MASK</dfn>	0x001f</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/WP_TIMER_FREQ_DIVIDE_SHIFT" data-ref="_M/WP_TIMER_FREQ_DIVIDE_SHIFT">WP_TIMER_FREQ_DIVIDE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/WPREG_WAVE_ROMRAM" data-ref="_M/WPREG_WAVE_ROMRAM">WPREG_WAVE_ROMRAM</dfn>	7</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/WP_WAVE_VIRTUAL_ENABLED" data-ref="_M/WP_WAVE_VIRTUAL_ENABLED">WP_WAVE_VIRTUAL_ENABLED</dfn>	0x0400</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/WP_WAVE_8BITRAM_ENABLED" data-ref="_M/WP_WAVE_8BITRAM_ENABLED">WP_WAVE_8BITRAM_ENABLED</dfn>	0x0200</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/WP_WAVE_DRAM_ENABLED" data-ref="_M/WP_WAVE_DRAM_ENABLED">WP_WAVE_DRAM_ENABLED</dfn>	0x0100</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/WP_WAVE_RAMSPLIT_MASK" data-ref="_M/WP_WAVE_RAMSPLIT_MASK">WP_WAVE_RAMSPLIT_MASK</dfn>	0x00ff</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/WP_WAVE_RAMSPLIT_SHIFT" data-ref="_M/WP_WAVE_RAMSPLIT_SHIFT">WP_WAVE_RAMSPLIT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/WPREG_BASE" data-ref="_M/WPREG_BASE">WPREG_BASE</dfn>		12</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/WP_PARAOUT_BASE_MASK" data-ref="_M/WP_PARAOUT_BASE_MASK">WP_PARAOUT_BASE_MASK</dfn>	0xf000</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/WP_PARAOUT_BASE_SHIFT" data-ref="_M/WP_PARAOUT_BASE_SHIFT">WP_PARAOUT_BASE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/WP_PARAIN_BASE_MASK" data-ref="_M/WP_PARAIN_BASE_MASK">WP_PARAIN_BASE_MASK</dfn>	0x0f00</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/WP_PARAIN_BASE_SHIFT" data-ref="_M/WP_PARAIN_BASE_SHIFT">WP_PARAIN_BASE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/WP_SERIAL0_BASE_MASK" data-ref="_M/WP_SERIAL0_BASE_MASK">WP_SERIAL0_BASE_MASK</dfn>	0x00f0</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/WP_SERIAL0_BASE_SHIFT" data-ref="_M/WP_SERIAL0_BASE_SHIFT">WP_SERIAL0_BASE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/WP_SERIAL1_BASE_MASK" data-ref="_M/WP_SERIAL1_BASE_MASK">WP_SERIAL1_BASE_MASK</dfn>	0x000f</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/WP_SERIAL1_BASE_SHIFT" data-ref="_M/WP_SERIAL1_BASE_SHIFT">WP_SERIAL1_BASE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/WPREG_TIMER_ENABLE" data-ref="_M/WPREG_TIMER_ENABLE">WPREG_TIMER_ENABLE</dfn>	17</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/WPREG_TIMER_START" data-ref="_M/WPREG_TIMER_START">WPREG_TIMER_START</dfn>	23</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* -----------------------------</i></td></tr>
<tr><th id="230">230</th><td><i> * Audio Processing Unit.</i></td></tr>
<tr><th id="231">231</th><td><i> */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/APUREG_APUTYPE" data-ref="_M/APUREG_APUTYPE">APUREG_APUTYPE</dfn>	0</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/APU_DMA_ENABLED" data-ref="_M/APU_DMA_ENABLED">APU_DMA_ENABLED</dfn>	0x4000</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/APU_INT_ON_LOOP" data-ref="_M/APU_INT_ON_LOOP">APU_INT_ON_LOOP</dfn>	0x2000</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/APU_ENDCURVE" data-ref="_M/APU_ENDCURVE">APU_ENDCURVE</dfn>	0x1000</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/APU_APUTYPE_MASK" data-ref="_M/APU_APUTYPE_MASK">APU_APUTYPE_MASK</dfn>	0x00f0</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/APU_FILTERTYPE_MASK" data-ref="_M/APU_FILTERTYPE_MASK">APU_FILTERTYPE_MASK</dfn>	0x000c</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/APU_FILTERQ_MASK" data-ref="_M/APU_FILTERQ_MASK">APU_FILTERQ_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* APU types */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/APU_APUTYPE_SHIFT" data-ref="_M/APU_APUTYPE_SHIFT">APU_APUTYPE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_INACTIVE" data-ref="_M/APUTYPE_INACTIVE">APUTYPE_INACTIVE</dfn>	0</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_16BITLINEAR" data-ref="_M/APUTYPE_16BITLINEAR">APUTYPE_16BITLINEAR</dfn>	1</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_16BITSTEREO" data-ref="_M/APUTYPE_16BITSTEREO">APUTYPE_16BITSTEREO</dfn>	2</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_8BITLINEAR" data-ref="_M/APUTYPE_8BITLINEAR">APUTYPE_8BITLINEAR</dfn>	3</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_8BITSTEREO" data-ref="_M/APUTYPE_8BITSTEREO">APUTYPE_8BITSTEREO</dfn>	4</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_8BITDIFF" data-ref="_M/APUTYPE_8BITDIFF">APUTYPE_8BITDIFF</dfn>	5</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_DIGITALDELAY" data-ref="_M/APUTYPE_DIGITALDELAY">APUTYPE_DIGITALDELAY</dfn>	6</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_DUALTAP_READER" data-ref="_M/APUTYPE_DUALTAP_READER">APUTYPE_DUALTAP_READER</dfn>	7</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_CORRELATOR" data-ref="_M/APUTYPE_CORRELATOR">APUTYPE_CORRELATOR</dfn>	8</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_INPUTMIXER" data-ref="_M/APUTYPE_INPUTMIXER">APUTYPE_INPUTMIXER</dfn>	9</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_WAVETABLE" data-ref="_M/APUTYPE_WAVETABLE">APUTYPE_WAVETABLE</dfn>	10</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_RATECONV" data-ref="_M/APUTYPE_RATECONV">APUTYPE_RATECONV</dfn>	11</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/APUTYPE_16BITPINGPONG" data-ref="_M/APUTYPE_16BITPINGPONG">APUTYPE_16BITPINGPONG</dfn>	12</u></td></tr>
<tr><th id="256">256</th><td><i>/* APU type 13 through 15 are reserved. */</i></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* Filter types */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/APU_FILTERTYPE_SHIFT" data-ref="_M/APU_FILTERTYPE_SHIFT">APU_FILTERTYPE_SHIFT</dfn>	2</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_2POLE_LOPASS" data-ref="_M/FILTERTYPE_2POLE_LOPASS">FILTERTYPE_2POLE_LOPASS</dfn>		0</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_2POLE_BANDPASS" data-ref="_M/FILTERTYPE_2POLE_BANDPASS">FILTERTYPE_2POLE_BANDPASS</dfn>	1</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_2POLE_HIPASS" data-ref="_M/FILTERTYPE_2POLE_HIPASS">FILTERTYPE_2POLE_HIPASS</dfn>		2</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_1POLE_LOPASS" data-ref="_M/FILTERTYPE_1POLE_LOPASS">FILTERTYPE_1POLE_LOPASS</dfn>		3</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_1POLE_HIPASS" data-ref="_M/FILTERTYPE_1POLE_HIPASS">FILTERTYPE_1POLE_HIPASS</dfn>		4</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/FILTERTYPE_PASSTHROUGH" data-ref="_M/FILTERTYPE_PASSTHROUGH">FILTERTYPE_PASSTHROUGH</dfn>		5</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/* Filter Q */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/APU_FILTERQ_SHIFT" data-ref="_M/APU_FILTERQ_SHIFT">APU_FILTERQ_SHIFT</dfn>	0</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/FILTERQ_LESSQ" data-ref="_M/FILTERQ_LESSQ">FILTERQ_LESSQ</dfn>	0</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/FILTERQ_MOREQ" data-ref="_M/FILTERQ_MOREQ">FILTERQ_MOREQ</dfn>	3</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* APU register 2 */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/APUREG_FREQ_LOBYTE" data-ref="_M/APUREG_FREQ_LOBYTE">APUREG_FREQ_LOBYTE</dfn>	2</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/APU_FREQ_LOBYTE_MASK" data-ref="_M/APU_FREQ_LOBYTE_MASK">APU_FREQ_LOBYTE_MASK</dfn>	0xff00</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/APU_plus6dB" data-ref="_M/APU_plus6dB">APU_plus6dB</dfn>		0x0010</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* APU register 3 */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/APUREG_FREQ_HIWORD" data-ref="_M/APUREG_FREQ_HIWORD">APUREG_FREQ_HIWORD</dfn>	3</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/APU_FREQ_HIWORD_MASK" data-ref="_M/APU_FREQ_HIWORD_MASK">APU_FREQ_HIWORD_MASK</dfn>	0x0fff</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>/* Frequency */</i></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/APU_FREQ_LOBYTE_SHIFT" data-ref="_M/APU_FREQ_LOBYTE_SHIFT">APU_FREQ_LOBYTE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/APU_FREQ_HIWORD_SHIFT" data-ref="_M/APU_FREQ_HIWORD_SHIFT">APU_FREQ_HIWORD_SHIFT</dfn>	0</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/FREQ_Hz2DIV" data-ref="_M/FREQ_Hz2DIV">FREQ_Hz2DIV</dfn>(freq)	(((u_int64_t)(freq) &lt;&lt; 16) / 48000)</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* APU register 4 */</i></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/APUREG_WAVESPACE" data-ref="_M/APUREG_WAVESPACE">APUREG_WAVESPACE</dfn>	4</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/APU_STEREO" data-ref="_M/APU_STEREO">APU_STEREO</dfn>		0x8000</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/APU_USE_SYSMEM" data-ref="_M/APU_USE_SYSMEM">APU_USE_SYSMEM</dfn>		0x4000</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/APU_PCMBAR_MASK" data-ref="_M/APU_PCMBAR_MASK">APU_PCMBAR_MASK</dfn>		0x6000</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/APU_64KPAGE_MASK" data-ref="_M/APU_64KPAGE_MASK">APU_64KPAGE_MASK</dfn>	0xff00</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i>/* PCM Base Address Register selection */</i></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/APU_PCMBAR_SHIFT" data-ref="_M/APU_PCMBAR_SHIFT">APU_PCMBAR_SHIFT</dfn>	13</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>/* 64KW (==128KB) Page */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/APU_64KPAGE_SHIFT" data-ref="_M/APU_64KPAGE_SHIFT">APU_64KPAGE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>/* APU register 5 - 7 */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/APUREG_CURPTR" data-ref="_M/APUREG_CURPTR">APUREG_CURPTR</dfn>	5</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/APUREG_ENDPTR" data-ref="_M/APUREG_ENDPTR">APUREG_ENDPTR</dfn>	6</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/APUREG_LOOPLEN" data-ref="_M/APUREG_LOOPLEN">APUREG_LOOPLEN</dfn>	7</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i>/* APU register 8 */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/APUREG_EFFECTS_ENV" data-ref="_M/APUREG_EFFECTS_ENV">APUREG_EFFECTS_ENV</dfn>	8</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/* APU register 9 */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/APUREG_AMPLITUDE" data-ref="_M/APUREG_AMPLITUDE">APUREG_AMPLITUDE</dfn>	9</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/APU_AMPLITUDE_NOW_MASK" data-ref="_M/APU_AMPLITUDE_NOW_MASK">APU_AMPLITUDE_NOW_MASK</dfn>	0xff00</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/APU_AMPLITUDE_DEST_MASK" data-ref="_M/APU_AMPLITUDE_DEST_MASK">APU_AMPLITUDE_DEST_MASK</dfn>	0x00ff</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Amplitude now? */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/APU_AMPLITUDE_NOW_SHIFT" data-ref="_M/APU_AMPLITUDE_NOW_SHIFT">APU_AMPLITUDE_NOW_SHIFT</dfn>	8</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i>/* APU register 10 */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/APUREG_POSITION" data-ref="_M/APUREG_POSITION">APUREG_POSITION</dfn>	10</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/APU_RADIUS_MASK" data-ref="_M/APU_RADIUS_MASK">APU_RADIUS_MASK</dfn>	0x00c0</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/APU_PAN_MASK" data-ref="_M/APU_PAN_MASK">APU_PAN_MASK</dfn>	0x003f</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* Radius control. */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/APU_RADIUS_SHIFT" data-ref="_M/APU_RADIUS_SHIFT">APU_RADIUS_SHIFT</dfn>	6</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/RADIUS_CENTERCIRCLE" data-ref="_M/RADIUS_CENTERCIRCLE">RADIUS_CENTERCIRCLE</dfn>	0</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RADIUS_MIDDLE" data-ref="_M/RADIUS_MIDDLE">RADIUS_MIDDLE</dfn>		1</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/RADIUS_OUTSIDE" data-ref="_M/RADIUS_OUTSIDE">RADIUS_OUTSIDE</dfn>		2</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/* Polar pan. */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/APU_PAN_SHIFT" data-ref="_M/APU_PAN_SHIFT">APU_PAN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/PAN_RIGHT" data-ref="_M/PAN_RIGHT">PAN_RIGHT</dfn>	0x00</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/PAN_FRONT" data-ref="_M/PAN_FRONT">PAN_FRONT</dfn>	0x08</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/PAN_LEFT" data-ref="_M/PAN_LEFT">PAN_LEFT</dfn>	0x10</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* APU register 11 */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/APUREG_ROUTE" data-ref="_M/APUREG_ROUTE">APUREG_ROUTE</dfn>		11</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/ROUTE_PARALLEL" data-ref="_M/ROUTE_PARALLEL">ROUTE_PARALLEL</dfn>		0x14</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/* -----------------------------</i></td></tr>
<tr><th id="340">340</th><td><i> * Limits.</i></td></tr>
<tr><th id="341">341</th><td><i> */</i></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/WPWA_MAX" data-ref="_M/WPWA_MAX">WPWA_MAX</dfn>	((1 &lt;&lt; 22) - 1)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/WPWA_MAXADDR" data-ref="_M/WPWA_MAXADDR">WPWA_MAXADDR</dfn>	((1 &lt;&lt; 23) - 1)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MAESTRO_MAXADDR" data-ref="_M/MAESTRO_MAXADDR">MAESTRO_MAXADDR</dfn>	((1 &lt;&lt; 28) - 1)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/WPTIMER_MINDIV" data-ref="_M/WPTIMER_MINDIV">WPTIMER_MINDIV</dfn>	4</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/WPTIMER_MAXDIV" data-ref="_M/WPTIMER_MAXDIV">WPTIMER_MAXDIV</dfn>	(32 &lt;&lt; 8)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#<span data-ppcond="35">endif</span>	/* ESM_REG_H_INCLUDED */</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='esm.c.html'>netbsd/sys/dev/pci/esm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
