--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    2.662(R)|      SLOW  |   -1.075(R)|      FAST  |CLK_BUFGP         |   0.000|
SEND_BUTTON |    2.050(R)|      SLOW  |   -0.705(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         7.271(R)|      SLOW  |         3.787(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         7.010(R)|      SLOW  |         3.607(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         7.185(R)|      SLOW  |         3.728(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         7.274(R)|      SLOW  |         3.780(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<4>   |         7.088(R)|      SLOW  |         3.679(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.427(R)|      SLOW  |         4.538(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         8.477(R)|      SLOW  |         4.588(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.408(R)|      SLOW  |         4.513(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.371(R)|      SLOW  |         4.502(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         7.960(R)|      SLOW  |         4.211(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.705(R)|      SLOW  |         3.925(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.460(R)|      SLOW  |         3.769(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.562(R)|      SLOW  |         3.840(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.465(R)|      SLOW  |         3.759(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.349(R)|      SLOW  |         3.711(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.258(R)|      SLOW  |         3.617(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.224(R)|      SLOW  |         3.617(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.275(R)|      SLOW  |         3.645(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         8.844(R)|      SLOW  |         4.692(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.041(R)|      SLOW  |         4.859(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.137(R)|      SLOW  |         4.360(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         8.635(R)|      SLOW  |         4.605(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.509|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.262|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.514|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.394|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.133|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    7.994|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    7.821|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.086|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    8.555|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    8.308|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.581|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.461|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.194|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.055|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    7.967|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    8.192|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.186|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    7.939|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.069|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    7.949|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    7.804|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    7.665|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    7.845|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    7.669|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.795|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.548|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.636|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.516|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.418|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.279|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.094|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.106|
INPUT_DATA<4>  |OUTPUT_DATA<0> |    8.849|
INPUT_DATA<4>  |OUTPUT_DATA<1> |    8.602|
INPUT_DATA<4>  |OUTPUT_DATA<2> |    8.617|
INPUT_DATA<4>  |OUTPUT_DATA<3> |    8.497|
INPUT_DATA<4>  |OUTPUT_DATA<4> |    8.455|
INPUT_DATA<4>  |OUTPUT_DATA<5> |    8.316|
INPUT_DATA<4>  |OUTPUT_DATA<6> |    7.828|
INPUT_DATA<4>  |OUTPUT_DATA<7> |    7.848|
---------------+---------------+---------+


Analysis completed Fri May 13 15:56:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



