Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/debug\Shift_Register_Testing.X.debug.sym \
  --cmf=dist/default/debug\Shift_Register_Testing.X.debug.cmf -z -Q16F690 \
  -oC:\Users\X1\AppData\Local\Temp\xcAslog.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/debug/Shift_Register_Testing.X.debug.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=020h-06Fh -pstack=STACK \
  -ACODE=00h-07FFhx2 -ASTRCODE=00h-0FFFh -ASTRING=00h-0FFhx16 \
  -ACONST=00h-0FFhx16 -AENTRY=00h-0FFhx16 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0120h-016Fh \
  -ARAM=020h-06Fh,0A0h-0EFh,0120h-016Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-016Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh -ACONFIG=02007h-02007h -DCONFIG=2 \
  -AIDLOC=02000h-02003h -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -preset_vec=00h,intentry,init,end_init -ppowerup=CODE \
  -pcinit=CODE -pfunctab=ENTRY -k C:\Users\X1\AppData\Local\Temp\xcAslog.o \
  dist/default/debug\Shift_Register_Testing.X.debug.o 

Object code version is 3.11

Machine type is 16F690



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\X1\AppData\Local\Temp\xcAslog.o
                end_init                              0        0        2        0       0
                config                             2007     2007        1        0       4
dist/default/debug\Shift_Register_Testing.X.debug.o
                cinit                               7FD      7FD        3      FFA       0
                config                             2007     2007        1        0       4
                text6                               762      762        9      EC4       0
                text5                               774      774       16      EE8       0
                text4                               754      754        7      EA8       0
                text3                               75B      75B        7      EB6       0
                text2                               78A      78A       16      F14       0
                text1                               7A0      7A0       5D      F40       0
                maintext                            76B      76B        9      ED6       0
                cstackCOMMON                         70       70        2       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        2         0
                cinit                               7FD      7FD        3         0
                text6                               762      762        9         0
                text5                               774      774       16         0
                text4                               754      754        7         0
                text3                               75B      75B        7         0
                text2                               78A      78A       16         0
                text1                               7A0      7A0       5D         0
                maintext                            76B      76B        9         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        2         1

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000002  000002         0       0  CODE        2
                cstackCOMMON                   000070  000002  000072        70       1  COMMON      1
                text4                          000754  000007  00075B       EA8       0  CODE        2
                text3                          00075B  000007  000762       EB6       0  CODE        2
                text6                          000762  000009  00076B       EC4       0  CODE        2
                maintext                       00076B  000009  000774       ED6       0  CODE        2
                text5                          000774  000016  00078A       EE8       0  CODE        2
                text2                          00078A  000016  0007A0       F14       0  CODE        2
                text1                          0007A0  00005D  0007FD       F40       0  CODE        2
                cinit                          0007FD  000003  000800       FFA       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0020-006F             50           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-016F             50           1
        CODE             0002-0753            752           2
                         0800-0FFF            800
        COMMON           0072-007D              C           1
        CONST            0002-0753            100           2
                         0800-0FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0002-0753            100           2
                         0800-0FFF            100
        IDLOC            2000-2003              4           2
        RAM              0020-006F             50           1
                         00A0-00EF             50
                         0120-016F             50
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STACK            0020-006F             50           1
        STRCODE          0002-0753            752           2
                         0800-0FFF            800
        STRING           0002-0753            100           2
                         0800-0FFF            100

                                  Symbol Table

_OSCCON                      (abs)        008F
_PORTCbits                   (abs)        0007
_TRISB                       (abs)        0086
_TRISC                       (abs)        0087
__Habs1                      abs1         0000
__Hbank0                     bank0        0000
__Hbank1                     bank1        0000
__Hbank2                     bank2        0000
__Hbank3                     bank3        0000
__Hcinit                     cinit        0800
__Hclrtext                   clrtext      0000
__Hcode                      code         0000
__Hcommon                    common       0000
__Hconfig                    config       2008
__HcstackCOMMON              cstackCOMMON 0000
__Heeprom_data               eeprom_data  0000
__Hend_init                  end_init     0002
__Hfunctab                   functab      0000
__Hinit                      init         0000
__Hintentry                  intentry     0000
__Hmaintext                  maintext     0000
__Hpowerup                   powerup      0000
__Hram                       ram          0000
__Hreset_vec                 reset_vec    0000
__Hsfr0                      sfr0         0000
__Hsfr1                      sfr1         0000
__Hsfr2                      sfr2         0000
__Hsfr3                      sfr3         0000
__Hspace_0                   (abs)        0800
__Hspace_1                   (abs)        0072
__Hspace_2                   (abs)        0000
__Hspace_3                   (abs)        0000
__Hspace_4                   (abs)        400F
__Hstack                     stack        0000
__Hstrings                   strings      0000
__Htext                      text         0000
__Labs1                      abs1         0000
__Lbank0                     bank0        0000
__Lbank1                     bank1        0000
__Lbank2                     bank2        0000
__Lbank3                     bank3        0000
__Lcinit                     cinit        07FD
__Lclrtext                   clrtext      0000
__Lcode                      code         0000
__Lcommon                    common       0000
__Lconfig                    config       0000
__LcstackCOMMON              cstackCOMMON 0000
__Leeprom_data               eeprom_data  0000
__Lend_init                  end_init     0000
__Lfunctab                   functab      0000
__Linit                      init         0000
__Lintentry                  intentry     0000
__Lmaintext                  maintext     0000
__Lpowerup                   powerup      0000
__Lram                       ram          0000
__Lreset_vec                 reset_vec    0000
__Lsfr0                      sfr0         0000
__Lsfr1                      sfr1         0000
__Lsfr2                      sfr2         0000
__Lsfr3                      sfr3         0000
__Lspace_0                   (abs)        0000
__Lspace_1                   (abs)        0000
__Lspace_2                   (abs)        0000
__Lspace_3                   (abs)        0000
__Lspace_4                   (abs)        0000
__Lstack                     stack        0000
__Lstrings                   strings      0000
__Ltext                      text         0000
__S0                         (abs)        0800
__S1                         (abs)        0072
__S2                         (abs)        0000
__S3                         (abs)        0000
___int_sp                    stack        0000
___latbits                   (abs)        0001
___sp                        stack        0000
___stackhi                   (abs)        0000
___stacklo                   (abs)        0000
__end_of__initialization     cinit        07FD
__end_of_initiate            text6        076B
__end_of_input_data          text1        07FD
__end_of_input_high          text4        075B
__end_of_input_low           text3        0762
__end_of_latch_output        text2        07A0
__end_of_main                maintext     0774
__end_of_serial_clock_pulse  text5        078A
__initialization             cinit        07FD
__pcstackCOMMON              cstackCOMMON 0070
__pmaintext                  maintext     076B
__ptext1                     text1        07A0
__ptext2                     text2        078A
__ptext3                     text3        075B
__ptext4                     text4        0754
__ptext5                     text5        0774
__ptext6                     text6        0762
__size_of_initiate           (abs)        0000
__size_of_input_data         (abs)        0000
__size_of_input_high         (abs)        0000
__size_of_input_low          (abs)        0000
__size_of_latch_output       (abs)        0000
__size_of_main               (abs)        0000
__size_of_serial_clock_pulse (abs)        0000
_initiate                    text6        0762
_input_data                  text1        07A0
_input_high                  text4        0754
_input_low                   text3        075B
_latch_output                text2        078A
_main                        maintext     076B
_serial_clock_pulse          text5        0774
btemp                        (abs)        007E
end_of_initialization        cinit        07FD
input_data@num               cstackCOMMON 0071
intlevel0                    functab      0000
intlevel1                    functab      0000
intlevel2                    functab      0000
intlevel3                    functab      0000
intlevel4                    functab      0000
intlevel5                    functab      0000
reset_vec                    reset_vec    0000
start                        init         0000
start_initialization         cinit        07FD
wtemp0                       (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
Main.c
		_serial_clock_pulse		CODE           	0774	0000	22
		_initiate      		CODE           	0762	0000	9
		_main          		CODE           	076B	0000	9
		_input_low     		CODE           	075B	0000	7
		_input_high    		CODE           	0754	0000	7
		_latch_output  		CODE           	078A	0000	22
		_input_data    		CODE           	07A0	0000	93

Main.c estimated size: 169

shared
		__initialization		CODE           	07FD	0000	1

shared estimated size: 1

