/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:53 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_UFE_AFE_H__
#define BCHP_UFE_AFE_H__

/***************************************************************************
 *UFE_AFE - UFE AFE Register Set including PLLs, 6-bit WBADC and DAC
 ***************************************************************************/
#define BCHP_UFE_AFE_TNR_AGC_R01                 0x012b0000 /* [RW] TNR_AGC_R01 */
#define BCHP_UFE_AFE_TNR_AGC_R02                 0x012b0004 /* [RW] TNR_AGC_R02 */
#define BCHP_UFE_AFE_TNR_AGC_R03                 0x012b0008 /* [RW] TNR_AGC_R03 */
#define BCHP_UFE_AFE_TNR_AGC_R04                 0x012b000c /* [RW] TNR_AGC_R04 */
#define BCHP_UFE_AFE_TNR_AGC_R05                 0x012b0010 /* [RW] TNR_AGC_R05 */
#define BCHP_UFE_AFE_TNR_AGC_R06                 0x012b0014 /* [RW] TNR_AGC_R06 */
#define BCHP_UFE_AFE_TNR_AGC_R07                 0x012b0018 /* [RW] TNR_AGC_R07 */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01           0x012b001c /* [RW] TNR_BIAS_TGEN_R01 */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01              0x012b0020 /* [RW] TNR_CLKGEN_R01 */
#define BCHP_UFE_AFE_TNR_DCO_R01                 0x012b0024 /* [RW] TNR_DCO_R01 */
#define BCHP_UFE_AFE_TNR_DCO_R02                 0x012b0028 /* [RW] TNR_DCO_R02 */
#define BCHP_UFE_AFE_TNR_DPLL_R01                0x012b002c /* [RW] TNR_DPLL_R01 */
#define BCHP_UFE_AFE_TNR_DPLL_R02                0x012b0030 /* [RW] TNR_DPLL_R02 */
#define BCHP_UFE_AFE_TNR_DPLL_R03                0x012b0034 /* [RW] TNR_DPLL_R03 */
#define BCHP_UFE_AFE_TNR_DPLL_R04                0x012b0038 /* [RW] TNR_DPLL_R04 */
#define BCHP_UFE_AFE_TNR_DPLL_R05                0x012b003c /* [RW] TNR_DPLL_R05 */
#define BCHP_UFE_AFE_TNR_DPLL_R06                0x012b0040 /* [RW] TNR_DPLL_R06 */
#define BCHP_UFE_AFE_TNR_HRM_R01                 0x012b0044 /* [RW] TNR_HRM_R01 */
#define BCHP_UFE_AFE_TNR_HRM_R02                 0x012b0048 /* [RW] TNR_HRM_R02 */
#define BCHP_UFE_AFE_TNR_MXPLL_R01               0x012b004c /* [RW] TNR_MXPLL_R01 */
#define BCHP_UFE_AFE_TNR_MXPLL_R02               0x012b0050 /* [RW] TNR_MXPLL_R02 */
#define BCHP_UFE_AFE_TNR_MXPLL_R03               0x012b0054 /* [RW] TNR_MXPLL_R03 */
#define BCHP_UFE_AFE_TNR_MXPLL_R04               0x012b0058 /* [RW] TNR_MXPLL_R04 */
#define BCHP_UFE_AFE_TNR_MXPLL_R05               0x012b005c /* [RW] TNR_MXPLL_R05 */
#define BCHP_UFE_AFE_TNR_MXPLL_R06               0x012b0060 /* [RW] TNR_MXPLL_R06 */
#define BCHP_UFE_AFE_TNR_RFFE_R01                0x012b0064 /* [RW] TNR_RFFE_R01 */
#define BCHP_UFE_AFE_TNR_RFFE_R02                0x012b0068 /* [RW] TNR_RFFE_R02 */
#define BCHP_UFE_AFE_TNR_HRM_R03                 0x012b006c /* [RW] TNR_HRM_R03 */
#define BCHP_UFE_AFE_TNR_PWRUP_R01               0x012b0070 /* [RW] TNR_pwrup_R01 */
#define BCHP_UFE_AFE_TNR_PWRUP_R02               0x012b0074 /* [RW] TNR_pwrup_R02 */
#define BCHP_UFE_AFE_TNR_RESETB_R01              0x012b0078 /* [RW] TNR_resetb_R01 */
#define BCHP_UFE_AFE_TNR_RESETB_R02              0x012b007c /* [RW] TNR_resetb_R02 */
#define BCHP_UFE_AFE_TNR_AGC_R08                 0x012b0080 /* [RO] TNR_AGC_R08 */
#define BCHP_UFE_AFE_TNR_AGC_R09                 0x012b0084 /* [RO] TNR_AGC_R09 */
#define BCHP_UFE_AFE_TNR_AGC_R10                 0x012b0088 /* [RO] TNR_AGC_R10 */
#define BCHP_UFE_AFE_TNR_AGC_R11                 0x012b008c /* [RO] TNR_AGC_R11 */
#define BCHP_UFE_AFE_TNR_AGC_R12                 0x012b0090 /* [RO] TNR_AGC_R12 */
#define BCHP_UFE_AFE_TNR_DCO_R03                 0x012b0094 /* [RO] TNR_DCO_R03 */
#define BCHP_UFE_AFE_TNR_DPLL_R07                0x012b0098 /* [RO] TNR_DPLL_R07 */
#define BCHP_UFE_AFE_TNR_MXPLL_R07               0x012b009c /* [RO] TNR_MXPLL_R07 */
#define BCHP_UFE_AFE_TNR_SPARE_R01               0x012b00a0 /* [RO] TNR_SPARE_R01 */
#define BCHP_UFE_AFE_NDAC_CTRL_R00               0x012b0100 /* [RW] NDAC_R00 */
#define BCHP_UFE_AFE_NDAC_CTRL_R01               0x012b0104 /* [RW] NDAC_CTRL_R01 */
#define BCHP_UFE_AFE_NDAC_STATUS                 0x012b0108 /* [RO] NDAC_STATUS */

/***************************************************************************
 *TNR_AGC_R01 - TNR_AGC_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R01 :: lna_lpf_gain_cn [31:29] */
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_lpf_gain_cn_MASK              0xe0000000
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_lpf_gain_cn_SHIFT             29
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_lpf_gain_cn_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: clk_dac_pha_sel [28:28] */
#define BCHP_UFE_AFE_TNR_AGC_R01_clk_dac_pha_sel_MASK              0x10000000
#define BCHP_UFE_AFE_TNR_AGC_R01_clk_dac_pha_sel_SHIFT             28
#define BCHP_UFE_AFE_TNR_AGC_R01_clk_dac_pha_sel_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: lna_thresh [27:22] */
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_thresh_MASK                   0x0fc00000
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_thresh_SHIFT                  22
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_thresh_DEFAULT                0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: agc_spare_r01_b21 [21:21] */
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b21_MASK            0x00200000
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b21_SHIFT           21
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b21_DEFAULT         0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: lna_dco_cal_en [20:20] */
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_dco_cal_en_MASK               0x00100000
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_dco_cal_en_SHIFT              20
#define BCHP_UFE_AFE_TNR_AGC_R01_lna_dco_cal_en_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: agc_spare_r01_b19 [19:19] */
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b19_MASK            0x00080000
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b19_SHIFT           19
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b19_DEFAULT         0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: vga_dco_cal_en [18:18] */
#define BCHP_UFE_AFE_TNR_AGC_R01_vga_dco_cal_en_MASK               0x00040000
#define BCHP_UFE_AFE_TNR_AGC_R01_vga_dco_cal_en_SHIFT              18
#define BCHP_UFE_AFE_TNR_AGC_R01_vga_dco_cal_en_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: agc_spare_r01_b17 [17:17] */
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b17_MASK            0x00020000
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b17_SHIFT           17
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b17_DEFAULT         0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: bbpd_dco_cal_en [16:16] */
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_dco_cal_en_MASK              0x00010000
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_dco_cal_en_SHIFT             16
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_dco_cal_en_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: bbpd_opamp_gaincntl [15:14] */
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_opamp_gaincntl_MASK          0x0000c000
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_opamp_gaincntl_SHIFT         14
#define BCHP_UFE_AFE_TNR_AGC_R01_bbpd_opamp_gaincntl_DEFAULT       0x00000000

/* UFE_AFE :: TNR_AGC_R01 :: agc_spare_r01_b13_b0 [13:00] */
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b13_b0_MASK         0x00003fff
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b13_b0_SHIFT        0
#define BCHP_UFE_AFE_TNR_AGC_R01_agc_spare_r01_b13_b0_DEFAULT      0x00000000

/***************************************************************************
 *TNR_AGC_R02 - TNR_AGC_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R02 :: agc_spare_r02_b31_b19 [31:19] */
#define BCHP_UFE_AFE_TNR_AGC_R02_agc_spare_r02_b31_b19_MASK        0xfff80000
#define BCHP_UFE_AFE_TNR_AGC_R02_agc_spare_r02_b31_b19_SHIFT       19
#define BCHP_UFE_AFE_TNR_AGC_R02_agc_spare_r02_b31_b19_DEFAULT     0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_lna_dco_start [18:18] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_start_MASK              0x00040000
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_start_SHIFT             18
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_start_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_lna_dco_calc_bypass_load [17:17] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_load_MASK   0x00020000
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_load_SHIFT  17
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_load_DEFAULT 0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_lna_dco_calc_bypass [16:12] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_MASK        0x0001f000
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_SHIFT       12
#define BCHP_UFE_AFE_TNR_AGC_R02_i_lna_dco_calc_bypass_DEFAULT     0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_vga_dco_start [11:11] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_start_MASK              0x00000800
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_start_SHIFT             11
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_start_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_vga_dco_calc_bypass_load [10:10] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_load_MASK   0x00000400
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_load_SHIFT  10
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_load_DEFAULT 0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_vga_dco_calc_bypass [09:05] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_MASK        0x000003e0
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_SHIFT       5
#define BCHP_UFE_AFE_TNR_AGC_R02_i_vga_dco_calc_bypass_DEFAULT     0x00000000

/* UFE_AFE :: TNR_AGC_R02 :: i_bb_dco_calc_bypass [04:00] */
#define BCHP_UFE_AFE_TNR_AGC_R02_i_bb_dco_calc_bypass_MASK         0x0000001f
#define BCHP_UFE_AFE_TNR_AGC_R02_i_bb_dco_calc_bypass_SHIFT        0
#define BCHP_UFE_AFE_TNR_AGC_R02_i_bb_dco_calc_bypass_DEFAULT      0x00000000

/***************************************************************************
 *TNR_AGC_R03 - TNR_AGC_R03
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R03 :: i_bb_dco_start [31:31] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_start_MASK               0x80000000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_start_SHIFT              31
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_start_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_bb_dco_calc_bypass_load [30:30] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_calc_bypass_load_MASK    0x40000000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_calc_bypass_load_SHIFT   30
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_dco_calc_bypass_load_DEFAULT 0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_lna_pd_attn6dB_en [29:29] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_pd_attn6dB_en_MASK          0x20000000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_pd_attn6dB_en_SHIFT         29
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_pd_attn6dB_en_DEFAULT       0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_vga_pd_attn6dB_en [28:28] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_attn6dB_en_MASK          0x10000000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_attn6dB_en_SHIFT         28
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_attn6dB_en_DEFAULT       0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_vga_pd_thresh [27:22] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_thresh_MASK              0x0fc00000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_thresh_SHIFT             22
#define BCHP_UFE_AFE_TNR_AGC_R03_i_vga_pd_thresh_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_bb_pd_attn6dB_en [21:21] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_attn6dB_en_MASK           0x00200000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_attn6dB_en_SHIFT          21
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_attn6dB_en_DEFAULT        0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_bb_pd_thresh [20:15] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_thresh_MASK               0x001f8000
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_thresh_SHIFT              15
#define BCHP_UFE_AFE_TNR_AGC_R03_i_bb_pd_thresh_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_lna_init_gain [14:07] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_init_gain_MASK              0x00007f80
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_init_gain_SHIFT             7
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_init_gain_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_lna_acc_k_up [06:02] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_acc_k_up_MASK               0x0000007c
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_acc_k_up_SHIFT              2
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_acc_k_up_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_lna_sign_mode [01:01] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_sign_mode_MASK              0x00000002
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_sign_mode_SHIFT             1
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_sign_mode_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R03 :: i_lna_log_bypass [00:00] */
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_log_bypass_MASK             0x00000001
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_log_bypass_SHIFT            0
#define BCHP_UFE_AFE_TNR_AGC_R03_i_lna_log_bypass_DEFAULT          0x00000000

/***************************************************************************
 *TNR_AGC_R04 - TNR_AGC_R04
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R04 :: i_lna_acc_k_down [31:27] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_acc_k_down_MASK             0xf8000000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_acc_k_down_SHIFT            27
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_acc_k_down_DEFAULT          0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_lna_lpf_bw [26:23] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_lpf_bw_MASK                 0x07800000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_lpf_bw_SHIFT                23
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_lpf_bw_DEFAULT              0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_lna_init_gain_sel [22:22] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_init_gain_sel_MASK          0x00400000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_init_gain_sel_SHIFT         22
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_init_gain_sel_DEFAULT       0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_lna_agc_freeze [21:21] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_freeze_MASK             0x00200000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_freeze_SHIFT            21
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_freeze_DEFAULT          0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_lna_agc_en [20:20] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_en_MASK                 0x00100000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_en_SHIFT                20
#define BCHP_UFE_AFE_TNR_AGC_R04_i_lna_agc_en_DEFAULT              0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_vga_init_gain [19:12] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_init_gain_MASK              0x000ff000
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_init_gain_SHIFT             12
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_init_gain_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_vga_acc_k_up [11:07] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_up_MASK               0x00000f80
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_up_SHIFT              7
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_up_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_vga_acc_k_down [06:02] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_down_MASK             0x0000007c
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_down_SHIFT            2
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_acc_k_down_DEFAULT          0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_vga_sign_mode [01:01] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_sign_mode_MASK              0x00000002
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_sign_mode_SHIFT             1
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_sign_mode_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R04 :: i_vga_log_bypass [00:00] */
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_log_bypass_MASK             0x00000001
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_log_bypass_SHIFT            0
#define BCHP_UFE_AFE_TNR_AGC_R04_i_vga_log_bypass_DEFAULT          0x00000000

/***************************************************************************
 *TNR_AGC_R05 - TNR_AGC_R05
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R05 :: i_vga_lpf_bw [31:28] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_vga_lpf_bw_MASK                 0xf0000000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_vga_lpf_bw_SHIFT                28
#define BCHP_UFE_AFE_TNR_AGC_R05_i_vga_lpf_bw_DEFAULT              0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_bb_acc_k_up [27:23] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_up_MASK                0x0f800000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_up_SHIFT               23
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_up_DEFAULT             0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_bb_acc_k_down [22:18] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_down_MASK              0x007c0000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_down_SHIFT             18
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_acc_k_down_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_bb_sign_mode [17:17] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_sign_mode_MASK               0x00020000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_sign_mode_SHIFT              17
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_sign_mode_DEFAULT            0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_bb_log_bypass [16:16] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_log_bypass_MASK              0x00010000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_log_bypass_SHIFT             16
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_log_bypass_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_agc_reg_wload [15:15] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_wload_MASK              0x00008000
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_wload_SHIFT             15
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_wload_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_agc_reg_waddr [14:10] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_waddr_MASK              0x00007c00
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_waddr_SHIFT             10
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_waddr_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_agc_reg_rload [09:09] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_rload_MASK              0x00000200
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_rload_SHIFT             9
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_rload_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_agc_reg_raddr [08:04] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_raddr_MASK              0x000001f0
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_raddr_SHIFT             4
#define BCHP_UFE_AFE_TNR_AGC_R05_i_agc_reg_raddr_DEFAULT           0x00000000

/* UFE_AFE :: TNR_AGC_R05 :: i_bb_lpf_bw [03:00] */
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_lpf_bw_MASK                  0x0000000f
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_lpf_bw_SHIFT                 0
#define BCHP_UFE_AFE_TNR_AGC_R05_i_bb_lpf_bw_DEFAULT               0x00000000

/***************************************************************************
 *TNR_AGC_R06 - TNR_AGC_R06
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R06 :: agc_spare_r06_b31_b3 [31:03] */
#define BCHP_UFE_AFE_TNR_AGC_R06_agc_spare_r06_b31_b3_MASK         0xfffffff8
#define BCHP_UFE_AFE_TNR_AGC_R06_agc_spare_r06_b31_b3_SHIFT        3
#define BCHP_UFE_AFE_TNR_AGC_R06_agc_spare_r06_b31_b3_DEFAULT      0x00000000

/* UFE_AFE :: TNR_AGC_R06 :: i_vga_init_gain_sel [02:02] */
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_init_gain_sel_MASK          0x00000004
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_init_gain_sel_SHIFT         2
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_init_gain_sel_DEFAULT       0x00000000

/* UFE_AFE :: TNR_AGC_R06 :: i_vga_agc_freeze [01:01] */
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_freeze_MASK             0x00000002
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_freeze_SHIFT            1
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_freeze_DEFAULT          0x00000000

/* UFE_AFE :: TNR_AGC_R06 :: i_vga_agc_en [00:00] */
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_en_MASK                 0x00000001
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_en_SHIFT                0
#define BCHP_UFE_AFE_TNR_AGC_R06_i_vga_agc_en_DEFAULT              0x00000000

/***************************************************************************
 *TNR_AGC_R07 - TNR_AGC_R07
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R07 :: i_agc_reg_wdata [31:00] */
#define BCHP_UFE_AFE_TNR_AGC_R07_i_agc_reg_wdata_MASK              0xffffffff
#define BCHP_UFE_AFE_TNR_AGC_R07_i_agc_reg_wdata_SHIFT             0
#define BCHP_UFE_AFE_TNR_AGC_R07_i_agc_reg_wdata_DEFAULT           0x00000000

/***************************************************************************
 *TNR_BIAS_TGEN_R01 - TNR_BIAS_TGEN_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: TGEN_en [31:31] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_en_MASK                0x80000000
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_en_SHIFT               31
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_en_DEFAULT             0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: TGEN_cn [30:29] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_cn_MASK                0x60000000
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_cn_SHIFT               29
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_cn_DEFAULT             0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: bias_spare_r01_b28_b16 [28:16] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bias_spare_r01_b28_b16_MASK 0x1fff0000
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bias_spare_r01_b28_b16_SHIFT 16
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bias_spare_r01_b28_b16_DEFAULT 0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: TGEN_clk_en [15:15] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_en_MASK            0x00008000
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_en_SHIFT           15
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_en_DEFAULT         0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: TGEN_clk_div [14:10] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_div_MASK           0x00007c00
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_div_SHIFT          10
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_TGEN_clk_div_DEFAULT        0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: bg_core_adj [09:07] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bg_core_adj_MASK            0x00000380
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bg_core_adj_SHIFT           7
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_bg_core_adj_DEFAULT         0x00000000

/* UFE_AFE :: TNR_BIAS_TGEN_R01 :: Iabs_trim [06:00] */
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_Iabs_trim_MASK              0x0000007f
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_Iabs_trim_SHIFT             0
#define BCHP_UFE_AFE_TNR_BIAS_TGEN_R01_Iabs_trim_DEFAULT           0x00000000

/***************************************************************************
 *TNR_CLKGEN_R01 - TNR_CLKGEN_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_CLKGEN_R01 :: clkgen_spare_r01_b31_b7 [31:07] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_clkgen_spare_r01_b31_b7_MASK   0xffffff80
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_clkgen_spare_r01_b31_b7_SHIFT  7
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_clkgen_spare_r01_b31_b7_DEFAULT 0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKen_DIV2_AGC [06:06] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV2_AGC_MASK            0x00000040
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV2_AGC_SHIFT           6
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV2_AGC_DEFAULT         0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKen_DIV6_SDADC [05:05] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV6_SDADC_MASK          0x00000020
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV6_SDADC_SHIFT         5
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV6_SDADC_DEFAULT       0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKen_DIV12_TONEGEN [04:04] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV12_TONEGEN_MASK       0x00000010
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV12_TONEGEN_SHIFT      4
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV12_TONEGEN_DEFAULT    0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKen_DIV24_DCO [03:03] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV24_DCO_MASK           0x00000008
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV24_DCO_SHIFT          3
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKen_DIV24_DCO_DEFAULT        0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKDIV_RCoff_LDO [02:02] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_RCoff_LDO_MASK          0x00000004
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_RCoff_LDO_SHIFT         2
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_RCoff_LDO_DEFAULT       0x00000000

/* UFE_AFE :: TNR_CLKGEN_R01 :: CLKDIV_Vctrl_LDO [01:00] */
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_Vctrl_LDO_MASK          0x00000003
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_Vctrl_LDO_SHIFT         0
#define BCHP_UFE_AFE_TNR_CLKGEN_R01_CLKDIV_Vctrl_LDO_DEFAULT       0x00000000

/***************************************************************************
 *TNR_DCO_R01 - TNR_DCO_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_DCO_R01 :: dco_spare_r01_b31_b21 [31:21] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_spare_r01_b31_b21_MASK        0xffe00000
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_spare_r01_b31_b21_SHIFT       21
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_spare_r01_b31_b21_DEFAULT     0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_bypass_en_I [20:20] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_I_MASK              0x00100000
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_I_SHIFT             20
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_I_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_bypass_en_Q [19:19] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_Q_MASK              0x00080000
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_Q_SHIFT             19
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_bypass_en_Q_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: sel_I_R03 [18:18] */
#define BCHP_UFE_AFE_TNR_DCO_R01_sel_I_R03_MASK                    0x00040000
#define BCHP_UFE_AFE_TNR_DCO_R01_sel_I_R03_SHIFT                   18
#define BCHP_UFE_AFE_TNR_DCO_R01_sel_I_R03_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_cn [17:15] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_cn_MASK                       0x00038000
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_cn_SHIFT                      15
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_cn_DEFAULT                    0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: vcm_tia_out_cn [14:12] */
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_out_cn_MASK               0x00007000
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_out_cn_SHIFT              12
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_out_cn_DEFAULT            0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: vcm_tia_in_cn [11:10] */
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_in_cn_MASK                0x00000c00
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_in_cn_SHIFT               10
#define BCHP_UFE_AFE_TNR_DCO_R01_vcm_tia_in_cn_DEFAULT             0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: clk_dac_pha_sel [09:09] */
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_dac_pha_sel_MASK              0x00000200
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_dac_pha_sel_SHIFT             9
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_dac_pha_sel_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_LPF_gain_cn [08:06] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_LPF_gain_cn_MASK              0x000001c0
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_LPF_gain_cn_SHIFT             6
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_LPF_gain_cn_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_delay [05:04] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_delay_MASK                    0x00000030
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_delay_SHIFT                   4
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_delay_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: preamp_ibis_cn [03:03] */
#define BCHP_UFE_AFE_TNR_DCO_R01_preamp_ibis_cn_MASK               0x00000008
#define BCHP_UFE_AFE_TNR_DCO_R01_preamp_ibis_cn_SHIFT              3
#define BCHP_UFE_AFE_TNR_DCO_R01_preamp_ibis_cn_DEFAULT            0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: clk_div_sel [02:01] */
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_div_sel_MASK                  0x00000006
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_div_sel_SHIFT                 1
#define BCHP_UFE_AFE_TNR_DCO_R01_clk_div_sel_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DCO_R01 :: dco_clkdiv_rstb [00:00] */
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_clkdiv_rstb_MASK              0x00000001
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_clkdiv_rstb_SHIFT             0
#define BCHP_UFE_AFE_TNR_DCO_R01_dco_clkdiv_rstb_DEFAULT           0x00000000

/***************************************************************************
 *TNR_DCO_R02 - TNR_DCO_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_DCO_R02 :: dco_stat_upd [31:31] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_stat_upd_MASK                 0x80000000
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_stat_upd_SHIFT                31
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_stat_upd_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_bypass [30:15] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_bypass_MASK                   0x7fff8000
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_bypass_SHIFT                  15
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_bypass_DEFAULT                0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_spare_r02_b14 [14:14] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_spare_r02_b14_MASK            0x00004000
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_spare_r02_b14_SHIFT           14
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_spare_r02_b14_DEFAULT         0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_dem_sel [13:11] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_dem_sel_MASK                  0x00003800
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_dem_sel_SHIFT                 11
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_dem_sel_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: sigdel_int_reset [10:10] */
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_int_reset_MASK             0x00000400
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_int_reset_SHIFT            10
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_int_reset_DEFAULT          0x00000001

/* UFE_AFE :: TNR_DCO_R02 :: mash111_dsbl [09:09] */
#define BCHP_UFE_AFE_TNR_DCO_R02_mash111_dsbl_MASK                 0x00000200
#define BCHP_UFE_AFE_TNR_DCO_R02_mash111_dsbl_SHIFT                9
#define BCHP_UFE_AFE_TNR_DCO_R02_mash111_dsbl_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: sigdel_en [08:08] */
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_en_MASK                    0x00000100
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_en_SHIFT                   8
#define BCHP_UFE_AFE_TNR_DCO_R02_sigdel_en_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_frz [07:07] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_frz_MASK                      0x00000080
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_frz_SHIFT                     7
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_frz_DEFAULT                   0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_k0 [06:02] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_k0_MASK                       0x0000007c
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_k0_SHIFT                      2
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_k0_DEFAULT                    0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_in_invert [01:01] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_in_invert_MASK                0x00000002
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_in_invert_SHIFT               1
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_in_invert_DEFAULT             0x00000000

/* UFE_AFE :: TNR_DCO_R02 :: dco_rstb [00:00] */
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_rstb_MASK                     0x00000001
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_rstb_SHIFT                    0
#define BCHP_UFE_AFE_TNR_DCO_R02_dco_rstb_DEFAULT                  0x00000000

/***************************************************************************
 *TNR_DPLL_R01 - TNR_DPLL_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R01 :: ldo_ctrl [31:26] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_ldo_ctrl_MASK                    0xfc000000
#define BCHP_UFE_AFE_TNR_DPLL_R01_ldo_ctrl_SHIFT                   26
#define BCHP_UFE_AFE_TNR_DPLL_R01_ldo_ctrl_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: refclk_sel [25:25] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_refclk_sel_MASK                  0x02000000
#define BCHP_UFE_AFE_TNR_DPLL_R01_refclk_sel_SHIFT                 25
#define BCHP_UFE_AFE_TNR_DPLL_R01_refclk_sel_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: ndiv_int [24:15] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_ndiv_int_MASK                    0x01ff8000
#define BCHP_UFE_AFE_TNR_DPLL_R01_ndiv_int_SHIFT                   15
#define BCHP_UFE_AFE_TNR_DPLL_R01_ndiv_int_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: pdiv [14:11] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_pdiv_MASK                        0x00007800
#define BCHP_UFE_AFE_TNR_DPLL_R01_pdiv_SHIFT                       11
#define BCHP_UFE_AFE_TNR_DPLL_R01_pdiv_DEFAULT                     0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: ki [10:08] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_ki_MASK                          0x00000700
#define BCHP_UFE_AFE_TNR_DPLL_R01_ki_SHIFT                         8
#define BCHP_UFE_AFE_TNR_DPLL_R01_ki_DEFAULT                       0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: kp [07:04] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_kp_MASK                          0x000000f0
#define BCHP_UFE_AFE_TNR_DPLL_R01_kp_SHIFT                         4
#define BCHP_UFE_AFE_TNR_DPLL_R01_kp_DEFAULT                       0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: iso_in [03:03] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_iso_in_MASK                      0x00000008
#define BCHP_UFE_AFE_TNR_DPLL_R01_iso_in_SHIFT                     3
#define BCHP_UFE_AFE_TNR_DPLL_R01_iso_in_DEFAULT                   0x00000000

/* UFE_AFE :: TNR_DPLL_R01 :: output_sel [02:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R01_output_sel_MASK                  0x00000007
#define BCHP_UFE_AFE_TNR_DPLL_R01_output_sel_SHIFT                 0
#define BCHP_UFE_AFE_TNR_DPLL_R01_output_sel_DEFAULT               0x00000000

/***************************************************************************
 *TNR_DPLL_R02 - TNR_DPLL_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R02 :: pll_ctrl_b63_b54 [31:22] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_pll_ctrl_b63_b54_MASK            0xffc00000
#define BCHP_UFE_AFE_TNR_DPLL_R02_pll_ctrl_b63_b54_SHIFT           22
#define BCHP_UFE_AFE_TNR_DPLL_R02_pll_ctrl_b63_b54_DEFAULT         0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: o_fref_disable [21:21] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_o_fref_disable_MASK              0x00200000
#define BCHP_UFE_AFE_TNR_DPLL_R02_o_fref_disable_SHIFT             21
#define BCHP_UFE_AFE_TNR_DPLL_R02_o_fref_disable_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: vco_post_mux_en [20:20] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_vco_post_mux_en_MASK             0x00100000
#define BCHP_UFE_AFE_TNR_DPLL_R02_vco_post_mux_en_SHIFT            20
#define BCHP_UFE_AFE_TNR_DPLL_R02_vco_post_mux_en_DEFAULT          0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: ki_boost [19:19] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_boost_MASK                    0x00080000
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_boost_SHIFT                   19
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_boost_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: refd2c_bias [18:16] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_refd2c_bias_MASK                 0x00070000
#define BCHP_UFE_AFE_TNR_DPLL_R02_refd2c_bias_SHIFT                16
#define BCHP_UFE_AFE_TNR_DPLL_R02_refd2c_bias_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: en_50ohm [15:15] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_en_50ohm_MASK                    0x00008000
#define BCHP_UFE_AFE_TNR_DPLL_R02_en_50ohm_SHIFT                   15
#define BCHP_UFE_AFE_TNR_DPLL_R02_en_50ohm_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: ki_startlow [14:14] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_startlow_MASK                 0x00004000
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_startlow_SHIFT                14
#define BCHP_UFE_AFE_TNR_DPLL_R02_ki_startlow_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: ref_diff_sel [13:13] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_ref_diff_sel_MASK                0x00002000
#define BCHP_UFE_AFE_TNR_DPLL_R02_ref_diff_sel_SHIFT               13
#define BCHP_UFE_AFE_TNR_DPLL_R02_ref_diff_sel_DEFAULT             0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: byp1_enable [12:12] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp1_enable_MASK                 0x00001000
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp1_enable_SHIFT                12
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp1_enable_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: byp0_enable [11:11] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp0_enable_MASK                 0x00000800
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp0_enable_SHIFT                11
#define BCHP_UFE_AFE_TNR_DPLL_R02_byp0_enable_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: post_reset_mode [10:09] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_post_reset_mode_MASK             0x00000600
#define BCHP_UFE_AFE_TNR_DPLL_R02_post_reset_mode_SHIFT            9
#define BCHP_UFE_AFE_TNR_DPLL_R02_post_reset_mode_DEFAULT          0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: pwm_ctrl [08:07] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_pwm_ctrl_MASK                    0x00000180
#define BCHP_UFE_AFE_TNR_DPLL_R02_pwm_ctrl_SHIFT                   7
#define BCHP_UFE_AFE_TNR_DPLL_R02_pwm_ctrl_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: kpp [06:03] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_kpp_MASK                         0x00000078
#define BCHP_UFE_AFE_TNR_DPLL_R02_kpp_SHIFT                        3
#define BCHP_UFE_AFE_TNR_DPLL_R02_kpp_DEFAULT                      0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: t2d_clk_sel [02:02] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_sel_MASK                 0x00000004
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_sel_SHIFT                2
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_sel_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: t2d_clk_enable [01:01] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_enable_MASK              0x00000002
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_enable_SHIFT             1
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_clk_enable_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DPLL_R02 :: t2d_offset [00:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_offset_MASK                  0x00000001
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_offset_SHIFT                 0
#define BCHP_UFE_AFE_TNR_DPLL_R02_t2d_offset_DEFAULT               0x00000000

/***************************************************************************
 *TNR_DPLL_R03 - TNR_DPLL_R03
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R03 :: t2d_offset [31:29] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_t2d_offset_MASK                  0xe0000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_t2d_offset_SHIFT                 29
#define BCHP_UFE_AFE_TNR_DPLL_R03_t2d_offset_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: bb_enable [28:28] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_bb_enable_MASK                   0x10000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_bb_enable_SHIFT                  28
#define BCHP_UFE_AFE_TNR_DPLL_R03_bb_enable_DEFAULT                0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: dco_bias_boost [27:27] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_bias_boost_MASK              0x08000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_bias_boost_SHIFT             27
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_bias_boost_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: dco_div2_div4 [26:26] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_div2_div4_MASK               0x04000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_div2_div4_SHIFT              26
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_div2_div4_DEFAULT            0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: dco_enable [25:25] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_enable_MASK                  0x02000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_enable_SHIFT                 25
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_enable_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: state_update [24:24] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_update_MASK                0x01000000
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_update_SHIFT               24
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_update_DEFAULT             0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: state_sel [23:21] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_sel_MASK                   0x00e00000
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_sel_SHIFT                  21
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_sel_DEFAULT                0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: state_mode [20:19] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_mode_MASK                  0x00180000
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_mode_SHIFT                 19
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_mode_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: state_reset [18:18] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_reset_MASK                 0x00040000
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_reset_SHIFT                18
#define BCHP_UFE_AFE_TNR_DPLL_R03_state_reset_DEFAULT              0x00000001

/* UFE_AFE :: TNR_DPLL_R03 :: dco_dac_sel [17:17] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_sel_MASK                 0x00020000
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_sel_SHIFT                17
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_sel_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: dco_dac_bypass [16:16] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_bypass_MASK              0x00010000
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_bypass_SHIFT             16
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_bypass_DEFAULT           0x00000000

/* UFE_AFE :: TNR_DPLL_R03 :: dco_dac_ctrl [15:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_ctrl_MASK                0x0000ffff
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_ctrl_SHIFT               0
#define BCHP_UFE_AFE_TNR_DPLL_R03_dco_dac_ctrl_DEFAULT             0x00000000

/***************************************************************************
 *TNR_DPLL_R04 - TNR_DPLL_R04
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R04 :: enableb_ch [31:26] */
#define BCHP_UFE_AFE_TNR_DPLL_R04_enableb_ch_MASK                  0xfc000000
#define BCHP_UFE_AFE_TNR_DPLL_R04_enableb_ch_SHIFT                 26
#define BCHP_UFE_AFE_TNR_DPLL_R04_enableb_ch_DEFAULT               0x00000000

/* UFE_AFE :: TNR_DPLL_R04 :: hold_ch [25:20] */
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_MASK                     0x03f00000
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_SHIFT                    20
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_DEFAULT                  0x00000000

/* UFE_AFE :: TNR_DPLL_R04 :: hold_ch_all [19:19] */
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_all_MASK                 0x00080000
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_all_SHIFT                19
#define BCHP_UFE_AFE_TNR_DPLL_R04_hold_ch_all_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R04 :: byp_en_ch [18:13] */
#define BCHP_UFE_AFE_TNR_DPLL_R04_byp_en_ch_MASK                   0x0007e000
#define BCHP_UFE_AFE_TNR_DPLL_R04_byp_en_ch_SHIFT                  13
#define BCHP_UFE_AFE_TNR_DPLL_R04_byp_en_ch_DEFAULT                0x00000000

/* UFE_AFE :: TNR_DPLL_R04 :: dpll_spare_r04_b12_b0 [12:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R04_dpll_spare_r04_b12_b0_MASK       0x00001fff
#define BCHP_UFE_AFE_TNR_DPLL_R04_dpll_spare_r04_b12_b0_SHIFT      0
#define BCHP_UFE_AFE_TNR_DPLL_R04_dpll_spare_r04_b12_b0_DEFAULT    0x00000000

/***************************************************************************
 *TNR_DPLL_R05 - TNR_DPLL_R05
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R05 :: mdel_ch [31:26] */
#define BCHP_UFE_AFE_TNR_DPLL_R05_mdel_ch_MASK                     0xfc000000
#define BCHP_UFE_AFE_TNR_DPLL_R05_mdel_ch_SHIFT                    26
#define BCHP_UFE_AFE_TNR_DPLL_R05_mdel_ch_DEFAULT                  0x00000000

/* UFE_AFE :: TNR_DPLL_R05 :: ch0_mdiv [25:18] */
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch0_mdiv_MASK                    0x03fc0000
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch0_mdiv_SHIFT                   18
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch0_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R05 :: ch1_mdiv [17:10] */
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch1_mdiv_MASK                    0x0003fc00
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch1_mdiv_SHIFT                   10
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch1_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R05 :: ch2_mdiv [09:02] */
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch2_mdiv_MASK                    0x000003fc
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch2_mdiv_SHIFT                   2
#define BCHP_UFE_AFE_TNR_DPLL_R05_ch2_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R05 :: dpll_spare_r05_b1_b0 [01:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R05_dpll_spare_r05_b1_b0_MASK        0x00000003
#define BCHP_UFE_AFE_TNR_DPLL_R05_dpll_spare_r05_b1_b0_SHIFT       0
#define BCHP_UFE_AFE_TNR_DPLL_R05_dpll_spare_r05_b1_b0_DEFAULT     0x00000000

/***************************************************************************
 *TNR_DPLL_R06 - TNR_DPLL_R06
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R06 :: ch3_mdiv [31:24] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch3_mdiv_MASK                    0xff000000
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch3_mdiv_SHIFT                   24
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch3_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R06 :: ch4_mdiv [23:16] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch4_mdiv_MASK                    0x00ff0000
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch4_mdiv_SHIFT                   16
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch4_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R06 :: ch5_mdiv [15:08] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch5_mdiv_MASK                    0x0000ff00
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch5_mdiv_SHIFT                   8
#define BCHP_UFE_AFE_TNR_DPLL_R06_ch5_mdiv_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_DPLL_R06 :: dpll_spare_r06_b7_b4 [07:04] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_dpll_spare_r06_b7_b4_MASK        0x000000f0
#define BCHP_UFE_AFE_TNR_DPLL_R06_dpll_spare_r06_b7_b4_SHIFT       4
#define BCHP_UFE_AFE_TNR_DPLL_R06_dpll_spare_r06_b7_b4_DEFAULT     0x00000000

/* UFE_AFE :: TNR_DPLL_R06 :: test_enable [03:03] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_enable_MASK                 0x00000008
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_enable_SHIFT                3
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_enable_DEFAULT              0x00000000

/* UFE_AFE :: TNR_DPLL_R06 :: test_sel [02:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_sel_MASK                    0x00000007
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_sel_SHIFT                   0
#define BCHP_UFE_AFE_TNR_DPLL_R06_test_sel_DEFAULT                 0x00000000

/***************************************************************************
 *TNR_HRM_R01 - TNR_HRM_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_HRM_R01 :: HRM_IBIAS_TUNE_GM [31:29] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_GM_MASK            0xe0000000
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_GM_SHIFT           29
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_GM_DEFAULT         0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: HRM_IBIAS_TUNE_TIA1 [28:26] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA1_MASK          0x1c000000
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA1_SHIFT         26
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA1_DEFAULT       0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: HRM_IBIAS_TUNE_TIA2 [25:23] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA2_MASK          0x03800000
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA2_SHIFT         23
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_IBIAS_TUNE_TIA2_DEFAULT       0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: HRM_C1_TUNE [22:17] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C1_TUNE_MASK                  0x007e0000
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C1_TUNE_SHIFT                 17
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C1_TUNE_DEFAULT               0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: HRM_C2_TUNE [16:11] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C2_TUNE_MASK                  0x0001f800
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C2_TUNE_SHIFT                 11
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_C2_TUNE_DEFAULT               0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: HRM_R_TUNE [10:05] */
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_R_TUNE_MASK                   0x000007e0
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_R_TUNE_SHIFT                  5
#define BCHP_UFE_AFE_TNR_HRM_R01_HRM_R_TUNE_DEFAULT                0x00000000

/* UFE_AFE :: TNR_HRM_R01 :: hrm_spare_r01_b4_b0 [04:00] */
#define BCHP_UFE_AFE_TNR_HRM_R01_hrm_spare_r01_b4_b0_MASK          0x0000001f
#define BCHP_UFE_AFE_TNR_HRM_R01_hrm_spare_r01_b4_b0_SHIFT         0
#define BCHP_UFE_AFE_TNR_HRM_R01_hrm_spare_r01_b4_b0_DEFAULT       0x00000000

/***************************************************************************
 *TNR_HRM_R02 - TNR_HRM_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_HRM_R02 :: HRM_SEL [31:30] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_MASK                      0xc0000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_SHIFT                     30
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_DEFAULT                   0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_GAIN_MODE [29:28] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_GAIN_MODE_MASK                0x30000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_GAIN_MODE_SHIFT               28
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_GAIN_MODE_DEFAULT             0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_SMW_ENBL [27:27] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SMW_ENBL_MASK                 0x08000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SMW_ENBL_SHIFT                27
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SMW_ENBL_DEFAULT              0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_HF_LO [26:26] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_HF_LO_MASK                    0x04000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_HF_LO_SHIFT                   26
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_HF_LO_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_LB_ENB [25:25] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LB_ENB_MASK                   0x02000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LB_ENB_SHIFT                  25
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LB_ENB_DEFAULT                0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_MID_VDD [24:24] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_MID_VDD_MASK                  0x01000000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_MID_VDD_SHIFT                 24
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_MID_VDD_DEFAULT               0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_OB_IIP3 [23:23] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OB_IIP3_MASK                  0x00800000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OB_IIP3_SHIFT                 23
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OB_IIP3_DEFAULT               0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_CAP_DIS [22:22] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_CAP_DIS_MASK                  0x00400000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_CAP_DIS_SHIFT                 22
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_CAP_DIS_DEFAULT               0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_OCMREF_SEL [21:20] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OCMREF_SEL_MASK               0x00300000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OCMREF_SEL_SHIFT              20
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_OCMREF_SEL_DEFAULT            0x00000001

/* UFE_AFE :: TNR_HRM_R02 :: HRM_ADC_TEST_ENB [19:19] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_ADC_TEST_ENB_MASK             0x00080000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_ADC_TEST_ENB_SHIFT            19
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_ADC_TEST_ENB_DEFAULT          0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_SEL_HPM_8P [18:18] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HPM_8P_MASK               0x00040000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HPM_8P_SHIFT              18
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HPM_8P_DEFAULT            0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_SEL_HSWGBIAS_8P [17:17] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HSWGBIAS_8P_MASK          0x00020000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HSWGBIAS_8P_SHIFT         17
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_SEL_HSWGBIAS_8P_DEFAULT       0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_LDO_RC_OFF [16:16] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_RC_OFF_MASK               0x00010000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_RC_OFF_SHIFT              16
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_RC_OFF_DEFAULT            0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_LDO_VOUT_CTRL [15:14] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_VOUT_CTRL_MASK            0x0000c000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_VOUT_CTRL_SHIFT           14
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_LDO_VOUT_CTRL_DEFAULT         0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: HRM_TNR_TEST_EN [13:13] */
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_TNR_TEST_EN_MASK              0x00002000
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_TNR_TEST_EN_SHIFT             13
#define BCHP_UFE_AFE_TNR_HRM_R02_HRM_TNR_TEST_EN_DEFAULT           0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: RFLPF_bypass [12:12] */
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_bypass_MASK                 0x00001000
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_bypass_SHIFT                12
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_bypass_DEFAULT              0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: RFLPF_vc_sleep [11:11] */
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_vc_sleep_MASK               0x00000800
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_vc_sleep_SHIFT              11
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_vc_sleep_DEFAULT            0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: RFLPF_buffer_sleep [10:10] */
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_buffer_sleep_MASK           0x00000400
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_buffer_sleep_SHIFT          10
#define BCHP_UFE_AFE_TNR_HRM_R02_RFLPF_buffer_sleep_DEFAULT        0x00000000

/* UFE_AFE :: TNR_HRM_R02 :: hrm_spare_r02_b9_b0 [09:00] */
#define BCHP_UFE_AFE_TNR_HRM_R02_hrm_spare_r02_b9_b0_MASK          0x000003ff
#define BCHP_UFE_AFE_TNR_HRM_R02_hrm_spare_r02_b9_b0_SHIFT         0
#define BCHP_UFE_AFE_TNR_HRM_R02_hrm_spare_r02_b9_b0_DEFAULT       0x00000000

/***************************************************************************
 *TNR_MXPLL_R01 - TNR_MXPLL_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R01 :: mxpll_spare_r01_b31_b29 [31:29] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_mxpll_spare_r01_b31_b29_MASK    0xe0000000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_mxpll_spare_r01_b31_b29_SHIFT   29
#define BCHP_UFE_AFE_TNR_MXPLL_R01_mxpll_spare_r01_b31_b29_DEFAULT 0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: pad_term_en [28:28] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_pad_term_en_MASK                0x10000000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_pad_term_en_SHIFT               28
#define BCHP_UFE_AFE_TNR_MXPLL_R01_pad_term_en_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: LODIV_LDO_rc_off [27:27] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_rc_off_MASK           0x08000000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_rc_off_SHIFT          27
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_rc_off_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: LODIV_LDO_vref_ctrl [26:25] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_vref_ctrl_MASK        0x06000000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_vref_ctrl_SHIFT       25
#define BCHP_UFE_AFE_TNR_MXPLL_R01_LODIV_LDO_vref_ctrl_DEFAULT     0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: VCO_reg_bleed [24:23] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_reg_bleed_MASK              0x01800000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_reg_bleed_SHIFT             23
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_reg_bleed_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: VCO_vref_ctrl [22:21] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_vref_ctrl_MASK              0x00600000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_vref_ctrl_SHIFT             21
#define BCHP_UFE_AFE_TNR_MXPLL_R01_VCO_vref_ctrl_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: CPLDO_verf_ctrl [20:19] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_verf_ctrl_MASK            0x00180000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_verf_ctrl_SHIFT           19
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_verf_ctrl_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: CPLDO_rc_off [18:18] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_rc_off_MASK               0x00040000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_rc_off_SHIFT              18
#define BCHP_UFE_AFE_TNR_MXPLL_R01_CPLDO_rc_off_DEFAULT            0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: PFDLDO_verf_ctrl [17:16] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_verf_ctrl_MASK           0x00030000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_verf_ctrl_SHIFT          16
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_verf_ctrl_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: PFDLDO_rc_off [15:15] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_rc_off_MASK              0x00008000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_rc_off_SHIFT             15
#define BCHP_UFE_AFE_TNR_MXPLL_R01_PFDLDO_rc_off_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_D2C_rbias [14:13] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_rbias_MASK           0x00006000
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_rbias_SHIFT          13
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_rbias_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_D2C_ibias [12:11] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_ibias_MASK           0x00001800
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_ibias_SHIFT          11
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_D2C_ibias_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Buf_Rbias_ctrl [10:09] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_Rbias_ctrl_MASK      0x00000600
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_Rbias_ctrl_SHIFT     9
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_Rbias_ctrl_DEFAULT   0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Buf_RD_ctrl [08:08] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_RD_ctrl_MASK         0x00000100
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_RD_ctrl_SHIFT        8
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_RD_ctrl_DEFAULT      0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Buf_ibias_ctrl [07:07] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_ibias_ctrl_MASK      0x00000080
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_ibias_ctrl_SHIFT     7
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Buf_ibias_ctrl_DEFAULT   0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Mux_Rbias_ctrl [06:05] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_Rbias_ctrl_MASK      0x00000060
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_Rbias_ctrl_SHIFT     5
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_Rbias_ctrl_DEFAULT   0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Mux_RD_ctrl [04:04] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_RD_ctrl_MASK         0x00000010
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_RD_ctrl_SHIFT        4
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_RD_ctrl_DEFAULT      0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: bypass_Mux_ibias_ctrl [03:03] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_ibias_ctrl_MASK      0x00000008
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_ibias_ctrl_SHIFT     3
#define BCHP_UFE_AFE_TNR_MXPLL_R01_bypass_Mux_ibias_ctrl_DEFAULT   0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: ref_ldo_vref_ctrl [02:01] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_vref_ctrl_MASK          0x00000006
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_vref_ctrl_SHIFT         1
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_vref_ctrl_DEFAULT       0x00000000

/* UFE_AFE :: TNR_MXPLL_R01 :: ref_ldo_rcoff [00:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_rcoff_MASK              0x00000001
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_rcoff_SHIFT             0
#define BCHP_UFE_AFE_TNR_MXPLL_R01_ref_ldo_rcoff_DEFAULT           0x00000000

/***************************************************************************
 *TNR_MXPLL_R02 - TNR_MXPLL_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R02 :: fast_count_mode_en [31:31] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fast_count_mode_en_MASK         0x80000000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fast_count_mode_en_SHIFT        31
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fast_count_mode_en_DEFAULT      0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: CP_rc_off [30:30] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_CP_rc_off_MASK                  0x40000000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_CP_rc_off_SHIFT                 30
#define BCHP_UFE_AFE_TNR_MXPLL_R02_CP_rc_off_DEFAULT               0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: LF_Cv_Par [29:26] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_LF_Cv_Par_MASK                  0x3c000000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_LF_Cv_Par_SHIFT                 26
#define BCHP_UFE_AFE_TNR_MXPLL_R02_LF_Cv_Par_DEFAULT               0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: Cp_ctrl [25:22] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Cp_ctrl_MASK                    0x03c00000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Cp_ctrl_SHIFT                   22
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Cp_ctrl_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: Icp_Sel [21:18] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_Sel_MASK                    0x003c0000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_Sel_SHIFT                   18
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_Sel_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: Icp_ref_adj [17:15] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_ref_adj_MASK                0x00038000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_ref_adj_SHIFT               15
#define BCHP_UFE_AFE_TNR_MXPLL_R02_Icp_ref_adj_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: skew_enlarge2_en [14:14] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge2_en_MASK           0x00004000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge2_en_SHIFT          14
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge2_en_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: skew_enlarge_en [13:13] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge_en_MASK            0x00002000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge_en_SHIFT           13
#define BCHP_UFE_AFE_TNR_MXPLL_R02_skew_enlarge_en_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: ref_skew_en [12:12] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_skew_en_MASK                0x00001000
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_skew_en_SHIFT               12
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_skew_en_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: fb_skew_en [11:11] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fb_skew_en_MASK                 0x00000800
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fb_skew_en_SHIFT                11
#define BCHP_UFE_AFE_TNR_MXPLL_R02_fb_skew_en_DEFAULT              0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: calib_adj [10:08] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_calib_adj_MASK                  0x00000700
#define BCHP_UFE_AFE_TNR_MXPLL_R02_calib_adj_SHIFT                 8
#define BCHP_UFE_AFE_TNR_MXPLL_R02_calib_adj_DEFAULT               0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: VC_test_en [07:07] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_VC_test_en_MASK                 0x00000080
#define BCHP_UFE_AFE_TNR_MXPLL_R02_VC_test_en_SHIFT                7
#define BCHP_UFE_AFE_TNR_MXPLL_R02_VC_test_en_DEFAULT              0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: test_o_mux_sel [06:05] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_test_o_mux_sel_MASK             0x00000060
#define BCHP_UFE_AFE_TNR_MXPLL_R02_test_o_mux_sel_SHIFT            5
#define BCHP_UFE_AFE_TNR_MXPLL_R02_test_o_mux_sel_DEFAULT          0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: ref_mux_sel [04:03] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_mux_sel_MASK                0x00000018
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_mux_sel_SHIFT               3
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_mux_sel_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R02 :: ref_d2c_bias [02:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_d2c_bias_MASK               0x00000007
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_d2c_bias_SHIFT              0
#define BCHP_UFE_AFE_TNR_MXPLL_R02_ref_d2c_bias_DEFAULT            0x00000000

/***************************************************************************
 *TNR_MXPLL_R03 - TNR_MXPLL_R03
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_test_port_sel [31:31] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_test_port_sel_MASK        0x80000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_test_port_sel_SHIFT       31
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_test_port_sel_DEFAULT     0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_external_clk_sel [30:30] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_external_clk_sel_MASK     0x40000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_external_clk_sel_SHIFT    30
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_external_clk_sel_DEFAULT  0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_div_ratio_sel [29:28] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_ratio_sel_MASK        0x30000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_ratio_sel_SHIFT       28
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_ratio_sel_DEFAULT     0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_div_one_sel [27:27] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_one_sel_MASK          0x08000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_one_sel_SHIFT         27
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div_one_sel_DEFAULT       0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_SRxP_sel [26:25] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_SRxP_sel_MASK             0x06000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_SRxP_sel_SHIFT            25
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_SRxP_sel_DEFAULT          0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: LODIV_div23_sel [24:24] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div23_sel_MASK            0x01000000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div23_sel_SHIFT           24
#define BCHP_UFE_AFE_TNR_MXPLL_R03_LODIV_div23_sel_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: mxpll_spare_r03_b23_b20 [23:20] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_mxpll_spare_r03_b23_b20_MASK    0x00f00000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_mxpll_spare_r03_b23_b20_SHIFT   20
#define BCHP_UFE_AFE_TNR_MXPLL_R03_mxpll_spare_r03_b23_b20_DEFAULT 0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: TC_DCadj [19:17] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_TC_DCadj_MASK                   0x000e0000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_TC_DCadj_SHIFT                  17
#define BCHP_UFE_AFE_TNR_MXPLL_R03_TC_DCadj_DEFAULT                0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: Iptat_bias [16:15] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_bias_MASK                 0x00018000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_bias_SHIFT                15
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_bias_DEFAULT              0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: Iptat_TC [14:12] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_TC_MASK                   0x00007000
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_TC_SHIFT                  12
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Iptat_TC_DEFAULT                0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: Rfilt_short [11:11] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rfilt_short_MASK                0x00000800
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rfilt_short_SHIFT               11
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rfilt_short_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: SDM_mode_ctrl [10:10] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_SDM_mode_ctrl_MASK              0x00000400
#define BCHP_UFE_AFE_TNR_MXPLL_R03_SDM_mode_ctrl_SHIFT             10
#define BCHP_UFE_AFE_TNR_MXPLL_R03_SDM_mode_ctrl_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: rndm_res_en [09:09] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_rndm_res_en_MASK                0x00000200
#define BCHP_UFE_AFE_TNR_MXPLL_R03_rndm_res_en_SHIFT               9
#define BCHP_UFE_AFE_TNR_MXPLL_R03_rndm_res_en_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: dither_en [08:08] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_dither_en_MASK                  0x00000100
#define BCHP_UFE_AFE_TNR_MXPLL_R03_dither_en_SHIFT                 8
#define BCHP_UFE_AFE_TNR_MXPLL_R03_dither_en_DEFAULT               0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: FBclk_test_en [07:07] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_FBclk_test_en_MASK              0x00000080
#define BCHP_UFE_AFE_TNR_MXPLL_R03_FBclk_test_en_SHIFT             7
#define BCHP_UFE_AFE_TNR_MXPLL_R03_FBclk_test_en_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: Rv_par [06:04] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rv_par_MASK                     0x00000070
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rv_par_SHIFT                    4
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rv_par_DEFAULT                  0x00000000

/* UFE_AFE :: TNR_MXPLL_R03 :: Rz_ctrl [03:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rz_ctrl_MASK                    0x0000000f
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rz_ctrl_SHIFT                   0
#define BCHP_UFE_AFE_TNR_MXPLL_R03_Rz_ctrl_DEFAULT                 0x00000000

/***************************************************************************
 *TNR_MXPLL_R04 - TNR_MXPLL_R04
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R04 :: mxpll_spare_r04_b31_b30 [31:30] */
#define BCHP_UFE_AFE_TNR_MXPLL_R04_mxpll_spare_r04_b31_b30_MASK    0xc0000000
#define BCHP_UFE_AFE_TNR_MXPLL_R04_mxpll_spare_r04_b31_b30_SHIFT   30
#define BCHP_UFE_AFE_TNR_MXPLL_R04_mxpll_spare_r04_b31_b30_DEFAULT 0x00000000

/* UFE_AFE :: TNR_MXPLL_R04 :: ndiv_integer [29:20] */
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_integer_MASK               0x3ff00000
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_integer_SHIFT              20
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_integer_DEFAULT            0x00000000

/* UFE_AFE :: TNR_MXPLL_R04 :: ndiv_fract [19:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_fract_MASK                 0x000fffff
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_fract_SHIFT                0
#define BCHP_UFE_AFE_TNR_MXPLL_R04_ndiv_fract_DEFAULT              0x00000000

/***************************************************************************
 *TNR_MXPLL_R05 - TNR_MXPLL_R05
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R05 :: Kvco_ctrl_byp_en [31:31] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Kvco_ctrl_byp_en_MASK           0x80000000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Kvco_ctrl_byp_en_SHIFT          31
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Kvco_ctrl_byp_en_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: Ibias_VCO_byp_en [30:30] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Ibias_VCO_byp_en_MASK           0x40000000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Ibias_VCO_byp_en_SHIFT          30
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Ibias_VCO_byp_en_DEFAULT        0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: fw_cal_done [29:29] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_done_MASK                0x20000000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_done_SHIFT               29
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_done_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: fw_count_en [28:28] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_count_en_MASK                0x10000000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_count_en_SHIFT               28
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_count_en_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: fw_VCO_band [27:20] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_VCO_band_MASK                0x0ff00000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_VCO_band_SHIFT               20
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_VCO_band_DEFAULT             0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: fw_calib [19:19] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_calib_MASK                   0x00080000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_calib_SHIFT                  19
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_calib_DEFAULT                0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: fw_cal_sel [18:18] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_sel_MASK                 0x00040000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_sel_SHIFT                18
#define BCHP_UFE_AFE_TNR_MXPLL_R05_fw_cal_sel_DEFAULT              0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: VCO_HB_en [17:17] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_VCO_HB_en_MASK                  0x00020000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_VCO_HB_en_SHIFT                 17
#define BCHP_UFE_AFE_TNR_MXPLL_R05_VCO_HB_en_DEFAULT               0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: recal_lock_lost [16:16] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_recal_lock_lost_MASK            0x00010000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_recal_lock_lost_SHIFT           16
#define BCHP_UFE_AFE_TNR_MXPLL_R05_recal_lock_lost_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: lock_err_limit [15:12] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_err_limit_MASK             0x0000f000
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_err_limit_SHIFT            12
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_err_limit_DEFAULT          0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: lock_count_contin [11:11] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_contin_MASK          0x00000800
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_contin_SHIFT         11
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_contin_DEFAULT       0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: lock_count_len [10:07] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_len_MASK             0x00000780
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_len_SHIFT            7
#define BCHP_UFE_AFE_TNR_MXPLL_R05_lock_count_len_DEFAULT          0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: cal_count_len [06:03] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_cal_count_len_MASK              0x00000078
#define BCHP_UFE_AFE_TNR_MXPLL_R05_cal_count_len_SHIFT             3
#define BCHP_UFE_AFE_TNR_MXPLL_R05_cal_count_len_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R05 :: Cal_settle_dly [02:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Cal_settle_dly_MASK             0x00000007
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Cal_settle_dly_SHIFT            0
#define BCHP_UFE_AFE_TNR_MXPLL_R05_Cal_settle_dly_DEFAULT          0x00000000

/***************************************************************************
 *TNR_MXPLL_R06 - TNR_MXPLL_R06
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R06 :: TC_ctrl_limit [31:28] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_limit_MASK              0xf0000000
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_limit_SHIFT             28
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_limit_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: TC_ctrl_slope [27:24] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_slope_MASK              0x0f000000
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_slope_SHIFT             24
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_slope_DEFAULT           0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: Kvco_ctrl_slope [23:21] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_slope_MASK            0x00e00000
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_slope_SHIFT           21
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_slope_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: Ibias_VCO_slope [20:15] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_slope_MASK            0x001f8000
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_slope_SHIFT           15
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_slope_DEFAULT         0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: TC_ctrl_byp_en [14:14] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_en_MASK             0x00004000
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_en_SHIFT            14
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_en_DEFAULT          0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: TC_ctrl_byp_or_offset [13:10] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_or_offset_MASK      0x00003c00
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_or_offset_SHIFT     10
#define BCHP_UFE_AFE_TNR_MXPLL_R06_TC_ctrl_byp_or_offset_DEFAULT   0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: Kvco_ctrl_byp_or_offset [09:07] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_byp_or_offset_MASK    0x00000380
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_byp_or_offset_SHIFT   7
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Kvco_ctrl_byp_or_offset_DEFAULT 0x00000000

/* UFE_AFE :: TNR_MXPLL_R06 :: Ibias_VCO_byp_or_offset [06:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_byp_or_offset_MASK    0x0000007f
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_byp_or_offset_SHIFT   0
#define BCHP_UFE_AFE_TNR_MXPLL_R06_Ibias_VCO_byp_or_offset_DEFAULT 0x00000000

/***************************************************************************
 *TNR_RFFE_R01 - TNR_RFFE_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_RFFE_R01 :: bypass_1p8 [31:31] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_bypass_1p8_MASK                  0x80000000
#define BCHP_UFE_AFE_TNR_RFFE_R01_bypass_1p8_SHIFT                 31
#define BCHP_UFE_AFE_TNR_RFFE_R01_bypass_1p8_DEFAULT               0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: Ibias_tune_1p8 [30:28] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_Ibias_tune_1p8_MASK              0x70000000
#define BCHP_UFE_AFE_TNR_RFFE_R01_Ibias_tune_1p8_SHIFT             28
#define BCHP_UFE_AFE_TNR_RFFE_R01_Ibias_tune_1p8_DEFAULT           0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: Rload_tune [27:24] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rload_tune_MASK                  0x0f000000
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rload_tune_SHIFT                 24
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rload_tune_DEFAULT               0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: mode_1p8 [23:20] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_mode_1p8_MASK                    0x00f00000
#define BCHP_UFE_AFE_TNR_RFFE_R01_mode_1p8_SHIFT                   20
#define BCHP_UFE_AFE_TNR_RFFE_R01_mode_1p8_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: Rbias_1p8 [19:16] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rbias_1p8_MASK                   0x000f0000
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rbias_1p8_SHIFT                  16
#define BCHP_UFE_AFE_TNR_RFFE_R01_Rbias_1p8_DEFAULT                0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_diff_mode_en [15:15] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_diff_mode_en_MASK            0x00008000
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_diff_mode_en_SHIFT           15
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_diff_mode_en_DEFAULT         0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_rampgen_gain [14:14] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_rampgen_gain_MASK            0x00004000
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_rampgen_gain_SHIFT           14
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_rampgen_gain_DEFAULT         0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_gain_offset [13:12] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gain_offset_MASK             0x00003000
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gain_offset_SHIFT            12
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gain_offset_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_fb_buf_bias [11:10] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_bias_MASK             0x00000c00
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_bias_SHIFT            10
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_bias_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_fb_buf_vref [09:08] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_vref_MASK             0x00000300
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_vref_SHIFT            8
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_fb_buf_vref_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_outbuf_bias [07:06] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_bias_MASK             0x000000c0
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_bias_SHIFT            6
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_bias_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_outbuf_vref [05:04] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_vref_MASK             0x00000030
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_vref_SHIFT            4
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_outbuf_vref_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_gm_bias [03:02] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_bias_MASK                 0x0000000c
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_bias_SHIFT                2
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_bias_DEFAULT              0x00000000

/* UFE_AFE :: TNR_RFFE_R01 :: lna_gm_vref [01:00] */
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_vref_MASK                 0x00000003
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_vref_SHIFT                0
#define BCHP_UFE_AFE_TNR_RFFE_R01_lna_gm_vref_DEFAULT              0x00000000

/***************************************************************************
 *TNR_RFFE_R02 - TNR_RFFE_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_RFFE_R02 :: vctrl_cmo_pole [31:29] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_pole_MASK              0xe0000000
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_pole_SHIFT             29
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_pole_DEFAULT           0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: vctrl_cmo_biq [28:26] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_biq_MASK               0x1c000000
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_biq_SHIFT              26
#define BCHP_UFE_AFE_TNR_RFFE_R02_vctrl_cmo_biq_DEFAULT            0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: ictrl_pole [25:23] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_pole_MASK                  0x03800000
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_pole_SHIFT                 23
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_pole_DEFAULT               0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: ictrl_biq_1p0 [22:20] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_biq_1p0_MASK               0x00700000
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_biq_1p0_SHIFT              20
#define BCHP_UFE_AFE_TNR_RFFE_R02_ictrl_biq_1p0_DEFAULT            0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: pole_vref [19:17] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_pole_vref_MASK                   0x000e0000
#define BCHP_UFE_AFE_TNR_RFFE_R02_pole_vref_SHIFT                  17
#define BCHP_UFE_AFE_TNR_RFFE_R02_pole_vref_DEFAULT                0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: biq_vref [16:14] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_biq_vref_MASK                    0x0001c000
#define BCHP_UFE_AFE_TNR_RFFE_R02_biq_vref_SHIFT                   14
#define BCHP_UFE_AFE_TNR_RFFE_R02_biq_vref_DEFAULT                 0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: BW_ctrl_pole [13:08] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_pole_MASK                0x00003f00
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_pole_SHIFT               8
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_pole_DEFAULT             0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: BW_ctrl_biq [07:02] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_biq_MASK                 0x000000fc
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_biq_SHIFT                2
#define BCHP_UFE_AFE_TNR_RFFE_R02_BW_ctrl_biq_DEFAULT              0x00000000

/* UFE_AFE :: TNR_RFFE_R02 :: band_ctrl [01:00] */
#define BCHP_UFE_AFE_TNR_RFFE_R02_band_ctrl_MASK                   0x00000003
#define BCHP_UFE_AFE_TNR_RFFE_R02_band_ctrl_SHIFT                  0
#define BCHP_UFE_AFE_TNR_RFFE_R02_band_ctrl_DEFAULT                0x00000000

/***************************************************************************
 *TNR_HRM_R03 - TNR_HRM_R03
 ***************************************************************************/
/* UFE_AFE :: TNR_HRM_R03 :: hrm_spare_r03_b31_b26 [31:28] */
#define BCHP_UFE_AFE_TNR_HRM_R03_hrm_spare_r03_b31_b26_MASK        0xf0000000
#define BCHP_UFE_AFE_TNR_HRM_R03_hrm_spare_r03_b31_b26_SHIFT       28
#define BCHP_UFE_AFE_TNR_HRM_R03_hrm_spare_r03_b31_b26_DEFAULT     0x00000000

/* UFE_AFE :: TNR_HRM_R03 :: HRM_SET_SR_4P [27:24] */
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_4P_MASK                0x0f000000
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_4P_SHIFT               24
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_4P_DEFAULT             0x00000000

/* UFE_AFE :: TNR_HRM_R03 :: HRM_SET_SR_8P [23:16] */
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_8P_MASK                0x00ff0000
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_8P_SHIFT               16
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_8P_DEFAULT             0x00000000

/* UFE_AFE :: TNR_HRM_R03 :: HRM_SET_SR_16P [15:00] */
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_16P_MASK               0x0000ffff
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_16P_SHIFT              0
#define BCHP_UFE_AFE_TNR_HRM_R03_HRM_SET_SR_16P_DEFAULT            0x00000000

/***************************************************************************
 *TNR_PWRUP_R01 - TNR_pwrup_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_PWRUP_R01 :: bias_pwrup [31:31] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_bias_pwrup_MASK                 0x80000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_bias_pwrup_SHIFT                31
#define BCHP_UFE_AFE_TNR_PWRUP_R01_bias_pwrup_DEFAULT              0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: AGC_lna_pd_pwrup [30:30] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_pd_pwrup_MASK           0x40000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_pd_pwrup_SHIFT          30
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_pd_pwrup_DEFAULT        0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: AGC_vga_pd_pwrup [29:29] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_vga_pd_pwrup_MASK           0x20000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_vga_pd_pwrup_SHIFT          29
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_vga_pd_pwrup_DEFAULT        0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: AGC_bbpd_pwrup [28:28] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_bbpd_pwrup_MASK             0x10000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_bbpd_pwrup_SHIFT            28
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_bbpd_pwrup_DEFAULT          0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_PFDCP_pwrup [27:27] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFDCP_pwrup_MASK          0x08000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFDCP_pwrup_SHIFT         27
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFDCP_pwrup_DEFAULT       0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_TO_ODB_pwrup [26:26] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_TO_ODB_pwrup_MASK         0x04000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_TO_ODB_pwrup_SHIFT        26
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_TO_ODB_pwrup_DEFAULT      0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_OMUX_pwrup [25:25] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_OMUX_pwrup_MASK           0x02000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_OMUX_pwrup_SHIFT          25
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_OMUX_pwrup_DEFAULT        0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: DPLL_pwron [24:24] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_MASK                 0x01000000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_SHIFT                24
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_DEFAULT              0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: DPLL_pwron_ldo [23:23] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_ldo_MASK             0x00800000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_ldo_SHIFT            23
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DPLL_pwron_ldo_DEFAULT          0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: pwrup_spare_r01_b22_b14 [22:14] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_pwrup_spare_r01_b22_b14_MASK    0x007fc000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_pwrup_spare_r01_b22_b14_SHIFT   14
#define BCHP_UFE_AFE_TNR_PWRUP_R01_pwrup_spare_r01_b22_b14_DEFAULT 0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: LNA_pwrup [13:13] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_LNA_pwrup_MASK                  0x00002000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_LNA_pwrup_SHIFT                 13
#define BCHP_UFE_AFE_TNR_PWRUP_R01_LNA_pwrup_DEFAULT               0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: RFPGA_pwrup [12:12] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFPGA_pwrup_MASK                0x00001000
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFPGA_pwrup_SHIFT               12
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFPGA_pwrup_DEFAULT             0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: RFLPF_pwrup [11:11] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFLPF_pwrup_MASK                0x00000800
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFLPF_pwrup_SHIFT               11
#define BCHP_UFE_AFE_TNR_PWRUP_R01_RFLPF_pwrup_DEFAULT             0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: HRM_pwrup [10:10] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_HRM_pwrup_MASK                  0x00000400
#define BCHP_UFE_AFE_TNR_PWRUP_R01_HRM_pwrup_SHIFT                 10
#define BCHP_UFE_AFE_TNR_PWRUP_R01_HRM_pwrup_DEFAULT               0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: DCO_pwrup [09:09] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_pwrup_MASK                  0x00000200
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_pwrup_SHIFT                 9
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_pwrup_DEFAULT               0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: DCO_comp_pwrup [08:08] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_comp_pwrup_MASK             0x00000100
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_comp_pwrup_SHIFT            8
#define BCHP_UFE_AFE_TNR_PWRUP_R01_DCO_comp_pwrup_DEFAULT          0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: AGC_lna_gain_ramp_pwrup [07:07] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_gain_ramp_pwrup_MASK    0x00000080
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_gain_ramp_pwrup_SHIFT   7
#define BCHP_UFE_AFE_TNR_PWRUP_R01_AGC_lna_gain_ramp_pwrup_DEFAULT 0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: CLKDIV_pwrup [06:06] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_CLKDIV_pwrup_MASK               0x00000040
#define BCHP_UFE_AFE_TNR_PWRUP_R01_CLKDIV_pwrup_SHIFT              6
#define BCHP_UFE_AFE_TNR_PWRUP_R01_CLKDIV_pwrup_DEFAULT            0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_LODIV_LDO_pwrup [05:05] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_LODIV_LDO_pwrup_MASK      0x00000020
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_LODIV_LDO_pwrup_SHIFT     5
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_LODIV_LDO_pwrup_DEFAULT   0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_VCO_pwrup [04:04] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_VCO_pwrup_MASK            0x00000010
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_VCO_pwrup_SHIFT           4
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_VCO_pwrup_DEFAULT         0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_CP_LDO_pwrup [03:03] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_CP_LDO_pwrup_MASK         0x00000008
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_CP_LDO_pwrup_SHIFT        3
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_CP_LDO_pwrup_DEFAULT      0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_PFD_LDO_pwrup [02:02] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFD_LDO_pwrup_MASK        0x00000004
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFD_LDO_pwrup_SHIFT       2
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_PFD_LDO_pwrup_DEFAULT     0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_EXCLK_BYPASS_pwrup [01:01] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_EXCLK_BYPASS_pwrup_MASK   0x00000002
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_EXCLK_BYPASS_pwrup_SHIFT  1
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_EXCLK_BYPASS_pwrup_DEFAULT 0x00000000

/* UFE_AFE :: TNR_PWRUP_R01 :: MXPLL_REF_LDO_pwrup [00:00] */
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_REF_LDO_pwrup_MASK        0x00000001
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_REF_LDO_pwrup_SHIFT       0
#define BCHP_UFE_AFE_TNR_PWRUP_R01_MXPLL_REF_LDO_pwrup_DEFAULT     0x00000000

/***************************************************************************
 *TNR_PWRUP_R02 - TNR_pwrup_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_PWRUP_R02 :: pwrup_spare_r02 [31:00] */
#define BCHP_UFE_AFE_TNR_PWRUP_R02_pwrup_spare_r02_MASK            0xffffffff
#define BCHP_UFE_AFE_TNR_PWRUP_R02_pwrup_spare_r02_SHIFT           0
#define BCHP_UFE_AFE_TNR_PWRUP_R02_pwrup_spare_r02_DEFAULT         0x00000000

/***************************************************************************
 *TNR_RESETB_R01 - TNR_resetb_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_RESETB_R01 :: resetb_spare_r01_b31_b8 [31:08] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_resetb_spare_r01_b31_b8_MASK   0xffffff00
#define BCHP_UFE_AFE_TNR_RESETB_R01_resetb_spare_r01_b31_b8_SHIFT  8
#define BCHP_UFE_AFE_TNR_RESETB_R01_resetb_spare_r01_b31_b8_DEFAULT 0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: HRM_resetb_SR [07:07] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_HRM_resetb_SR_MASK             0x00000080
#define BCHP_UFE_AFE_TNR_RESETB_R01_HRM_resetb_SR_SHIFT            7
#define BCHP_UFE_AFE_TNR_RESETB_R01_HRM_resetb_SR_DEFAULT          0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: AGC_resetb [06:06] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_AGC_resetb_MASK                0x00000040
#define BCHP_UFE_AFE_TNR_RESETB_R01_AGC_resetb_SHIFT               6
#define BCHP_UFE_AFE_TNR_RESETB_R01_AGC_resetb_DEFAULT             0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: DPLL_resetb [05:05] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_resetb_MASK               0x00000020
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_resetb_SHIFT              5
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_resetb_DEFAULT            0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: DPLL_post_resetb [04:04] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_post_resetb_MASK          0x00000010
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_post_resetb_SHIFT         4
#define BCHP_UFE_AFE_TNR_RESETB_R01_DPLL_post_resetb_DEFAULT       0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: MXPLL_CAL_LOCK_resetb [03:03] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_CAL_LOCK_resetb_MASK     0x00000008
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_CAL_LOCK_resetb_SHIFT    3
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_CAL_LOCK_resetb_DEFAULT  0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: LoGen_div1to16_resetb [02:02] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_LoGen_div1to16_resetb_MASK     0x00000004
#define BCHP_UFE_AFE_TNR_RESETB_R01_LoGen_div1to16_resetb_SHIFT    2
#define BCHP_UFE_AFE_TNR_RESETB_R01_LoGen_div1to16_resetb_DEFAULT  0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: MXPLL_Div23_resetb [01:01] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_Div23_resetb_MASK        0x00000002
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_Div23_resetb_SHIFT       1
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_Div23_resetb_DEFAULT     0x00000000

/* UFE_AFE :: TNR_RESETB_R01 :: MXPLL_FBDIV_resetb [00:00] */
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_FBDIV_resetb_MASK        0x00000001
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_FBDIV_resetb_SHIFT       0
#define BCHP_UFE_AFE_TNR_RESETB_R01_MXPLL_FBDIV_resetb_DEFAULT     0x00000000

/***************************************************************************
 *TNR_RESETB_R02 - TNR_resetb_R02
 ***************************************************************************/
/* UFE_AFE :: TNR_RESETB_R02 :: resetb_spare_r02 [31:00] */
#define BCHP_UFE_AFE_TNR_RESETB_R02_resetb_spare_r02_MASK          0xffffffff
#define BCHP_UFE_AFE_TNR_RESETB_R02_resetb_spare_r02_SHIFT         0
#define BCHP_UFE_AFE_TNR_RESETB_R02_resetb_spare_r02_DEFAULT       0x00000000

/***************************************************************************
 *TNR_AGC_R08 - TNR_AGC_R08
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R08 :: o_AGC_spare_r08_b31_b18 [31:18] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_AGC_spare_r08_b31_b18_MASK      0xfffc0000
#define BCHP_UFE_AFE_TNR_AGC_R08_o_AGC_spare_r08_b31_b18_SHIFT     18

/* UFE_AFE :: TNR_AGC_R08 :: o_lna_dco_cal_done [17:17] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_lna_dco_cal_done_MASK           0x00020000
#define BCHP_UFE_AFE_TNR_AGC_R08_o_lna_dco_cal_done_SHIFT          17

/* UFE_AFE :: TNR_AGC_R08 :: o_lna_dco_cal_6dB [16:12] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_lna_dco_cal_6dB_MASK            0x0001f000
#define BCHP_UFE_AFE_TNR_AGC_R08_o_lna_dco_cal_6dB_SHIFT           12

/* UFE_AFE :: TNR_AGC_R08 :: o_vga_dco_cal_done [11:11] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_vga_dco_cal_done_MASK           0x00000800
#define BCHP_UFE_AFE_TNR_AGC_R08_o_vga_dco_cal_done_SHIFT          11

/* UFE_AFE :: TNR_AGC_R08 :: o_vga_dco_cal_6dB [10:06] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_vga_dco_cal_6dB_MASK            0x000007c0
#define BCHP_UFE_AFE_TNR_AGC_R08_o_vga_dco_cal_6dB_SHIFT           6

/* UFE_AFE :: TNR_AGC_R08 :: o_bb_dco_cal_done [05:05] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_bb_dco_cal_done_MASK            0x00000020
#define BCHP_UFE_AFE_TNR_AGC_R08_o_bb_dco_cal_done_SHIFT           5

/* UFE_AFE :: TNR_AGC_R08 :: o_bb_dco_cal_6dB [04:00] */
#define BCHP_UFE_AFE_TNR_AGC_R08_o_bb_dco_cal_6dB_MASK             0x0000001f
#define BCHP_UFE_AFE_TNR_AGC_R08_o_bb_dco_cal_6dB_SHIFT            0

/***************************************************************************
 *TNR_AGC_R09 - TNR_AGC_R09
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R09 :: o_AGC_spare_r09_b31_b28 [31:28] */
#define BCHP_UFE_AFE_TNR_AGC_R09_o_AGC_spare_r09_b31_b28_MASK      0xf0000000
#define BCHP_UFE_AFE_TNR_AGC_R09_o_AGC_spare_r09_b31_b28_SHIFT     28

/* UFE_AFE :: TNR_AGC_R09 :: o_lna_gain_code [27:20] */
#define BCHP_UFE_AFE_TNR_AGC_R09_o_lna_gain_code_MASK              0x0ff00000
#define BCHP_UFE_AFE_TNR_AGC_R09_o_lna_gain_code_SHIFT             20

/* UFE_AFE :: TNR_AGC_R09 :: o_vga_gain_code [19:12] */
#define BCHP_UFE_AFE_TNR_AGC_R09_o_vga_gain_code_MASK              0x000ff000
#define BCHP_UFE_AFE_TNR_AGC_R09_o_vga_gain_code_SHIFT             12

/* UFE_AFE :: TNR_AGC_R09 :: o_vga_pd_level_thresh [11:06] */
#define BCHP_UFE_AFE_TNR_AGC_R09_o_vga_pd_level_thresh_MASK        0x00000fc0
#define BCHP_UFE_AFE_TNR_AGC_R09_o_vga_pd_level_thresh_SHIFT       6

/* UFE_AFE :: TNR_AGC_R09 :: o_bb_pd_level_thresh [05:00] */
#define BCHP_UFE_AFE_TNR_AGC_R09_o_bb_pd_level_thresh_MASK         0x0000003f
#define BCHP_UFE_AFE_TNR_AGC_R09_o_bb_pd_level_thresh_SHIFT        0

/***************************************************************************
 *TNR_AGC_R10 - TNR_AGC_R10
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R10 :: o_agc_reg_rdata [31:00] */
#define BCHP_UFE_AFE_TNR_AGC_R10_o_agc_reg_rdata_MASK              0xffffffff
#define BCHP_UFE_AFE_TNR_AGC_R10_o_agc_reg_rdata_SHIFT             0

/***************************************************************************
 *TNR_AGC_R11 - TNR_AGC_R11
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R11 :: agc_spare_r11 [31:00] */
#define BCHP_UFE_AFE_TNR_AGC_R11_agc_spare_r11_MASK                0xffffffff
#define BCHP_UFE_AFE_TNR_AGC_R11_agc_spare_r11_SHIFT               0

/***************************************************************************
 *TNR_AGC_R12 - TNR_AGC_R12
 ***************************************************************************/
/* UFE_AFE :: TNR_AGC_R12 :: agc_spare_r12 [31:00] */
#define BCHP_UFE_AFE_TNR_AGC_R12_agc_spare_r12_MASK                0xffffffff
#define BCHP_UFE_AFE_TNR_AGC_R12_agc_spare_r12_SHIFT               0

/***************************************************************************
 *TNR_DCO_R03 - TNR_DCO_R03
 ***************************************************************************/
/* UFE_AFE :: TNR_DCO_R03 :: dco_spare_r03_b31_b16 [31:16] */
#define BCHP_UFE_AFE_TNR_DCO_R03_dco_spare_r03_b31_b16_MASK        0xffff0000
#define BCHP_UFE_AFE_TNR_DCO_R03_dco_spare_r03_b31_b16_SHIFT       16

/* UFE_AFE :: TNR_DCO_R03 :: dco_int_stat [15:00] */
#define BCHP_UFE_AFE_TNR_DCO_R03_dco_int_stat_MASK                 0x0000ffff
#define BCHP_UFE_AFE_TNR_DCO_R03_dco_int_stat_SHIFT                0

/***************************************************************************
 *TNR_DPLL_R07 - TNR_DPLL_R07
 ***************************************************************************/
/* UFE_AFE :: TNR_DPLL_R07 :: stat_out_b31_b14 [31:14] */
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_b31_b14_MASK            0xffffc000
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_b31_b14_SHIFT           14

/* UFE_AFE :: TNR_DPLL_R07 :: stat_out_lock [13:13] */
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_lock_MASK               0x00002000
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_lock_SHIFT              13

/* UFE_AFE :: TNR_DPLL_R07 :: stat_out_lock_lost [12:12] */
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_lock_lost_MASK          0x00001000
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_lock_lost_SHIFT         12

/* UFE_AFE :: TNR_DPLL_R07 :: stat_out [11:00] */
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_MASK                    0x00000fff
#define BCHP_UFE_AFE_TNR_DPLL_R07_stat_out_SHIFT                   0

/***************************************************************************
 *TNR_MXPLL_R07 - TNR_MXPLL_R07
 ***************************************************************************/
/* UFE_AFE :: TNR_MXPLL_R07 :: VCO_band_readout [31:24] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_VCO_band_readout_MASK           0xff000000
#define BCHP_UFE_AFE_TNR_MXPLL_R07_VCO_band_readout_SHIFT          24

/* UFE_AFE :: TNR_MXPLL_R07 :: mxpll_fw_count_err [23:04] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_fw_count_err_MASK         0x00fffff0
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_fw_count_err_SHIFT        4

/* UFE_AFE :: TNR_MXPLL_R07 :: mxpll_fw_count_done [03:03] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_fw_count_done_MASK        0x00000008
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_fw_count_done_SHIFT       3

/* UFE_AFE :: TNR_MXPLL_R07 :: mxpll_lock_lost [02:02] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_lock_lost_MASK            0x00000004
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_lock_lost_SHIFT           2

/* UFE_AFE :: TNR_MXPLL_R07 :: mxpll_lock [01:01] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_lock_MASK                 0x00000002
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_lock_SHIFT                1

/* UFE_AFE :: TNR_MXPLL_R07 :: mxpll_cal_done [00:00] */
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_cal_done_MASK             0x00000001
#define BCHP_UFE_AFE_TNR_MXPLL_R07_mxpll_cal_done_SHIFT            0

/***************************************************************************
 *TNR_SPARE_R01 - TNR_SPARE_R01
 ***************************************************************************/
/* UFE_AFE :: TNR_SPARE_R01 :: o_DPLL_lock [31:31] */
#define BCHP_UFE_AFE_TNR_SPARE_R01_o_DPLL_lock_MASK                0x80000000
#define BCHP_UFE_AFE_TNR_SPARE_R01_o_DPLL_lock_SHIFT               31

/* UFE_AFE :: TNR_SPARE_R01 :: o_spare_b30_b0 [30:00] */
#define BCHP_UFE_AFE_TNR_SPARE_R01_o_spare_b30_b0_MASK             0x7fffffff
#define BCHP_UFE_AFE_TNR_SPARE_R01_o_spare_b30_b0_SHIFT            0

/***************************************************************************
 *NDAC_CTRL_R00 - NDAC_R00
 ***************************************************************************/
/* UFE_AFE :: NDAC_CTRL_R00 :: reserved_for_eco0 [31:20] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco0_MASK          0xfff00000
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco0_SHIFT         20
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco0_DEFAULT       0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: lowvn [19:19] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_lowvn_MASK                      0x00080000
#define BCHP_UFE_AFE_NDAC_CTRL_R00_lowvn_SHIFT                     19
#define BCHP_UFE_AFE_NDAC_CTRL_R00_lowvn_DEFAULT                   0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: nvtadj [18:16] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_nvtadj_MASK                     0x00070000
#define BCHP_UFE_AFE_NDAC_CTRL_R00_nvtadj_SHIFT                    16
#define BCHP_UFE_AFE_NDAC_CTRL_R00_nvtadj_DEFAULT                  0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: reserved_for_eco1 [15:14] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco1_MASK          0x0000c000
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco1_SHIFT         14
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco1_DEFAULT       0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: vldo_sel [13:11] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vldo_sel_MASK                   0x00003800
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vldo_sel_SHIFT                  11
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vldo_sel_DEFAULT                0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: vbg_Tsen [10:08] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vbg_Tsen_MASK                   0x00000700
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vbg_Tsen_SHIFT                  8
#define BCHP_UFE_AFE_NDAC_CTRL_R00_vbg_Tsen_DEFAULT                0x00000005

/* UFE_AFE :: NDAC_CTRL_R00 :: reserved_for_eco2 [07:07] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco2_MASK          0x00000080
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco2_SHIFT         7
#define BCHP_UFE_AFE_NDAC_CTRL_R00_reserved_for_eco2_DEFAULT       0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: refR_sel [06:05] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_refR_sel_MASK                   0x00000060
#define BCHP_UFE_AFE_NDAC_CTRL_R00_refR_sel_SHIFT                  5
#define BCHP_UFE_AFE_NDAC_CTRL_R00_refR_sel_DEFAULT                0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: dac_pwro [04:01] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_dac_pwro_MASK                   0x0000001e
#define BCHP_UFE_AFE_NDAC_CTRL_R00_dac_pwro_SHIFT                  1
#define BCHP_UFE_AFE_NDAC_CTRL_R00_dac_pwro_DEFAULT                0x00000000

/* UFE_AFE :: NDAC_CTRL_R00 :: PWRDN [00:00] */
#define BCHP_UFE_AFE_NDAC_CTRL_R00_PWRDN_MASK                      0x00000001
#define BCHP_UFE_AFE_NDAC_CTRL_R00_PWRDN_SHIFT                     0
#define BCHP_UFE_AFE_NDAC_CTRL_R00_PWRDN_DEFAULT                   0x00000000

/***************************************************************************
 *NDAC_CTRL_R01 - NDAC_CTRL_R01
 ***************************************************************************/
/* UFE_AFE :: NDAC_CTRL_R01 :: reserved_for_eco0 [31:27] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco0_MASK          0xf8000000
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco0_SHIFT         27
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco0_DEFAULT       0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: CRC_en [26:26] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_CRC_en_MASK                     0x04000000
#define BCHP_UFE_AFE_NDAC_CTRL_R01_CRC_en_SHIFT                    26
#define BCHP_UFE_AFE_NDAC_CTRL_R01_CRC_en_DEFAULT                  0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: enable_lfsr [25:25] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_enable_lfsr_MASK                0x02000000
#define BCHP_UFE_AFE_NDAC_CTRL_R01_enable_lfsr_SHIFT               25
#define BCHP_UFE_AFE_NDAC_CTRL_R01_enable_lfsr_DEFAULT             0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: rstb [24:24] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_rstb_MASK                       0x01000000
#define BCHP_UFE_AFE_NDAC_CTRL_R01_rstb_SHIFT                      24
#define BCHP_UFE_AFE_NDAC_CTRL_R01_rstb_DEFAULT                    0x00000001

/* UFE_AFE :: NDAC_CTRL_R01 :: dataDC [23:12] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_dataDC_MASK                     0x00fff000
#define BCHP_UFE_AFE_NDAC_CTRL_R01_dataDC_SHIFT                    12
#define BCHP_UFE_AFE_NDAC_CTRL_R01_dataDC_DEFAULT                  0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: saw_freq [11:08] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_freq_MASK                   0x00000f00
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_freq_SHIFT                  8
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_freq_DEFAULT                0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: reserved_for_eco1 [07:06] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco1_MASK          0x000000c0
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco1_SHIFT         6
#define BCHP_UFE_AFE_NDAC_CTRL_R01_reserved_for_eco1_DEFAULT       0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: shuf_linear [05:05] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_shuf_linear_MASK                0x00000020
#define BCHP_UFE_AFE_NDAC_CTRL_R01_shuf_linear_SHIFT               5
#define BCHP_UFE_AFE_NDAC_CTRL_R01_shuf_linear_DEFAULT             0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: saw_en [04:04] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_en_MASK                     0x00000010
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_en_SHIFT                    4
#define BCHP_UFE_AFE_NDAC_CTRL_R01_saw_en_DEFAULT                  0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: src_sel [03:02] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_src_sel_MASK                    0x0000000c
#define BCHP_UFE_AFE_NDAC_CTRL_R01_src_sel_SHIFT                   2
#define BCHP_UFE_AFE_NDAC_CTRL_R01_src_sel_DEFAULT                 0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: tc_obb [01:01] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_tc_obb_MASK                     0x00000002
#define BCHP_UFE_AFE_NDAC_CTRL_R01_tc_obb_SHIFT                    1
#define BCHP_UFE_AFE_NDAC_CTRL_R01_tc_obb_DEFAULT                  0x00000000

/* UFE_AFE :: NDAC_CTRL_R01 :: edge_sel [00:00] */
#define BCHP_UFE_AFE_NDAC_CTRL_R01_edge_sel_MASK                   0x00000001
#define BCHP_UFE_AFE_NDAC_CTRL_R01_edge_sel_SHIFT                  0
#define BCHP_UFE_AFE_NDAC_CTRL_R01_edge_sel_DEFAULT                0x00000000

/***************************************************************************
 *NDAC_STATUS - NDAC_STATUS
 ***************************************************************************/
/* UFE_AFE :: NDAC_STATUS :: reserved0 [31:17] */
#define BCHP_UFE_AFE_NDAC_STATUS_reserved0_MASK                    0xfffe0000
#define BCHP_UFE_AFE_NDAC_STATUS_reserved0_SHIFT                   17

/* UFE_AFE :: NDAC_STATUS :: o_lfsr_fail_flag [16:16] */
#define BCHP_UFE_AFE_NDAC_STATUS_o_lfsr_fail_flag_MASK             0x00010000
#define BCHP_UFE_AFE_NDAC_STATUS_o_lfsr_fail_flag_SHIFT            16

/* UFE_AFE :: NDAC_STATUS :: o_CRC [15:00] */
#define BCHP_UFE_AFE_NDAC_STATUS_o_CRC_MASK                        0x0000ffff
#define BCHP_UFE_AFE_NDAC_STATUS_o_CRC_SHIFT                       0

#endif /* #ifndef BCHP_UFE_AFE_H__ */

/* End of File */
