// Seed: 3107902314
module module_0 (
    input  supply1 id_0,
    input  uwire   id_1
    , id_4,
    output logic   id_2
);
  initial begin : LABEL_0
    id_2 = -1;
    id_2 = id_0 ^ id_4;
    id_2 = -1;
    @(id_1);
    id_2 <= 1 == -1;
    if (1'b0 || -1) begin : LABEL_1
      id_2 <= 1'b0;
    end
    id_2 = id_4;
  end
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input wire id_8,
    output logic id_9
);
  always @(posedge id_4) begin : LABEL_0
    fork
      $clog2(7);
      ;
    join_none
    assume #1  (-1);
    case (id_8 == id_8)
      id_5: id_9 = id_4;
      default: id_1 <= id_0 < -1'b0;
    endcase
  end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1
  );
endmodule
