// Seed: 1274221426
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout id_26;
  input id_25;
  output id_24;
  inout id_23;
  inout id_22;
  inout id_21;
  inout id_20;
  output id_19;
  output id_18;
  inout id_17;
  output id_16;
  inout id_15;
  output id_14;
  input id_13;
  output id_12;
  inout id_11;
  input id_10;
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_3[1] = id_6;
  assign id_12 = id_15;
  assign id_7 = id_21;
  logic id_26;
  logic id_27 = 1'h0;
  initial begin
    id_27 = 1'h0;
    id_11 <= id_21;
    if (id_13) id_15 <= id_9 * 1 - 1;
    else id_22 <= id_1;
  end
endmodule
