
synthesis -f "adc_ms_b_adc_ms_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 28 13:17:54 2020


Command Line:  synthesis -f adc_ms_b_adc_ms_lattice.synproj -gui -msgset /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO.
The -s option is 3.
The -t option is TQFP100.
The -d option is LCMXO1200C.
Using package TQFP100.
Using performance grade 3.
                                                          

##########################################################

### Lattice Family : MachXO

### Device  : LCMXO1200C

### Package : TQFP100

### Speed   : 3

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = adc_ms.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1 (searchpath added)
-p /usr/local/diamond/3.11_x64/ispfpga/mj5g00/data (searchpath added)
-p /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms (searchpath added)
-p /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1 (searchpath added)
Verilog design file = /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v
Verilog design file = /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v
Verilog design file = /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v
NGD file = adc_ms_b_adc_ms.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v. VERI-1482
    <postMsg mid="35901294" type="Warning" dynamic="1" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(7): " arg1="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg2="7"  />
Analyzing Verilog file /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v. VERI-1482
Analyzing Verilog file /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo.v. VERI-1482
Top module name (Verilog): adc_ms
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(3): " arg1="adc_ms" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(50): " arg1="32" arg2="6" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="50"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(56): " arg1="32" arg2="6" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="56"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(141): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="141"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(200): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="200"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(210): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="210"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(217): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="217"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(237): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="237"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(271): " arg1="32" arg2="15" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="271"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(295): " arg1="32" arg2="16" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="295"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(362): " arg1="32" arg2="4" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg4="362"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v(2): " arg1="uart_tx" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v" arg3="2"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v(35): " arg1="32" arg2="3" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_tx.v" arg4="35"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(4): " arg1="uart_rx" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg3="4"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(35): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="35"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(53): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="53"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(56): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="56"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(72): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="72"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(84): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="84"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v(87): " arg1="32" arg2="5" arg3="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/uart_rx.v" arg4="87"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(37): " arg1="result_content[47]" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="37"  />
Last elaborated design is adc_ms()
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.19.
Top-level module name = adc_ms.
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(302): " arg1="timer_gate_r[0]_458" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="302"  />
    <postMsg mid="35002004" type="Warning" dynamic="1" navigation="0" arg0="p1"  />
######## Missing driver on net result_content[47]. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="frame_content"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="uart_frame_r"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="uart_frame_r"  />
    <postMsg mid="35002004" type="Warning" dynamic="1" navigation="0" arg0="p1"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(279): " arg1="runup_set_i0" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="279"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(279): " arg1="runup_set_i11" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="279"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(370): " arg1="uart_frame_state_i2" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="370"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v(370): " arg1="frame_content__i17" arg2="/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms.v" arg3="370"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in adc_ms_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="n6925" arg2="n6925"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="n6925"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="2"  />

Design Results:
    649 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file adc_ms_b_adc_ms.ngd.

################### Begin Area Report (adc_ms)######################
Number of register bits => 257 of 1419 (18 % )
CCU2 => 45
FD1P3AX => 114
FD1P3AY => 2
FD1P3IX => 28
FD1P3JX => 5
FD1S3AX => 90
FD1S3IX => 17
FD1S3JX => 1
GSR => 1
IB => 4
L6MUX21 => 1
OB => 25
ORCALUT4 => 294
PFUMX => 19
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : cnt_5, loads : 132
  Net : uart_divider_3, loads : 65
  Net : uart_divider_0, loads : 40
  Net : mclk_c, loads : 24
Clock Enable Nets
Number of Clock Enables: 24
Top 10 highest fanout Clock Enables:
  Net : uart_divider_3_enable_52, loads : 44
  Net : cnt_5_enable_63, loads : 43
  Net : cnt_5_enable_84, loads : 16
  Net : cnt_5_enable_46, loads : 8
  Net : uart_rx_a/uart_divider_0_enable_10, loads : 8
  Net : uart_divider_3_enable_11, loads : 8
  Net : uart_rx_a/uart_divider_0_enable_3, loads : 6
  Net : uart_frame_start, loads : 5
  Net : cnt_5_enable_52, loads : 4
  Net : cnt_5_enable_81, loads : 4
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : uart_divider_3_enable_52, loads : 44
  Net : cnt_5_enable_63, loads : 43
  Net : n6691, loads : 33
  Net : state_0, loads : 21
  Net : uart_frame_cnt_0, loads : 21
  Net : state_1, loads : 20
  Net : uart_frame_cnt_2, loads : 20
  Net : n9, loads : 20
  Net : state_4, loads : 19
  Net : uart_rx_a/uart_rx_cnt_0, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets uart_divider[3]]         |  200.000 MHz|  120.424 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mclk_c]                  |  200.000 MHz|  168.039 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets cnt[5]]                  |  200.000 MHz|   53.729 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets uart_divider[0]]         |  200.000 MHz|   94.491 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 179.969  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.687  secs
--------------------------------------------------------------

map -a "MachXO" -p LCMXO1200C -t TQFP100 -s 3 -oc Commercial   "adc_ms_b_adc_ms.ngd" -o "adc_ms_b_adc_ms_map.ncd" -pr "adc_ms_b_adc_ms.prf" -mp "adc_ms_b_adc_ms.mrp" -lpf "/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms/adc_ms_b_adc_ms.lpf" -lpf "/home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/adc_ms_b.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: adc_ms_b_adc_ms.ngd
   Picdevice="LCMXO1200C"

   Pictype="TQFP100"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO1200CTQFP100, Performance used: 3.

Loading device for application map from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.19.
Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="n6925"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="p1"  />



Design Summary:
   Number of PFU registers:   257 out of  1200 (21%)
   Number of SLICEs:       196 out of   600 (33%)
      SLICEs as Logic/ROM:    196 out of   600 (33%)
      SLICEs as RAM:            0 out of   200 (0%)
      SLICEs as Carry:         45 out of   600 (8%)
   Number of LUT4s:        390 out of  1200 (33%)
      Number used as logic LUTs:        300
      Number used as distributed RAM:     0
      Number used as ripple logic:       90
      Number used as shift registers:     0
   Number of external PIOs: 29 out of 73 (40%)
   Number of PLLs:  0 out of 1 (0%)
   Number of block RAMs:  0 out of 1 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net uart_divider[3]: 39 loads, 39 rising, 0 falling (Driver: uart_divider_1076_1248__i4 )
     Net cnt[5]: 75 loads, 75 rising, 0 falling (Driver: cnt_1085__i5 )
     Net mclk_c: 12 loads, 12 rising, 0 falling (Driver: PIO mclk )
     Net uart_divider[0]: 24 loads, 24 rising, 0 falling (Driver: uart_divider_1076_1248__i1 )
   Number of Clock Enables:  24
     Net uart_divider_3_enable_13: 2 loads, 2 LSLICEs
     Net uart_tx_a/uart_tx_busy_N_585: 1 loads, 1 LSLICEs
     Net uart_tx_a/uart_divider_3_enable_3: 1 loads, 1 LSLICEs
     Net cnt_5_enable_84: 8 loads, 8 LSLICEs
     Net cnt_5_enable_69: 2 loads, 2 LSLICEs
     Net cnt_5_enable_52: 2 loads, 2 LSLICEs
     Net cnt_5_enable_63: 20 loads, 20 LSLICEs
     Net cnt_5_enable_14: 1 loads, 1 LSLICEs
     Net cnt_5_enable_46: 5 loads, 5 LSLICEs
     Net cnt_5_enable_81: 1 loads, 1 LSLICEs
     Net cnt_5_enable_66: 1 loads, 1 LSLICEs
     Net cnt_5_enable_22: 1 loads, 1 LSLICEs
     Net uart_rx_rst: 1 loads, 1 LSLICEs
     Net uart_divider_3_enable_11: 5 loads, 5 LSLICEs
     Net cnt_5_enable_75: 2 loads, 2 LSLICEs
     Net cnt_5_enable_65: 1 loads, 1 LSLICEs
     Net uart_divider_3_enable_52: 20 loads, 20 LSLICEs
     Net cnt_5_enable_64: 1 loads, 1 LSLICEs
     Net uart_frame_start: 1 loads, 1 LSLICEs
     Net cnt_5_enable_68: 1 loads, 1 LSLICEs
     Net cnt_5_enable_73: 2 loads, 2 LSLICEs
     Net uart_rx_a/uart_divider_0_enable_1: 1 loads, 1 LSLICEs
     Net uart_rx_a/uart_divider_0_enable_3: 1 loads, 1 LSLICEs
     Net uart_rx_a/uart_divider_0_enable_10: 4 loads, 4 LSLICEs
   Number of LSRs:  15
     Net uart_tx_a/uart_tx_state_2__N_570: 5 loads, 5 LSLICEs
     Net uart_tx_a/n5972: 1 loads, 1 LSLICEs
     Net n3867: 8 loads, 8 LSLICEs
     Net cnt_5_enable_63: 1 loads, 1 LSLICEs
     Net n6689: 3 loads, 3 LSLICEs
     Net n31_adj_691: 1 loads, 1 LSLICEs
     Net n4458: 3 loads, 3 LSLICEs
     Net cnt_5__N_310: 3 loads, 3 LSLICEs
     Net n6728: 2 loads, 2 LSLICEs
     Net n6300: 1 loads, 1 LSLICEs
     Net n6275: 1 loads, 1 LSLICEs
     Net uart_divider_3_enable_52: 1 loads, 1 LSLICEs
     Net n3007: 1 loads, 1 LSLICEs
     Net uart_rx_a/n6695: 3 loads, 3 LSLICEs
     Net uart_rx_a/n6324: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n6691: 33 loads
     Net uart_divider_3_enable_52: 24 loads
     Net cnt_5_enable_63: 22 loads
     Net state_0: 21 loads
     Net uart_frame_cnt_0: 21 loads
     Net n9: 20 loads
     Net state_1: 20 loads
     Net uart_frame_cnt_2: 20 loads
     Net state_4: 19 loads
     Net uart_rx_a/uart_rx_cnt_0: 17 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 157 MB

Dumping design to file adc_ms_b_adc_ms_map.ncd.

ncd2vdb "adc_ms_b_adc_ms_map.ncd" ".vdbs/adc_ms_b_adc_ms_map.vdb"

Loading device for application ncd2vdb from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.

mpartrce -p "adc_ms_b_adc_ms.p2t" -f "adc_ms_b_adc_ms.p3t" -tf "adc_ms_b_adc_ms.pt" "adc_ms_b_adc_ms_map.ncd" "adc_ms_b_adc_ms.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "adc_ms_b_adc_ms_map.ncd"
Tue Jul 28 13:17:56 2020

PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF adc_ms_b_adc_ms_map.ncd adc_ms_b_adc_ms.dir/5_1.ncd adc_ms_b_adc_ms.prf
Preference file: adc_ms_b_adc_ms.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file adc_ms_b_adc_ms_map.ncd.
Design name: adc_ms
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     TQFP100
Performance: 3
Loading device for application par from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.94.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      29/211          13% used
                     29/73           39% bonded
   SLICE            196/600          32% used



Number of Signals: 628
Number of Connections: 1683

Pin Constraint Summary:
   29 out of 29 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    cnt[5] (driver: SLICE_43, clk load #: 75)
    uart_divider[3] (driver: SLICE_32, clk load #: 39)
    uart_divider[0] (driver: SLICE_33, clk load #: 24)
    mclk_c (driver: mclk, clk load #: 12)

The following 2 signals are selected to use the secondary clock routing resources:
    cnt_5_enable_63 (driver: SLICE_230, clk load #: 0, sr load #: 1, ce load #: 20)
    uart_divider_3_enable_52 (driver: SLICE_144, clk load #: 0, sr load #: 1, ce load #: 20)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 72219.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  71888
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 4 (25%)
  PLL        : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "cnt[5]" from Q1 on comp "SLICE_43" on site "R7C2C", clk load = 75
  PRIMARY "uart_divider[3]" from Q1 on comp "SLICE_32" on site "R6C2B", clk load = 39
  PRIMARY "uart_divider[0]" from Q0 on comp "SLICE_33" on site "R6C2A", clk load = 24
  PRIMARY "mclk_c" from comp "mclk" on CLK_PIN site "40 (PB7F)", clk load = 12
  SECONDARY "cnt_5_enable_63" from F1 on comp "SLICE_230" on site "R10C2C", clk load = 0, ce load = 20, sr load = 1
  SECONDARY "uart_divider_3_enable_52" from F1 on comp "SLICE_144" on site "R10C2A", clk load = 0, ce load = 20, sr load = 1

  PRIMARY  : 4 out of 4 (100%)
  SECONDARY: 2 out of 4 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   29 out of 211 (13.7%) PIO sites used.
   29 out of 73 (39.7%) bonded PIO sites used.
   Number of PIO comps: 29; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 1 / 10 ( 10%) | 3.3V       | -          | -          |
| 1        | 3 / 8 ( 37%)  | 3.3V       | -          | -          |
| 2        | 2 / 10 ( 20%) | 3.3V       | -          | -          |
| 3        | 7 / 11 ( 63%) | 3.3V       | -          | -          |
| 4        | 7 / 8 ( 87%)  | 3.3V       | -          | -          |
| 5        | 4 / 5 ( 80%)  | 3.3V       | -          | -          |
| 6        | 2 / 10 ( 20%) | 3.3V       | -          | -          |
| 7        | 3 / 11 ( 27%) | 3.3V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 3 secs 

Dumping design to file adc_ms_b_adc_ms.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 1683 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at Tue Jul 28 13:18:00 CEST 2020

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Tue Jul 28 13:18:00 CEST 2020

Start NBR section for initial routing at Tue Jul 28 13:18:00 CEST 2020
Level 4, iteration 1
54(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Tue Jul 28 13:18:00 CEST 2020
Level 4, iteration 1
28(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 2
7(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 3
5(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for re-routing at Tue Jul 28 13:18:01 CEST 2020
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for post-routing at Tue Jul 28 13:18:01 CEST 2020

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  1683 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file adc_ms_b_adc_ms.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 5 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "adc_ms_b_adc_ms.pt" -o "adc_ms_b_adc_ms.twr" "adc_ms_b_adc_ms.ncd" "adc_ms_b_adc_ms.prf"
trce:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file adc_ms_b_adc_ms.ncd.
Design name: adc_ms
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     TQFP100
Performance: 3
Loading device for application trce from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.94.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Tue Jul 28 13:18:03 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o adc_ms_b_adc_ms.twr -gui -msgset /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/promote.xml adc_ms_b_adc_ms.ncd adc_ms_b_adc_ms.prf 
Design file:     adc_ms_b_adc_ms.ncd
Preference file: adc_ms_b_adc_ms.prf
Device,speed:    LCMXO1200C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4228  Score: 41118978
Cumulative negative slack: 41118978

Constraints cover 4783 paths, 6 nets, and 1652 connections (98.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Tue Jul 28 13:18:03 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o adc_ms_b_adc_ms.twr -gui -msgset /home/jarin/storage/main/backup_mg/contest/tah/mm/proj/fpga/1/promote.xml adc_ms_b_adc_ms.ncd adc_ms_b_adc_ms.prf 
Design file:     adc_ms_b_adc_ms.ncd
Preference file: adc_ms_b_adc_ms.prf
Device,speed:    LCMXO1200C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 85  Score: 24033
Cumulative negative slack: 24033

Constraints cover 4783 paths, 6 nets, and 1652 connections (98.16% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4228 (setup), 85 (hold)
Score: 41118978 (setup), 24033 (hold)
Cumulative negative slack: 41143011 (41118978+24033)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 120 MB


tmcheck -par "adc_ms_b_adc_ms.par" 

bitgen -w "adc_ms_b_adc_ms.ncd" -f "adc_ms_b_adc_ms.t2b" "adc_ms_b_adc_ms.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.2.446
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file adc_ms_b_adc_ms.ncd.
Design name: adc_ms
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     TQFP100
Performance: 3
Loading device for application Bitgen from file 'mj5g17x12.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.19.
Performance Hardware Data Status: Version 1.94.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from adc_ms_b_adc_ms.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "adc_ms_b_adc_ms.bit".
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 222 MB

ddtcmd -dev LCMXO1200C-XXT100 -if "adc_ms_b_adc_ms.bit" -oft -jed -of "adc_ms_b_adc_ms.jed"  -comment "adc_ms_b_adc_ms.alt" 
Lattice Diamond Deployment Tool 3.11 Command Line

Loading Programmer Device Database...

Generating JED.....
Device Name: LCMXO1200C-XXT100
Reading Input File: adc_ms_b_adc_ms.bit
Output File: adc_ms_b_adc_ms.jed
Comment file adc_ms_b_adc_ms.alt.
Generating JEDEC.....
File adc_ms_b_adc_ms.jed generated successfully.
Lattice Diamond Deployment Tool has exited successfully.

