// Seed: 3811020244
module module_0;
  logic id_1;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input wand id_3,
    input wand id_4,
    output wand id_5,
    input wire id_6,
    input wand id_7,
    input tri id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    input tri id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    output wand id_16,
    input wire id_17
);
  module_0 modCall_1 ();
  assign id_2 = id_10;
endmodule
