;redcode
;assert 1
	SPL 0, #209
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 277, 60
	ADD #100, 20
	CMP @121, 403
	ADD @100, 90
	CMP <0, @2
	SPL 0, #209
	SLT #100, 20
	SPL <127, <106
	SUB @127, 106
	SPL 0, <-12
	ADD 280, 30
	SUB 0, -12
	CMP @-110, 2
	DJN -1, @-20
	ADD 210, 30
	SLT 210, 60
	JMP -1, @-20
	CMP #0, -20
	CMP #0, -20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 100
	ADD 210, 30
	MOV -7, <-20
	SUB <0, <2
	SUB @121, 103
	ADD 277, 60
	ADD 280, 30
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD @100, 90
	DJN -8, @-20
	ADD @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	SUB @7, @82
	JMP @72, #200
	ADD 280, 30
	SUB @7, @82
	SUB @7, @82
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 280, 30
	ADD 280, 30
	SPL 0, #209
