#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 25 10:42:52 2018
# Process ID: 10512
# Current directory: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11804 C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\edit_VGA_sAXI_controller_v1_0.xpr
# Log file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/vivado.log
# Journal file: C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/edit_VGA_sAXI_controller_v1_0.xpr
update_compile_order -fileset sources_1
set_property top {C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\VGA_sAXI_controller_1.0\src} [current_fileset]
set_property top {C:\Users\basile.berckmoes\Documents\GitHub\EmbeddedProcessing\Labo6\ip_repo\VGA_sAXI_controller_1.0\src\ClkAndAndResetGen.vhd} [current_fileset]
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ClkAndResetGen.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/ColorGenerator.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VideoTimingGen.vhd -filesets [get_filesets *]
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/src/VGA_controller.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/basile.berckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -to_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo6/ip_repo/VGA_sAXI_controller_1.0/hdl/VGA_sAXI_controller_v1_0_S00_AXI.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
