

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90006|    90006|  0.450 ms|  0.450 ms|  90006|  90006|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |    90004|    90004|        95|         90|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 90, depth = 95


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 1
  Pipeline-0 : II = 90, D = 95, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 98 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 99 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:14->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 100 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 0, i10 %i_1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:14->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 101 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%i = load i10 %i_1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 105 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.73ns)   --->   "%icmp_ln17 = icmp_eq  i10 %i, i10 1000" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 106 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln17 = add i10 %i, i10 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 107 'add' 'add_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body.i.split_ifconv, void %for.body.i12.preheader.exitStub" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 108 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %i" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 109 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i10 %addr_in, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 110 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 111 'load' 'addr_in_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_1 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 %add_ln17, i10 %i_1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:14->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 112 'store' 'store_ln14' <Predicate = (!icmp_ln17)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 113 'load' 'addr_in_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i10 %addr_in_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 114 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 115 'getelementptr' 'A_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 116 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 117 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 118 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_4 : Operation 119 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 119 'icmp' 'addr_cmp' <Predicate = (!icmp_ln17)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 120 'load' 'reuse_reg_load' <Predicate = (!icmp_ln17 & addr_cmp)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.48ns)   --->   "%beta = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %A_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:18->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 121 'select' 'beta' <Predicate = (!icmp_ln17)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.97>
ST_6 : Operation 122 [14/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 122 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.97>
ST_7 : Operation 123 [13/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 123 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.97>
ST_8 : Operation 124 [12/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 124 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.97>
ST_9 : Operation 125 [11/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 125 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.97>
ST_10 : Operation 126 [10/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 126 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.97>
ST_11 : Operation 127 [9/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 127 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.97>
ST_12 : Operation 128 [8/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 128 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.97>
ST_13 : Operation 129 [7/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 129 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.97>
ST_14 : Operation 130 [6/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 130 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.97>
ST_15 : Operation 131 [5/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 131 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.97>
ST_16 : Operation 132 [4/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 132 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.97>
ST_17 : Operation 133 [3/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 133 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.97>
ST_18 : Operation 134 [2/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 134 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.97>
ST_19 : Operation 135 [1/14] (3.97ns)   --->   "%mul_i_i = dmul i64 %beta, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 135 'dmul' 'mul_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 136 [16/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 136 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.64>
ST_21 : Operation 137 [15/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 137 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 138 [14/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 138 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 139 [13/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 139 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 140 [12/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 140 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 141 [11/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 141 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 142 [10/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 142 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.64>
ST_27 : Operation 143 [9/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 143 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 144 [8/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 144 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 145 [7/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 145 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 146 [6/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 146 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.64>
ST_31 : Operation 147 [5/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 147 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.64>
ST_32 : Operation 148 [4/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 148 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.64>
ST_33 : Operation 149 [3/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 149 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.64>
ST_34 : Operation 150 [2/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 150 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 151 [1/16] (3.64ns)   --->   "%add_i_i = dadd i64 %mul_i_i, i64 19.5238" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 151 'dadd' 'add_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.97>
ST_36 : Operation 152 [14/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 152 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.97>
ST_37 : Operation 153 [13/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 153 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.97>
ST_38 : Operation 154 [12/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 154 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.97>
ST_39 : Operation 155 [11/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 155 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.97>
ST_40 : Operation 156 [10/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 156 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.97>
ST_41 : Operation 157 [9/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 157 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.97>
ST_42 : Operation 158 [8/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 158 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.97>
ST_43 : Operation 159 [7/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 159 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.97>
ST_44 : Operation 160 [6/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 160 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.97>
ST_45 : Operation 161 [5/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 161 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.97>
ST_46 : Operation 162 [4/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 162 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.97>
ST_47 : Operation 163 [3/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 163 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.97>
ST_48 : Operation 164 [2/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 164 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.97>
ST_49 : Operation 165 [1/14] (3.97ns)   --->   "%mul1_i_i = dmul i64 %add_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 165 'dmul' 'mul1_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.97>
ST_50 : Operation 166 [14/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 166 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.97>
ST_51 : Operation 167 [13/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 167 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.97>
ST_52 : Operation 168 [12/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 168 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.97>
ST_53 : Operation 169 [11/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 169 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.97>
ST_54 : Operation 170 [10/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 170 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.97>
ST_55 : Operation 171 [9/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 171 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.97>
ST_56 : Operation 172 [8/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 172 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.97>
ST_57 : Operation 173 [7/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 173 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.97>
ST_58 : Operation 174 [6/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 174 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.97>
ST_59 : Operation 175 [5/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 175 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.97>
ST_60 : Operation 176 [4/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 176 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.97>
ST_61 : Operation 177 [3/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 177 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.97>
ST_62 : Operation 178 [2/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 178 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.97>
ST_63 : Operation 179 [1/14] (3.97ns)   --->   "%mul2_i_i = dmul i64 %mul1_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 179 'dmul' 'mul2_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.64>
ST_64 : Operation 180 [16/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 180 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.64>
ST_65 : Operation 181 [15/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 181 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.64>
ST_66 : Operation 182 [14/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 182 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.64>
ST_67 : Operation 183 [13/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 183 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.64>
ST_68 : Operation 184 [12/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 184 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.64>
ST_69 : Operation 185 [11/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 185 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.64>
ST_70 : Operation 186 [10/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 186 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.64>
ST_71 : Operation 187 [9/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 187 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.64>
ST_72 : Operation 188 [8/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 188 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.64>
ST_73 : Operation 189 [7/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 189 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.64>
ST_74 : Operation 190 [6/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 190 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.64>
ST_75 : Operation 191 [5/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 191 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.64>
ST_76 : Operation 192 [4/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 192 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.64>
ST_77 : Operation 193 [3/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 193 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.64>
ST_78 : Operation 194 [2/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 194 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.64>
ST_79 : Operation 195 [1/16] (3.64ns)   --->   "%add3_i_i = dadd i64 %mul2_i_i, i64 3.70476" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 195 'dadd' 'add3_i_i' <Predicate = (!icmp_ln17)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.97>
ST_80 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 196 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_80 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln20, i32 52, i32 62" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 197 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_80 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %bitcast_ln20" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 198 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_80 : Operation 199 [1/1] (1.63ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp, i11 2047" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 199 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 200 [1/1] (3.21ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 200 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 201 [4/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 201 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 202 [14/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 202 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.97>
ST_81 : Operation 203 [3/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 203 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 204 [13/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 204 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.97>
ST_82 : Operation 205 [2/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 205 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 206 [12/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 206 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.97>
ST_83 : Operation 207 [1/4] (3.12ns)   --->   "%tmp_1 = fcmp_oge  i64 %beta, i64 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 207 'dcmp' 'tmp_1' <Predicate = (!icmp_ln17)> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 208 [11/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 208 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.97>
ST_84 : Operation 209 [10/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 209 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.97>
ST_85 : Operation 210 [9/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 210 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.97>
ST_86 : Operation 211 [8/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 211 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.97>
ST_87 : Operation 212 [7/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 212 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.97>
ST_88 : Operation 213 [6/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 213 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.97>
ST_89 : Operation 214 [5/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 214 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.97>
ST_90 : Operation 215 [4/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 215 'dmul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.97>
ST_91 : Operation 216 [3/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 216 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 217 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i10 %addr_out, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 217 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 218 [2/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 218 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 92 <SV = 91> <Delay = 3.97>
ST_92 : Operation 219 [2/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 219 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 220 [1/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 220 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 93 <SV = 92> <Delay = 3.97>
ST_93 : Operation 221 [1/14] (3.97ns)   --->   "%result = dmul i64 %add3_i_i, i64 %beta" [benchmarks/jianyicheng/getTanhDouble/src/g.cpp:16->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:27->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 221 'dmul' 'result' <Predicate = true> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %addr_out_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 222 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln31 = store i64 %zext_ln31, i64 %reuse_addr_reg" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 223 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 94 <SV = 93> <Delay = 3.06>
ST_94 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 224 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 225 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 226 [1/1] (1.48ns) (out node of the LUT)   --->   "%result_1 = select i1 %and_ln20, i64 1, i64 %result" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 226 'select' 'result_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln20 = store i64 %result_1, i64 %reuse_reg" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:20->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 227 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:14->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 228 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:14->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 230 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 231 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 231 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln31 = store i64 %result_1, i10 %A_addr_1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:31->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 232 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_95 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body.i" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble.cpp:17->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:38]   --->   Operation 233 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
reuse_reg              (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i_1                    (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17              (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln17               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17              (zext             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
addr_in_addr           (getelementptr    ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_in_load           (load             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18              (zext             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_addr_reg_load    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                 (load             ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_cmp               (icmp             ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
reuse_reg_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta                   (select           ) [ 011100111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
mul_i_i                (dmul             ) [ 000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000]
add_i_i                (dadd             ) [ 000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000]
mul1_i_i               (dmul             ) [ 000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
mul2_i_i               (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000]
add3_i_i               (dadd             ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100]
bitcast_ln20           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln20             (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln20              (icmp             ) [ 011110000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110]
icmp_ln20_1            (icmp             ) [ 011110000000000000000000000000000000000000000000000000000000000000000000000000000111111111111110]
tmp_1                  (dcmp             ) [ 011110000000000000000000000000000000000000000000000000000000000000000000000000000000111111111110]
addr_out_addr          (getelementptr    ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
addr_out_load          (load             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
result                 (dmul             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln31              (zext             ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
store_ln31             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln20                (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln20               (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1               (select           ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln20             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln14      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln17      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_addr_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reuse_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="addr_in_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_in_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_in_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 store_ln31/95 "/>
</bind>
</comp>

<comp id="90" class="1004" name="addr_out_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="90"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_out_addr/91 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_out_load/91 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="2"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/95 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i_i/20 add3_i_i/64 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="64" slack="1"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i_i/6 mul1_i_i/36 mul2_i_i/50 result/80 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="75"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/80 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i mul1_i_i mul2_i_i result "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i add3_i_i "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln14_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln17_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln17_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln17_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln14_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln18_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="reuse_addr_reg_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="3"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="addr_cmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="1"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="reuse_reg_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="4"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="beta_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="64" slack="1"/>
<pin id="196" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="beta/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bitcast_ln20_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="75"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/80 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/80 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln20_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/80 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln20_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/80 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln20_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="52" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/80 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln31_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/93 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln31_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="92"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/93 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln20_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="14"/>
<pin id="237" dir="0" index="1" bw="1" slack="14"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/94 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln20_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="11"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/94 "/>
</bind>
</comp>

<comp id="244" class="1004" name="result_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="64" slack="1"/>
<pin id="248" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/94 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln20_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="93"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/94 "/>
</bind>
</comp>

<comp id="257" class="1005" name="reuse_addr_reg_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="264" class="1005" name="reuse_reg_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="icmp_ln17_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="282" class="1005" name="zext_ln17_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="90"/>
<pin id="284" dir="1" index="1" bw="64" slack="90"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="287" class="1005" name="addr_in_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="addr_in_load_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_in_load "/>
</bind>
</comp>

<comp id="297" class="1005" name="zext_ln18_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="302" class="1005" name="A_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="A_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="312" class="1005" name="addr_cmp_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="317" class="1005" name="beta_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln20_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="14"/>
<pin id="327" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln20_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="14"/>
<pin id="332" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="11"/>
<pin id="337" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="addr_out_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="addr_out_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_out_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln31_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="2"/>
<pin id="352" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="355" class="1005" name="result_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="117" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="135"><net_src comp="111" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="176"><net_src comp="161" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="201" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="211" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="126" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="52" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="267"><net_src comp="56" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="274"><net_src comp="60" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="281"><net_src comp="155" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="167" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="290"><net_src comp="64" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="295"><net_src comp="71" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="300"><net_src comp="177" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="305"><net_src comp="77" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="310"><net_src comp="84" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="315"><net_src comp="184" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="320"><net_src comp="192" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="328"><net_src comp="215" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="333"><net_src comp="221" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="338"><net_src comp="121" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="343"><net_src comp="90" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="348"><net_src comp="97" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="353"><net_src comp="227" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="358"><net_src comp="244" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {95 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_17_1 : addr_in | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_17_1 : A | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_17_1 : addr_out | {91 92 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		zext_ln17 : 2
		addr_in_addr : 3
		addr_in_load : 4
		store_ln14 : 3
	State 2
	State 3
		A_addr : 1
		A_load : 2
	State 4
		addr_cmp : 1
	State 5
		beta : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		tmp : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
		addr_out_load : 1
	State 92
	State 93
		store_ln31 : 1
	State 94
		store_ln20 : 1
	State 95
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_111     |    3    |   1112  |   1110  |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_117     |    10   |   558   |   678   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln17_fu_155  |    0    |    0    |    13   |
|   icmp   |   addr_cmp_fu_184  |    0    |    0    |    71   |
|          |  icmp_ln20_fu_215  |    0    |    0    |    12   |
|          | icmp_ln20_1_fu_221 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|  select  |     beta_fu_192    |    0    |    0    |    64   |
|          |   result_1_fu_244  |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln17_fu_161  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln20_fu_235   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln20_fu_239  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_121     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln17_fu_167  |    0    |    0    |    0    |
|   zext   |  zext_ln18_fu_177  |    0    |    0    |    0    |
|          |  zext_ln31_fu_227  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_201     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln20_fu_211 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    13   |   1670  |   2088  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_302    |   10   |
|    A_load_reg_307    |   64   |
|   addr_cmp_reg_312   |    1   |
| addr_in_addr_reg_287 |   10   |
| addr_in_load_reg_292 |   10   |
| addr_out_addr_reg_340|   10   |
| addr_out_load_reg_345|   10   |
|     beta_reg_317     |   64   |
|      i_1_reg_271     |   10   |
|   icmp_ln17_reg_278  |    1   |
|  icmp_ln20_1_reg_330 |    1   |
|   icmp_ln20_reg_325  |    1   |
|        reg_126       |   64   |
|        reg_132       |   64   |
|   result_1_reg_355   |   64   |
|reuse_addr_reg_reg_257|   64   |
|   reuse_reg_reg_264  |   64   |
|     tmp_1_reg_335    |    1   |
|   zext_ln17_reg_282  |   64   |
|   zext_ln18_reg_297  |   64   |
|   zext_ln31_reg_350  |   64   |
+----------------------+--------+
|         Total        |   705  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_84 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_111    |  p1  |   2  |  64  |   128  |
|    grp_fu_117    |  p0  |   3  |  64  |   192  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   390  ||  8.1786 ||    46   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1670  |  2088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   46   |
|  Register |    -   |    -   |   705  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    8   |  2375  |  2134  |
+-----------+--------+--------+--------+--------+
