WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1255745 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1255745 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 9452664 heartbeat IPC: 1.058 cumulative IPC: 0.61 (Simulation time: 00 hr 01 min 13 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 8196920 cumulative IPC: 0.61 (Simulation time: 00 hr 01 min 13 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 8196920 cumulative IPC: 0.61 (Simulation time: 00 hr 01 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.61 instructions: 5000003 cycles: 8196920
CPU 0 Branch Prediction Accuracy: 13.01% MPKI: 78.54 Average ROB Occupancy at Mispredict: 82.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0408
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 78.5
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0498

LLC TOTAL        ACCESS:      73287 HIT:      14751 MISS:      58536
LLC LOAD         ACCESS:      58219 HIT:       4812 MISS:      53407
LLC RFO          ACCESS:       6772 HIT:       1930 MISS:       4842
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7938 HIT:       7937 MISS:          1
LLC TRANSLATION  ACCESS:        358 HIT:         72 MISS:        286
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 276.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1003134 HIT:     996211 MISS:       6923
cpu0_DTLB LOAD         ACCESS:    1003134 HIT:     996211 MISS:       6923
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.84 cycles
cpu0_ITLB TOTAL        ACCESS:        756 HIT:        756 MISS:          0
cpu0_ITLB LOAD         ACCESS:        756 HIT:        756 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1183763 HIT:     688604 MISS:     495159
cpu0_L1D LOAD         ACCESS:    1111756 HIT:     642127 MISS:     469629
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      71002 HIT:      45981 MISS:      25021
cpu0_L1D TRANSLATION  ACCESS:       1005 HIT:        496 MISS:        509
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.13 cycles
cpu0_L1I TOTAL        ACCESS:        855 HIT:        853 MISS:          2
cpu0_L1I LOAD         ACCESS:        855 HIT:        853 MISS:          2
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 241 cycles
cpu0_L2C TOTAL        ACCESS:      81773 HIT:      16404 MISS:      65369
cpu0_L2C LOAD         ACCESS:      65903 HIT:       7684 MISS:      58219
cpu0_L2C RFO          ACCESS:       7062 HIT:        290 MISS:       6772
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       8317 HIT:       8297 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        491 HIT:        133 MISS:        358
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 268.1 cycles
cpu0_STLB TOTAL        ACCESS:       3994 HIT:       2989 MISS:       1005
cpu0_STLB LOAD         ACCESS:       3994 HIT:       2989 MISS:       1005
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 134.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38118
  ROW_BUFFER_MISS:      20388
 AVG DBUS CONGESTED CYCLE: 3.86
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1101
  FULL:       2845
