{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667397215606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667397215606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 19:23:35 2022 " "Processing started: Wed Nov 02 19:23:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667397215606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667397215606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667397215607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667397215825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667397215826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_ssd " "Found entity 1: hex_ssd" {  } { { "hex_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/hex_ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667397225059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667397225059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2d_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2d_ssd " "Found entity 1: b2d_ssd" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667397225060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667397225060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667397225061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667397225061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_26bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_26bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_26bit " "Found entity 1: counter_26bit" {  } { { "counter_26bit.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/counter_26bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667397225062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667397225062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667397225063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667397225063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667397225145 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 part4.v(6) " "Output port \"HEX7\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 part4.v(6) " "Output port \"HEX6\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 part4.v(6) " "Output port \"HEX5\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 part4.v(6) " "Output port \"HEX4\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 part4.v(6) " "Output port \"HEX3\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 part4.v(6) " "Output port \"HEX2\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 part4.v(6) " "Output port \"HEX1\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..1\] part4.v(5) " "Output port \"LEDR\[15..1\]\" at part4.v(5) has no driver" {  } { { "part4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1667397225158 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_26bit counter_26bit:C0 " "Elaborating entity \"counter_26bit\" for hierarchy \"counter_26bit:C0\"" {  } { { "part4.v" "C0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667397225191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop counter_26bit:C0\|t_flipflop:T0 " "Elaborating entity \"t_flipflop\" for hierarchy \"counter_26bit:C0\|t_flipflop:T0\"" {  } { { "counter_26bit.v" "T0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/counter_26bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667397225199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd b2d_ssd:H0 " "Elaborating entity \"b2d_ssd\" for hierarchy \"b2d_ssd:H0\"" {  } { { "part4.v" "H0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667397225216 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "b2d_ssd.v(6) " "Verilog HDL Case Statement warning at b2d_ssd.v(6): incomplete case statement has no default case item" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667397225217 "|part4|b2d_ssd:H0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD b2d_ssd.v(6) " "Verilog HDL Always Construct warning at b2d_ssd.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667397225217 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[6\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225217 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[5\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225217 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[4\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225218 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[3\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225218 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[2\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225218 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[1\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225218 "|part4|b2d_ssd:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] b2d_ssd.v(6) " "Inferred latch for \"SSD\[0\]\" at b2d_ssd.v(6)" {  } { { "b2d_ssd.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/b2d_ssd.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667397225218 "|part4|b2d_ssd:H0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISPLAY counter_16bit " "Node instance \"DISPLAY\" instantiates undefined entity \"counter_16bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part4.v" "DISPLAY" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part4/part4.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1667397225224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667397225262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 02 19:23:45 2022 " "Processing ended: Wed Nov 02 19:23:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667397225262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667397225262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667397225262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667397225262 ""}
