ARM GAS  /tmp/ccMBbc1M.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** 
  24:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g4xx_hal_msp.c **** 
  26:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc2;
  28:Core/Src/stm32g4xx_hal_msp.c **** 
  29:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/ccMBbc1M.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** 
  32:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32g4xx_hal_msp.c **** 
  34:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32g4xx_hal_msp.c **** 
  37:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32g4xx_hal_msp.c **** 
  39:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32g4xx_hal_msp.c **** 
  42:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32g4xx_hal_msp.c **** 
  44:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32g4xx_hal_msp.c **** 
  47:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32g4xx_hal_msp.c **** 
  49:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32g4xx_hal_msp.c **** 
  52:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32g4xx_hal_msp.c **** 
  54:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32g4xx_hal_msp.c **** 
  57:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32g4xx_hal_msp.c **** 
  59:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32g4xx_hal_msp.c **** 
  61:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32g4xx_hal_msp.c **** /**
  63:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32g4xx_hal_msp.c ****   */
  65:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32g4xx_hal_msp.c **** 
  69:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32g4xx_hal_msp.c **** 
  71:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40              		.loc 1 71 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/ccMBbc1M.s 			page 3


  45              		.loc 1 71 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 71 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 72 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 72 3 view .LVU8
  56              		.loc 1 72 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 72 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32g4xx_hal_msp.c **** 
  74:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32g4xx_hal_msp.c **** 
  76:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32g4xx_hal_msp.c **** 
  78:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32g4xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE329:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB330:
  80:Core/Src/stm32g4xx_hal_msp.c **** 
  81:Core/Src/stm32g4xx_hal_msp.c **** /**
  82:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
ARM GAS  /tmp/ccMBbc1M.s 			page 4


  85:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32g4xx_hal_msp.c **** */
  87:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32g4xx_hal_msp.c **** {
  91              		.loc 1 88 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 96
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 88 1 is_stmt 0 view .LVU15
  96 0000 30B5     		push	{r4, r5, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 99B0     		sub	sp, sp, #100
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 112
 105 0004 0446     		mov	r4, r0
  89:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 89 3 is_stmt 1 view .LVU16
 107              		.loc 1 89 20 is_stmt 0 view .LVU17
 108 0006 0021     		movs	r1, #0
 109 0008 1391     		str	r1, [sp, #76]
 110 000a 1491     		str	r1, [sp, #80]
 111 000c 1591     		str	r1, [sp, #84]
 112 000e 1691     		str	r1, [sp, #88]
 113 0010 1791     		str	r1, [sp, #92]
  90:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 114              		.loc 1 90 3 is_stmt 1 view .LVU18
 115              		.loc 1 90 28 is_stmt 0 view .LVU19
 116 0012 4422     		movs	r2, #68
 117 0014 02A8     		add	r0, sp, #8
 118              	.LVL1:
 119              		.loc 1 90 28 view .LVU20
 120 0016 FFF7FEFF 		bl	memset
 121              	.LVL2:
  91:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 122              		.loc 1 91 3 is_stmt 1 view .LVU21
 123              		.loc 1 91 10 is_stmt 0 view .LVU22
 124 001a 2268     		ldr	r2, [r4]
 125              		.loc 1 91 5 view .LVU23
 126 001c 264B     		ldr	r3, .L13
 127 001e 9A42     		cmp	r2, r3
 128 0020 01D0     		beq	.L10
 129              	.L5:
  92:Core/Src/stm32g4xx_hal_msp.c ****   {
  93:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
  94:Core/Src/stm32g4xx_hal_msp.c **** 
  95:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
  96:Core/Src/stm32g4xx_hal_msp.c **** 
  97:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
  98:Core/Src/stm32g4xx_hal_msp.c ****   */
  99:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 100:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 101:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32g4xx_hal_msp.c ****     {
ARM GAS  /tmp/ccMBbc1M.s 			page 5


 103:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32g4xx_hal_msp.c ****     }
 105:Core/Src/stm32g4xx_hal_msp.c **** 
 106:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 108:Core/Src/stm32g4xx_hal_msp.c **** 
 109:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 110:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 111:Core/Src/stm32g4xx_hal_msp.c ****     PA5     ------> ADC2_IN13
 112:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 113:Core/Src/stm32g4xx_hal_msp.c ****     */
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = POT2_Pin|POT1_Pin;
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 119:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC2 DMA Init */
 120:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC2 Init */
 121:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Instance = DMA1_Channel1;
 122:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 123:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 124:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 125:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 126:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 127:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 128:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 129:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 130:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 131:Core/Src/stm32g4xx_hal_msp.c ****     {
 132:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 133:Core/Src/stm32g4xx_hal_msp.c ****     }
 134:Core/Src/stm32g4xx_hal_msp.c **** 
 135:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 136:Core/Src/stm32g4xx_hal_msp.c **** 
 137:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 138:Core/Src/stm32g4xx_hal_msp.c **** 
 139:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 140:Core/Src/stm32g4xx_hal_msp.c ****   }
 141:Core/Src/stm32g4xx_hal_msp.c **** 
 142:Core/Src/stm32g4xx_hal_msp.c **** }
 130              		.loc 1 142 1 view .LVU24
 131 0022 19B0     		add	sp, sp, #100
 132              	.LCFI4:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 12
 135              		@ sp needed
 136 0024 30BD     		pop	{r4, r5, pc}
 137              	.LVL3:
 138              	.L10:
 139              	.LCFI5:
 140              		.cfi_restore_state
  99:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 141              		.loc 1 99 5 is_stmt 1 view .LVU25
  99:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 142              		.loc 1 99 40 is_stmt 0 view .LVU26
 143 0026 4FF40043 		mov	r3, #32768
 144 002a 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccMBbc1M.s 			page 6


 100:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145              		.loc 1 100 5 is_stmt 1 view .LVU27
 100:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 146              		.loc 1 100 39 is_stmt 0 view .LVU28
 147 002c 4FF00053 		mov	r3, #536870912
 148 0030 1193     		str	r3, [sp, #68]
 101:Core/Src/stm32g4xx_hal_msp.c ****     {
 149              		.loc 1 101 5 is_stmt 1 view .LVU29
 101:Core/Src/stm32g4xx_hal_msp.c ****     {
 150              		.loc 1 101 9 is_stmt 0 view .LVU30
 151 0032 02A8     		add	r0, sp, #8
 152 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 153              	.LVL4:
 101:Core/Src/stm32g4xx_hal_msp.c ****     {
 154              		.loc 1 101 8 view .LVU31
 155 0038 0028     		cmp	r0, #0
 156 003a 36D1     		bne	.L11
 157              	.L7:
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 158              		.loc 1 107 5 is_stmt 1 view .LVU32
 159              	.LBB4:
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 160              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 161              		.loc 1 107 5 view .LVU34
 162 003c 1F4B     		ldr	r3, .L13+4
 163 003e DA6C     		ldr	r2, [r3, #76]
 164 0040 42F40052 		orr	r2, r2, #8192
 165 0044 DA64     		str	r2, [r3, #76]
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 166              		.loc 1 107 5 view .LVU35
 167 0046 DA6C     		ldr	r2, [r3, #76]
 168 0048 02F40052 		and	r2, r2, #8192
 169 004c 0092     		str	r2, [sp]
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 170              		.loc 1 107 5 view .LVU36
 171 004e 009A     		ldr	r2, [sp]
 172              	.LBE4:
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 173              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 174              		.loc 1 109 5 view .LVU38
 175              	.LBB5:
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 176              		.loc 1 109 5 view .LVU39
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 177              		.loc 1 109 5 view .LVU40
 178 0050 DA6C     		ldr	r2, [r3, #76]
 179 0052 42F00102 		orr	r2, r2, #1
 180 0056 DA64     		str	r2, [r3, #76]
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 181              		.loc 1 109 5 view .LVU41
 182 0058 DB6C     		ldr	r3, [r3, #76]
 183 005a 03F00103 		and	r3, r3, #1
 184 005e 0193     		str	r3, [sp, #4]
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 185              		.loc 1 109 5 view .LVU42
ARM GAS  /tmp/ccMBbc1M.s 			page 7


 186 0060 019B     		ldr	r3, [sp, #4]
 187              	.LBE5:
 109:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 188              		.loc 1 109 5 view .LVU43
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 189              		.loc 1 114 5 view .LVU44
 114:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 190              		.loc 1 114 25 is_stmt 0 view .LVU45
 191 0062 6023     		movs	r3, #96
 192 0064 1393     		str	r3, [sp, #76]
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 115 5 is_stmt 1 view .LVU46
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 115 26 is_stmt 0 view .LVU47
 195 0066 0323     		movs	r3, #3
 196 0068 1493     		str	r3, [sp, #80]
 116:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197              		.loc 1 116 5 is_stmt 1 view .LVU48
 116:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 116 26 is_stmt 0 view .LVU49
 199 006a 0025     		movs	r5, #0
 200 006c 1595     		str	r5, [sp, #84]
 117:Core/Src/stm32g4xx_hal_msp.c **** 
 201              		.loc 1 117 5 is_stmt 1 view .LVU50
 202 006e 13A9     		add	r1, sp, #76
 203 0070 4FF09040 		mov	r0, #1207959552
 204 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL5:
 121:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 206              		.loc 1 121 5 view .LVU51
 121:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 207              		.loc 1 121 24 is_stmt 0 view .LVU52
 208 0078 1148     		ldr	r0, .L13+8
 209 007a 124B     		ldr	r3, .L13+12
 210 007c 0360     		str	r3, [r0]
 122:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 211              		.loc 1 122 5 is_stmt 1 view .LVU53
 122:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 212              		.loc 1 122 28 is_stmt 0 view .LVU54
 213 007e 2423     		movs	r3, #36
 214 0080 4360     		str	r3, [r0, #4]
 123:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 215              		.loc 1 123 5 is_stmt 1 view .LVU55
 123:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 123 30 is_stmt 0 view .LVU56
 217 0082 8560     		str	r5, [r0, #8]
 124:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 218              		.loc 1 124 5 is_stmt 1 view .LVU57
 124:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 219              		.loc 1 124 30 is_stmt 0 view .LVU58
 220 0084 C560     		str	r5, [r0, #12]
 125:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 221              		.loc 1 125 5 is_stmt 1 view .LVU59
 125:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 222              		.loc 1 125 27 is_stmt 0 view .LVU60
 223 0086 8023     		movs	r3, #128
 224 0088 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccMBbc1M.s 			page 8


 126:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 225              		.loc 1 126 5 is_stmt 1 view .LVU61
 126:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 226              		.loc 1 126 40 is_stmt 0 view .LVU62
 227 008a 4FF48073 		mov	r3, #256
 228 008e 4361     		str	r3, [r0, #20]
 127:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 229              		.loc 1 127 5 is_stmt 1 view .LVU63
 127:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 230              		.loc 1 127 37 is_stmt 0 view .LVU64
 231 0090 4FF48063 		mov	r3, #1024
 232 0094 8361     		str	r3, [r0, #24]
 128:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 233              		.loc 1 128 5 is_stmt 1 view .LVU65
 128:Core/Src/stm32g4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 128 25 is_stmt 0 view .LVU66
 235 0096 2023     		movs	r3, #32
 236 0098 C361     		str	r3, [r0, #28]
 129:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 237              		.loc 1 129 5 is_stmt 1 view .LVU67
 129:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 238              		.loc 1 129 29 is_stmt 0 view .LVU68
 239 009a 0562     		str	r5, [r0, #32]
 130:Core/Src/stm32g4xx_hal_msp.c ****     {
 240              		.loc 1 130 5 is_stmt 1 view .LVU69
 130:Core/Src/stm32g4xx_hal_msp.c ****     {
 241              		.loc 1 130 9 is_stmt 0 view .LVU70
 242 009c FFF7FEFF 		bl	HAL_DMA_Init
 243              	.LVL6:
 130:Core/Src/stm32g4xx_hal_msp.c ****     {
 244              		.loc 1 130 8 view .LVU71
 245 00a0 30B9     		cbnz	r0, .L12
 246              	.L8:
 135:Core/Src/stm32g4xx_hal_msp.c **** 
 247              		.loc 1 135 5 is_stmt 1 view .LVU72
 135:Core/Src/stm32g4xx_hal_msp.c **** 
 248              		.loc 1 135 5 view .LVU73
 249 00a2 074B     		ldr	r3, .L13+8
 250 00a4 6365     		str	r3, [r4, #84]
 135:Core/Src/stm32g4xx_hal_msp.c **** 
 251              		.loc 1 135 5 view .LVU74
 252 00a6 9C62     		str	r4, [r3, #40]
 135:Core/Src/stm32g4xx_hal_msp.c **** 
 253              		.loc 1 135 5 view .LVU75
 254              		.loc 1 142 1 is_stmt 0 view .LVU76
 255 00a8 BBE7     		b	.L5
 256              	.L11:
 103:Core/Src/stm32g4xx_hal_msp.c ****     }
 257              		.loc 1 103 7 is_stmt 1 view .LVU77
 258 00aa FFF7FEFF 		bl	Error_Handler
 259              	.LVL7:
 260 00ae C5E7     		b	.L7
 261              	.L12:
 132:Core/Src/stm32g4xx_hal_msp.c ****     }
 262              		.loc 1 132 7 view .LVU78
 263 00b0 FFF7FEFF 		bl	Error_Handler
 264              	.LVL8:
ARM GAS  /tmp/ccMBbc1M.s 			page 9


 265 00b4 F5E7     		b	.L8
 266              	.L14:
 267 00b6 00BF     		.align	2
 268              	.L13:
 269 00b8 00010050 		.word	1342177536
 270 00bc 00100240 		.word	1073876992
 271 00c0 00000000 		.word	hdma_adc2
 272 00c4 08000240 		.word	1073872904
 273              		.cfi_endproc
 274              	.LFE330:
 276              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_ADC_MspDeInit
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	HAL_ADC_MspDeInit:
 284              	.LVL9:
 285              	.LFB331:
 143:Core/Src/stm32g4xx_hal_msp.c **** 
 144:Core/Src/stm32g4xx_hal_msp.c **** /**
 145:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 146:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 148:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32g4xx_hal_msp.c **** */
 150:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 151:Core/Src/stm32g4xx_hal_msp.c **** {
 286              		.loc 1 151 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 290              		.loc 1 152 3 view .LVU80
 291              		.loc 1 152 10 is_stmt 0 view .LVU81
 292 0000 0268     		ldr	r2, [r0]
 293              		.loc 1 152 5 view .LVU82
 294 0002 0A4B     		ldr	r3, .L22
 295 0004 9A42     		cmp	r2, r3
 296 0006 00D0     		beq	.L21
 297 0008 7047     		bx	lr
 298              	.L21:
 151:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC2)
 299              		.loc 1 151 1 view .LVU83
 300 000a 10B5     		push	{r4, lr}
 301              	.LCFI6:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 4, -8
 304              		.cfi_offset 14, -4
 305 000c 0446     		mov	r4, r0
 153:Core/Src/stm32g4xx_hal_msp.c ****   {
 154:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 155:Core/Src/stm32g4xx_hal_msp.c **** 
 156:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 157:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 306              		.loc 1 158 5 is_stmt 1 view .LVU84
ARM GAS  /tmp/ccMBbc1M.s 			page 10


 307 000e 084A     		ldr	r2, .L22+4
 308 0010 D36C     		ldr	r3, [r2, #76]
 309 0012 23F40053 		bic	r3, r3, #8192
 310 0016 D364     		str	r3, [r2, #76]
 159:Core/Src/stm32g4xx_hal_msp.c **** 
 160:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 161:Core/Src/stm32g4xx_hal_msp.c ****     PA5     ------> ADC2_IN13
 162:Core/Src/stm32g4xx_hal_msp.c ****     PA6     ------> ADC2_IN3
 163:Core/Src/stm32g4xx_hal_msp.c ****     */
 164:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, POT2_Pin|POT1_Pin);
 311              		.loc 1 164 5 view .LVU85
 312 0018 6021     		movs	r1, #96
 313 001a 4FF09040 		mov	r0, #1207959552
 314              	.LVL10:
 315              		.loc 1 164 5 is_stmt 0 view .LVU86
 316 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL11:
 165:Core/Src/stm32g4xx_hal_msp.c **** 
 166:Core/Src/stm32g4xx_hal_msp.c ****     /* ADC2 DMA DeInit */
 167:Core/Src/stm32g4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 318              		.loc 1 167 5 is_stmt 1 view .LVU87
 319 0022 606D     		ldr	r0, [r4, #84]
 320 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 321              	.LVL12:
 168:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 169:Core/Src/stm32g4xx_hal_msp.c **** 
 170:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 171:Core/Src/stm32g4xx_hal_msp.c ****   }
 172:Core/Src/stm32g4xx_hal_msp.c **** 
 173:Core/Src/stm32g4xx_hal_msp.c **** }
 322              		.loc 1 173 1 is_stmt 0 view .LVU88
 323 0028 10BD     		pop	{r4, pc}
 324              	.LVL13:
 325              	.L23:
 326              		.loc 1 173 1 view .LVU89
 327 002a 00BF     		.align	2
 328              	.L22:
 329 002c 00010050 		.word	1342177536
 330 0030 00100240 		.word	1073876992
 331              		.cfi_endproc
 332              	.LFE331:
 334              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 335              		.align	1
 336              		.global	HAL_FDCAN_MspInit
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	HAL_FDCAN_MspInit:
 342              	.LVL14:
 343              	.LFB332:
 174:Core/Src/stm32g4xx_hal_msp.c **** 
 175:Core/Src/stm32g4xx_hal_msp.c **** /**
 176:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP Initialization
 177:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 178:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 179:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 180:Core/Src/stm32g4xx_hal_msp.c **** */
ARM GAS  /tmp/ccMBbc1M.s 			page 11


 181:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 182:Core/Src/stm32g4xx_hal_msp.c **** {
 344              		.loc 1 182 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 96
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		.loc 1 182 1 is_stmt 0 view .LVU91
 349 0000 10B5     		push	{r4, lr}
 350              	.LCFI7:
 351              		.cfi_def_cfa_offset 8
 352              		.cfi_offset 4, -8
 353              		.cfi_offset 14, -4
 354 0002 98B0     		sub	sp, sp, #96
 355              	.LCFI8:
 356              		.cfi_def_cfa_offset 104
 357 0004 0446     		mov	r4, r0
 183:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 358              		.loc 1 183 3 is_stmt 1 view .LVU92
 359              		.loc 1 183 20 is_stmt 0 view .LVU93
 360 0006 0021     		movs	r1, #0
 361 0008 1391     		str	r1, [sp, #76]
 362 000a 1491     		str	r1, [sp, #80]
 363 000c 1591     		str	r1, [sp, #84]
 364 000e 1691     		str	r1, [sp, #88]
 365 0010 1791     		str	r1, [sp, #92]
 184:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 366              		.loc 1 184 3 is_stmt 1 view .LVU94
 367              		.loc 1 184 28 is_stmt 0 view .LVU95
 368 0012 4422     		movs	r2, #68
 369 0014 02A8     		add	r0, sp, #8
 370              	.LVL15:
 371              		.loc 1 184 28 view .LVU96
 372 0016 FFF7FEFF 		bl	memset
 373              	.LVL16:
 185:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 374              		.loc 1 185 3 is_stmt 1 view .LVU97
 375              		.loc 1 185 12 is_stmt 0 view .LVU98
 376 001a 2268     		ldr	r2, [r4]
 377              		.loc 1 185 5 view .LVU99
 378 001c 1A4B     		ldr	r3, .L30
 379 001e 9A42     		cmp	r2, r3
 380 0020 01D0     		beq	.L28
 381              	.L24:
 186:Core/Src/stm32g4xx_hal_msp.c ****   {
 187:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
 188:Core/Src/stm32g4xx_hal_msp.c **** 
 189:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
 190:Core/Src/stm32g4xx_hal_msp.c **** 
 191:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 192:Core/Src/stm32g4xx_hal_msp.c ****   */
 193:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 194:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 195:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 196:Core/Src/stm32g4xx_hal_msp.c ****     {
 197:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 198:Core/Src/stm32g4xx_hal_msp.c ****     }
 199:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /tmp/ccMBbc1M.s 			page 12


 200:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 201:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 202:Core/Src/stm32g4xx_hal_msp.c **** 
 203:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 204:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 205:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 206:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 207:Core/Src/stm32g4xx_hal_msp.c ****     */
 208:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 209:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 213:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214:Core/Src/stm32g4xx_hal_msp.c **** 
 215:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 216:Core/Src/stm32g4xx_hal_msp.c **** 
 217:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 218:Core/Src/stm32g4xx_hal_msp.c ****   }
 219:Core/Src/stm32g4xx_hal_msp.c **** 
 220:Core/Src/stm32g4xx_hal_msp.c **** }
 382              		.loc 1 220 1 view .LVU100
 383 0022 18B0     		add	sp, sp, #96
 384              	.LCFI9:
 385              		.cfi_remember_state
 386              		.cfi_def_cfa_offset 8
 387              		@ sp needed
 388 0024 10BD     		pop	{r4, pc}
 389              	.LVL17:
 390              	.L28:
 391              	.LCFI10:
 392              		.cfi_restore_state
 193:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 393              		.loc 1 193 5 is_stmt 1 view .LVU101
 193:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 394              		.loc 1 193 40 is_stmt 0 view .LVU102
 395 0026 4FF48053 		mov	r3, #4096
 396 002a 0293     		str	r3, [sp, #8]
 194:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 397              		.loc 1 194 5 is_stmt 1 view .LVU103
 194:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 398              		.loc 1 194 39 is_stmt 0 view .LVU104
 399 002c 4FF08073 		mov	r3, #16777216
 400 0030 0E93     		str	r3, [sp, #56]
 195:Core/Src/stm32g4xx_hal_msp.c ****     {
 401              		.loc 1 195 5 is_stmt 1 view .LVU105
 195:Core/Src/stm32g4xx_hal_msp.c ****     {
 402              		.loc 1 195 9 is_stmt 0 view .LVU106
 403 0032 02A8     		add	r0, sp, #8
 404 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 405              	.LVL18:
 195:Core/Src/stm32g4xx_hal_msp.c ****     {
 406              		.loc 1 195 8 view .LVU107
 407 0038 10BB     		cbnz	r0, .L29
 408              	.L26:
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 409              		.loc 1 201 5 is_stmt 1 view .LVU108
ARM GAS  /tmp/ccMBbc1M.s 			page 13


 410              	.LBB6:
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 411              		.loc 1 201 5 view .LVU109
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 412              		.loc 1 201 5 view .LVU110
 413 003a 144B     		ldr	r3, .L30+4
 414 003c 9A6D     		ldr	r2, [r3, #88]
 415 003e 42F00072 		orr	r2, r2, #33554432
 416 0042 9A65     		str	r2, [r3, #88]
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 417              		.loc 1 201 5 view .LVU111
 418 0044 9A6D     		ldr	r2, [r3, #88]
 419 0046 02F00072 		and	r2, r2, #33554432
 420 004a 0092     		str	r2, [sp]
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 421              		.loc 1 201 5 view .LVU112
 422 004c 009A     		ldr	r2, [sp]
 423              	.LBE6:
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 424              		.loc 1 201 5 view .LVU113
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 425              		.loc 1 203 5 view .LVU114
 426              	.LBB7:
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 427              		.loc 1 203 5 view .LVU115
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 428              		.loc 1 203 5 view .LVU116
 429 004e DA6C     		ldr	r2, [r3, #76]
 430 0050 42F00102 		orr	r2, r2, #1
 431 0054 DA64     		str	r2, [r3, #76]
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 432              		.loc 1 203 5 view .LVU117
 433 0056 DB6C     		ldr	r3, [r3, #76]
 434 0058 03F00103 		and	r3, r3, #1
 435 005c 0193     		str	r3, [sp, #4]
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 436              		.loc 1 203 5 view .LVU118
 437 005e 019B     		ldr	r3, [sp, #4]
 438              	.LBE7:
 203:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 439              		.loc 1 203 5 view .LVU119
 208:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 440              		.loc 1 208 5 view .LVU120
 208:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 208 25 is_stmt 0 view .LVU121
 442 0060 4FF4C053 		mov	r3, #6144
 443 0064 1393     		str	r3, [sp, #76]
 209:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 444              		.loc 1 209 5 is_stmt 1 view .LVU122
 209:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 209 26 is_stmt 0 view .LVU123
 446 0066 0223     		movs	r3, #2
 447 0068 1493     		str	r3, [sp, #80]
 210:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 448              		.loc 1 210 5 is_stmt 1 view .LVU124
 210:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 449              		.loc 1 210 26 is_stmt 0 view .LVU125
ARM GAS  /tmp/ccMBbc1M.s 			page 14


 450 006a 0023     		movs	r3, #0
 451 006c 1593     		str	r3, [sp, #84]
 211:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 452              		.loc 1 211 5 is_stmt 1 view .LVU126
 211:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 453              		.loc 1 211 27 is_stmt 0 view .LVU127
 454 006e 1693     		str	r3, [sp, #88]
 212:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 455              		.loc 1 212 5 is_stmt 1 view .LVU128
 212:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 456              		.loc 1 212 31 is_stmt 0 view .LVU129
 457 0070 0923     		movs	r3, #9
 458 0072 1793     		str	r3, [sp, #92]
 213:Core/Src/stm32g4xx_hal_msp.c **** 
 459              		.loc 1 213 5 is_stmt 1 view .LVU130
 460 0074 13A9     		add	r1, sp, #76
 461 0076 4FF09040 		mov	r0, #1207959552
 462 007a FFF7FEFF 		bl	HAL_GPIO_Init
 463              	.LVL19:
 464              		.loc 1 220 1 is_stmt 0 view .LVU131
 465 007e D0E7     		b	.L24
 466              	.L29:
 197:Core/Src/stm32g4xx_hal_msp.c ****     }
 467              		.loc 1 197 7 is_stmt 1 view .LVU132
 468 0080 FFF7FEFF 		bl	Error_Handler
 469              	.LVL20:
 470 0084 D9E7     		b	.L26
 471              	.L31:
 472 0086 00BF     		.align	2
 473              	.L30:
 474 0088 00640040 		.word	1073767424
 475 008c 00100240 		.word	1073876992
 476              		.cfi_endproc
 477              	.LFE332:
 479              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 480              		.align	1
 481              		.global	HAL_FDCAN_MspDeInit
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 486              	HAL_FDCAN_MspDeInit:
 487              	.LVL21:
 488              	.LFB333:
 221:Core/Src/stm32g4xx_hal_msp.c **** 
 222:Core/Src/stm32g4xx_hal_msp.c **** /**
 223:Core/Src/stm32g4xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 224:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 225:Core/Src/stm32g4xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 226:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 227:Core/Src/stm32g4xx_hal_msp.c **** */
 228:Core/Src/stm32g4xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 229:Core/Src/stm32g4xx_hal_msp.c **** {
 489              		.loc 1 229 1 view -0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		.loc 1 229 1 is_stmt 0 view .LVU134
ARM GAS  /tmp/ccMBbc1M.s 			page 15


 494 0000 08B5     		push	{r3, lr}
 495              	.LCFI11:
 496              		.cfi_def_cfa_offset 8
 497              		.cfi_offset 3, -8
 498              		.cfi_offset 14, -4
 230:Core/Src/stm32g4xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 499              		.loc 1 230 3 is_stmt 1 view .LVU135
 500              		.loc 1 230 12 is_stmt 0 view .LVU136
 501 0002 0268     		ldr	r2, [r0]
 502              		.loc 1 230 5 view .LVU137
 503 0004 074B     		ldr	r3, .L36
 504 0006 9A42     		cmp	r2, r3
 505 0008 00D0     		beq	.L35
 506              	.LVL22:
 507              	.L32:
 231:Core/Src/stm32g4xx_hal_msp.c ****   {
 232:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 233:Core/Src/stm32g4xx_hal_msp.c **** 
 234:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 235:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 236:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 237:Core/Src/stm32g4xx_hal_msp.c **** 
 238:Core/Src/stm32g4xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 239:Core/Src/stm32g4xx_hal_msp.c ****     PA11     ------> FDCAN1_RX
 240:Core/Src/stm32g4xx_hal_msp.c ****     PA12     ------> FDCAN1_TX
 241:Core/Src/stm32g4xx_hal_msp.c ****     */
 242:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 243:Core/Src/stm32g4xx_hal_msp.c **** 
 244:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 245:Core/Src/stm32g4xx_hal_msp.c **** 
 246:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 247:Core/Src/stm32g4xx_hal_msp.c ****   }
 248:Core/Src/stm32g4xx_hal_msp.c **** 
 249:Core/Src/stm32g4xx_hal_msp.c **** }
 508              		.loc 1 249 1 view .LVU138
 509 000a 08BD     		pop	{r3, pc}
 510              	.LVL23:
 511              	.L35:
 236:Core/Src/stm32g4xx_hal_msp.c **** 
 512              		.loc 1 236 5 is_stmt 1 view .LVU139
 513 000c 064A     		ldr	r2, .L36+4
 514 000e 936D     		ldr	r3, [r2, #88]
 515 0010 23F00073 		bic	r3, r3, #33554432
 516 0014 9365     		str	r3, [r2, #88]
 242:Core/Src/stm32g4xx_hal_msp.c **** 
 517              		.loc 1 242 5 view .LVU140
 518 0016 4FF4C051 		mov	r1, #6144
 519 001a 4FF09040 		mov	r0, #1207959552
 520              	.LVL24:
 242:Core/Src/stm32g4xx_hal_msp.c **** 
 521              		.loc 1 242 5 is_stmt 0 view .LVU141
 522 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 523              	.LVL25:
 524              		.loc 1 249 1 view .LVU142
 525 0022 F2E7     		b	.L32
 526              	.L37:
 527              		.align	2
ARM GAS  /tmp/ccMBbc1M.s 			page 16


 528              	.L36:
 529 0024 00640040 		.word	1073767424
 530 0028 00100240 		.word	1073876992
 531              		.cfi_endproc
 532              	.LFE333:
 534              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 535              		.align	1
 536              		.global	HAL_TIM_Base_MspInit
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	HAL_TIM_Base_MspInit:
 542              	.LVL26:
 543              	.LFB334:
 250:Core/Src/stm32g4xx_hal_msp.c **** 
 251:Core/Src/stm32g4xx_hal_msp.c **** /**
 252:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 253:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 254:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 255:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 256:Core/Src/stm32g4xx_hal_msp.c **** */
 257:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 258:Core/Src/stm32g4xx_hal_msp.c **** {
 544              		.loc 1 258 1 is_stmt 1 view -0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 8
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		.loc 1 258 1 is_stmt 0 view .LVU144
 549 0000 00B5     		push	{lr}
 550              	.LCFI12:
 551              		.cfi_def_cfa_offset 4
 552              		.cfi_offset 14, -4
 553 0002 83B0     		sub	sp, sp, #12
 554              	.LCFI13:
 555              		.cfi_def_cfa_offset 16
 259:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 556              		.loc 1 259 3 is_stmt 1 view .LVU145
 557              		.loc 1 259 15 is_stmt 0 view .LVU146
 558 0004 0368     		ldr	r3, [r0]
 559              		.loc 1 259 5 view .LVU147
 560 0006 1F4A     		ldr	r2, .L44
 561 0008 9342     		cmp	r3, r2
 562 000a 05D0     		beq	.L42
 260:Core/Src/stm32g4xx_hal_msp.c ****   {
 261:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 262:Core/Src/stm32g4xx_hal_msp.c **** 
 263:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 264:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 265:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 266:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 267:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 268:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 269:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 270:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 271:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 272:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 273:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /tmp/ccMBbc1M.s 			page 17


 274:Core/Src/stm32g4xx_hal_msp.c **** 
 275:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 276:Core/Src/stm32g4xx_hal_msp.c ****   }
 277:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 563              		.loc 1 277 8 is_stmt 1 view .LVU148
 564              		.loc 1 277 10 is_stmt 0 view .LVU149
 565 000c 1E4A     		ldr	r2, .L44+4
 566 000e 9342     		cmp	r3, r2
 567 0010 25D0     		beq	.L43
 568              	.LVL27:
 569              	.L38:
 278:Core/Src/stm32g4xx_hal_msp.c ****   {
 279:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 280:Core/Src/stm32g4xx_hal_msp.c **** 
 281:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 282:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 283:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 284:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 285:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 286:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 287:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 288:Core/Src/stm32g4xx_hal_msp.c **** 
 289:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 290:Core/Src/stm32g4xx_hal_msp.c ****   }
 291:Core/Src/stm32g4xx_hal_msp.c **** 
 292:Core/Src/stm32g4xx_hal_msp.c **** }
 570              		.loc 1 292 1 view .LVU150
 571 0012 03B0     		add	sp, sp, #12
 572              	.LCFI14:
 573              		.cfi_remember_state
 574              		.cfi_def_cfa_offset 4
 575              		@ sp needed
 576 0014 5DF804FB 		ldr	pc, [sp], #4
 577              	.LVL28:
 578              	.L42:
 579              	.LCFI15:
 580              		.cfi_restore_state
 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 581              		.loc 1 265 5 is_stmt 1 view .LVU151
 582              	.LBB8:
 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 583              		.loc 1 265 5 view .LVU152
 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 584              		.loc 1 265 5 view .LVU153
 585 0018 1C4B     		ldr	r3, .L44+8
 586 001a 1A6E     		ldr	r2, [r3, #96]
 587 001c 42F40062 		orr	r2, r2, #2048
 588 0020 1A66     		str	r2, [r3, #96]
 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 589              		.loc 1 265 5 view .LVU154
 590 0022 1B6E     		ldr	r3, [r3, #96]
 591 0024 03F40063 		and	r3, r3, #2048
 592 0028 0093     		str	r3, [sp]
 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 593              		.loc 1 265 5 view .LVU155
 594 002a 009B     		ldr	r3, [sp]
 595              	.LBE8:
ARM GAS  /tmp/ccMBbc1M.s 			page 18


 265:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 596              		.loc 1 265 5 view .LVU156
 267:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 597              		.loc 1 267 5 view .LVU157
 598 002c 0022     		movs	r2, #0
 599 002e 1146     		mov	r1, r2
 600 0030 1820     		movs	r0, #24
 601              	.LVL29:
 267:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 602              		.loc 1 267 5 is_stmt 0 view .LVU158
 603 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 604              	.LVL30:
 268:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 605              		.loc 1 268 5 is_stmt 1 view .LVU159
 606 0036 1820     		movs	r0, #24
 607 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 608              	.LVL31:
 269:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 609              		.loc 1 269 5 view .LVU160
 610 003c 0022     		movs	r2, #0
 611 003e 1146     		mov	r1, r2
 612 0040 1920     		movs	r0, #25
 613 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 614              	.LVL32:
 270:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 615              		.loc 1 270 5 view .LVU161
 616 0046 1920     		movs	r0, #25
 617 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 618              	.LVL33:
 271:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 619              		.loc 1 271 5 view .LVU162
 620 004c 0022     		movs	r2, #0
 621 004e 1146     		mov	r1, r2
 622 0050 1A20     		movs	r0, #26
 623 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 624              	.LVL34:
 272:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 625              		.loc 1 272 5 view .LVU163
 626 0056 1A20     		movs	r0, #26
 627 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 628              	.LVL35:
 629 005c D9E7     		b	.L38
 630              	.LVL36:
 631              	.L43:
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 632              		.loc 1 283 5 view .LVU164
 633              	.LBB9:
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 634              		.loc 1 283 5 view .LVU165
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 635              		.loc 1 283 5 view .LVU166
 636 005e 0B4B     		ldr	r3, .L44+8
 637 0060 9A6D     		ldr	r2, [r3, #88]
 638 0062 42F00402 		orr	r2, r2, #4
 639 0066 9A65     		str	r2, [r3, #88]
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 640              		.loc 1 283 5 view .LVU167
ARM GAS  /tmp/ccMBbc1M.s 			page 19


 641 0068 9B6D     		ldr	r3, [r3, #88]
 642 006a 03F00403 		and	r3, r3, #4
 643 006e 0193     		str	r3, [sp, #4]
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 644              		.loc 1 283 5 view .LVU168
 645 0070 019B     		ldr	r3, [sp, #4]
 646              	.LBE9:
 283:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt Init */
 647              		.loc 1 283 5 view .LVU169
 285:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 648              		.loc 1 285 5 view .LVU170
 649 0072 0022     		movs	r2, #0
 650 0074 1146     		mov	r1, r2
 651 0076 1E20     		movs	r0, #30
 652              	.LVL37:
 285:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 653              		.loc 1 285 5 is_stmt 0 view .LVU171
 654 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 655              	.LVL38:
 286:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 656              		.loc 1 286 5 is_stmt 1 view .LVU172
 657 007c 1E20     		movs	r0, #30
 658 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 659              	.LVL39:
 660              		.loc 1 292 1 is_stmt 0 view .LVU173
 661 0082 C6E7     		b	.L38
 662              	.L45:
 663              		.align	2
 664              	.L44:
 665 0084 002C0140 		.word	1073818624
 666 0088 00080040 		.word	1073743872
 667 008c 00100240 		.word	1073876992
 668              		.cfi_endproc
 669              	.LFE334:
 671              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 672              		.align	1
 673              		.global	HAL_TIM_Base_MspDeInit
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 678              	HAL_TIM_Base_MspDeInit:
 679              	.LVL40:
 680              	.LFB335:
 293:Core/Src/stm32g4xx_hal_msp.c **** 
 294:Core/Src/stm32g4xx_hal_msp.c **** /**
 295:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 296:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 297:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 298:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 299:Core/Src/stm32g4xx_hal_msp.c **** */
 300:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 301:Core/Src/stm32g4xx_hal_msp.c **** {
 681              		.loc 1 301 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		.loc 1 301 1 is_stmt 0 view .LVU175
ARM GAS  /tmp/ccMBbc1M.s 			page 20


 686 0000 08B5     		push	{r3, lr}
 687              	.LCFI16:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 3, -8
 690              		.cfi_offset 14, -4
 302:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 691              		.loc 1 302 3 is_stmt 1 view .LVU176
 692              		.loc 1 302 15 is_stmt 0 view .LVU177
 693 0002 0368     		ldr	r3, [r0]
 694              		.loc 1 302 5 view .LVU178
 695 0004 104A     		ldr	r2, .L52
 696 0006 9342     		cmp	r3, r2
 697 0008 03D0     		beq	.L50
 303:Core/Src/stm32g4xx_hal_msp.c ****   {
 304:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 305:Core/Src/stm32g4xx_hal_msp.c **** 
 306:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 307:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 309:Core/Src/stm32g4xx_hal_msp.c **** 
 310:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 311:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn);
 312:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 313:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 314:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 315:Core/Src/stm32g4xx_hal_msp.c **** 
 316:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 317:Core/Src/stm32g4xx_hal_msp.c ****   }
 318:Core/Src/stm32g4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 698              		.loc 1 318 8 is_stmt 1 view .LVU179
 699              		.loc 1 318 10 is_stmt 0 view .LVU180
 700 000a 104A     		ldr	r2, .L52+4
 701 000c 9342     		cmp	r3, r2
 702 000e 10D0     		beq	.L51
 703              	.LVL41:
 704              	.L46:
 319:Core/Src/stm32g4xx_hal_msp.c ****   {
 320:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 321:Core/Src/stm32g4xx_hal_msp.c **** 
 322:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 323:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 324:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 325:Core/Src/stm32g4xx_hal_msp.c **** 
 326:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM4 interrupt DeInit */
 327:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 328:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 329:Core/Src/stm32g4xx_hal_msp.c **** 
 330:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 331:Core/Src/stm32g4xx_hal_msp.c ****   }
 332:Core/Src/stm32g4xx_hal_msp.c **** 
 333:Core/Src/stm32g4xx_hal_msp.c **** }
 705              		.loc 1 333 1 view .LVU181
 706 0010 08BD     		pop	{r3, pc}
 707              	.LVL42:
 708              	.L50:
 308:Core/Src/stm32g4xx_hal_msp.c **** 
 709              		.loc 1 308 5 is_stmt 1 view .LVU182
ARM GAS  /tmp/ccMBbc1M.s 			page 21


 710 0012 02F56442 		add	r2, r2, #58368
 711 0016 136E     		ldr	r3, [r2, #96]
 712 0018 23F40063 		bic	r3, r3, #2048
 713 001c 1366     		str	r3, [r2, #96]
 311:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 714              		.loc 1 311 5 view .LVU183
 715 001e 1820     		movs	r0, #24
 716              	.LVL43:
 311:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 717              		.loc 1 311 5 is_stmt 0 view .LVU184
 718 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 719              	.LVL44:
 312:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 720              		.loc 1 312 5 is_stmt 1 view .LVU185
 721 0024 1920     		movs	r0, #25
 722 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 723              	.LVL45:
 313:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 724              		.loc 1 313 5 view .LVU186
 725 002a 1A20     		movs	r0, #26
 726 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 727              	.LVL46:
 728 0030 EEE7     		b	.L46
 729              	.LVL47:
 730              	.L51:
 324:Core/Src/stm32g4xx_hal_msp.c **** 
 731              		.loc 1 324 5 view .LVU187
 732 0032 02F50232 		add	r2, r2, #133120
 733 0036 936D     		ldr	r3, [r2, #88]
 734 0038 23F00403 		bic	r3, r3, #4
 735 003c 9365     		str	r3, [r2, #88]
 327:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 736              		.loc 1 327 5 view .LVU188
 737 003e 1E20     		movs	r0, #30
 738              	.LVL48:
 327:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 739              		.loc 1 327 5 is_stmt 0 view .LVU189
 740 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 741              	.LVL49:
 742              		.loc 1 333 1 view .LVU190
 743 0044 E4E7     		b	.L46
 744              	.L53:
 745 0046 00BF     		.align	2
 746              	.L52:
 747 0048 002C0140 		.word	1073818624
 748 004c 00080040 		.word	1073743872
 749              		.cfi_endproc
 750              	.LFE335:
 752              		.text
 753              	.Letext0:
 754              		.file 2 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 755              		.file 3 "/home/dev/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 756              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 757              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 758              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 759              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 760              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
ARM GAS  /tmp/ccMBbc1M.s 			page 22


 761              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 762              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 763              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 764              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 765              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 766              		.file 14 "Core/Inc/main.h"
 767              		.file 15 "<built-in>"
ARM GAS  /tmp/ccMBbc1M.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
     /tmp/ccMBbc1M.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccMBbc1M.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccMBbc1M.s:82     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccMBbc1M.s:269    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/ccMBbc1M.s:277    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:283    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccMBbc1M.s:329    .text.HAL_ADC_MspDeInit:000000000000002c $d
     /tmp/ccMBbc1M.s:335    .text.HAL_FDCAN_MspInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:341    .text.HAL_FDCAN_MspInit:0000000000000000 HAL_FDCAN_MspInit
     /tmp/ccMBbc1M.s:474    .text.HAL_FDCAN_MspInit:0000000000000088 $d
     /tmp/ccMBbc1M.s:480    .text.HAL_FDCAN_MspDeInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:486    .text.HAL_FDCAN_MspDeInit:0000000000000000 HAL_FDCAN_MspDeInit
     /tmp/ccMBbc1M.s:529    .text.HAL_FDCAN_MspDeInit:0000000000000024 $d
     /tmp/ccMBbc1M.s:535    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:541    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccMBbc1M.s:665    .text.HAL_TIM_Base_MspInit:0000000000000084 $d
     /tmp/ccMBbc1M.s:672    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccMBbc1M.s:678    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccMBbc1M.s:747    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc2
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
