Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Nov  9 15:35:11 2022
| Host         : b230-PC05 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.229        0.000                      0                  929        0.095        0.000                      0                  929        4.500        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk50_MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.866        0.000                      0                    1        0.264        0.000                      0                    1        4.500        0.000                       0                     3  
  clk50_MHz        10.876        0.000                      0                  927        0.095        0.000                      0                  927        8.750        0.000                       0                   361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk50_MHz     sys_clk_pin         7.229        0.000                      0                    1        0.205        0.000                      0                    1  
sys_clk_pin   clk50_MHz           7.548        0.000                      0                    1        0.365        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 btns_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btns_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.617     5.219    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  btns_interrupt_reg/Q
                         net (fo=2, routed)           0.533     6.271    pulse_btns/interrupt
    SLICE_X66Y104        LUT5 (Prop_lut5_I4_O)        0.124     6.395 r  pulse_btns/btns_interrupt_i_1/O
                         net (fo=1, routed)           0.000     6.395    pulse_btns_n_0
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.496    14.918    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X66Y104        FDRE (Setup_fdre_C_D)        0.077    15.261    btns_interrupt_reg
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btns_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btns_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.481    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  btns_interrupt_reg/Q
                         net (fo=2, routed)           0.175     1.821    pulse_btns/interrupt
    SLICE_X66Y104        LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  pulse_btns/btns_interrupt_i_1/O
                         net (fo=1, routed)           0.000     1.866    pulse_btns_n_0
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
                         clock pessimism             -0.517     1.481    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.120     1.601    btns_interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFR/I   n/a            1.666         10.000      8.334      BUFR_X1Y9       clock_divide/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y104   btns_interrupt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   btns_interrupt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   btns_interrupt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   btns_interrupt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y104   btns_interrupt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_MHz
  To Clock:  clk50_MHz

Setup :            0  Failing Endpoints,  Worst Slack       10.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.311ns (39.999%)  route 4.967ns (60.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 23.569 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.937    12.106    tx/buffer_reset
    SLICE_X74Y103        FDRE                                         r  tx/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.781    23.569    tx/clk50_MHz
    SLICE_X74Y103        FDRE                                         r  tx/pointer0_flop/C
                         clock pessimism              0.176    23.745    
                         clock uncertainty           -0.035    23.709    
    SLICE_X74Y103        FDRE (Setup_fdre_C_R)       -0.727    22.982    tx/pointer0_flop
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.311ns (39.999%)  route 4.967ns (60.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 23.569 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.937    12.106    tx/buffer_reset
    SLICE_X74Y103        FDRE                                         r  tx/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.781    23.569    tx/clk50_MHz
    SLICE_X74Y103        FDRE                                         r  tx/pointer1_flop/C
                         clock pessimism              0.176    23.745    
                         clock uncertainty           -0.035    23.709    
    SLICE_X74Y103        FDRE (Setup_fdre_C_R)       -0.727    22.982    tx/pointer1_flop
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.311ns (39.999%)  route 4.967ns (60.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 23.569 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.937    12.106    tx/buffer_reset
    SLICE_X74Y103        FDRE                                         r  tx/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.781    23.569    tx/clk50_MHz
    SLICE_X74Y103        FDRE                                         r  tx/pointer2_flop/C
                         clock pessimism              0.176    23.745    
                         clock uncertainty           -0.035    23.709    
    SLICE_X74Y103        FDRE (Setup_fdre_C_R)       -0.727    22.982    tx/pointer2_flop
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 3.311ns (39.999%)  route 4.967ns (60.001%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 23.569 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.937    12.106    tx/buffer_reset
    SLICE_X74Y103        FDRE                                         r  tx/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.781    23.569    tx/clk50_MHz
    SLICE_X74Y103        FDRE                                         r  tx/pointer3_flop/C
                         clock pessimism              0.176    23.745    
                         clock uncertainty           -0.035    23.709    
    SLICE_X74Y103        FDRE (Setup_fdre_C_R)       -0.727    22.982    tx/pointer3_flop
  -------------------------------------------------------------------
                         required time                         22.982    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             11.190ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 4.270ns (48.296%)  route 4.571ns (51.704%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 23.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[13]
                         net (fo=28, routed)          2.360     8.642    processor/move_type_lut/I1
    SLICE_X66Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.811     9.577    processor/push_pop_lut/I2
    SLICE_X66Y103        LUT5 (Prop_lut5_I2_O)        0.150     9.727 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.594    10.321    processor/pop_stack
    SLICE_X69Y103        LUT5 (Prop_lut5_I1_O)        0.348    10.669 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.669    processor/half_pointer_value[1]
    SLICE_X69Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.219 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X69Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.490 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.807    12.297    processor/reset_lut/I2
    SLICE_X70Y104        LUT6 (Prop_lut6_I2_O)        0.373    12.670 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.670    processor/internal_reset_value
    SLICE_X70Y104        FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.850    23.638    processor/clk50_MHz
    SLICE_X70Y104        FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.176    23.814    
                         clock uncertainty           -0.035    23.778    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.081    23.859    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         23.859    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 11.190    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 4.296ns (48.448%)  route 4.571ns (51.552%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 23.638 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[13]
                         net (fo=28, routed)          2.360     8.642    processor/move_type_lut/I1
    SLICE_X66Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.766 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.811     9.577    processor/push_pop_lut/I2
    SLICE_X66Y103        LUT5 (Prop_lut5_I2_O)        0.150     9.727 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.594    10.321    processor/pop_stack
    SLICE_X69Y103        LUT5 (Prop_lut5_I1_O)        0.348    10.669 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.669    processor/half_pointer_value[1]
    SLICE_X69Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.219 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X69Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.490 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.807    12.297    processor/reset_lut/I2
    SLICE_X70Y104        LUT5 (Prop_lut5_I2_O)        0.399    12.696 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    12.696    processor/run_value
    SLICE_X70Y104        FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.850    23.638    processor/clk50_MHz
    SLICE_X70Y104        FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.176    23.814    
                         clock uncertainty           -0.035    23.778    
    SLICE_X70Y104        FDRE (Setup_fdre_C_D)        0.118    23.896    processor/run_flop
  -------------------------------------------------------------------
                         required time                         23.896    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.311ns (41.923%)  route 4.587ns (58.077%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 23.568 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.557    11.726    rx/buffer_reset
    SLICE_X73Y103        FDRE                                         r  rx/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.780    23.568    rx/clk50_MHz
    SLICE_X73Y103        FDRE                                         r  rx/data_present_flop/C
                         clock pessimism              0.193    23.761    
                         clock uncertainty           -0.035    23.725    
    SLICE_X73Y103        FDRE (Setup_fdre_C_R)       -0.632    23.093    rx/data_present_flop
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.311ns (41.923%)  route 4.587ns (58.077%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 23.568 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.557    11.726    rx/buffer_reset
    SLICE_X73Y103        FDRE                                         r  rx/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.780    23.568    rx/clk50_MHz
    SLICE_X73Y103        FDRE                                         r  rx/pointer0_flop/C
                         clock pessimism              0.193    23.761    
                         clock uncertainty           -0.035    23.725    
    SLICE_X73Y103        FDRE (Setup_fdre_C_R)       -0.632    23.093    rx/pointer0_flop
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.311ns (41.923%)  route 4.587ns (58.077%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 23.568 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.557    11.726    rx/buffer_reset
    SLICE_X73Y103        FDRE                                         r  rx/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.780    23.568    rx/clk50_MHz
    SLICE_X73Y103        FDRE                                         r  rx/pointer1_flop/C
                         clock pessimism              0.193    23.761    
                         clock uncertainty           -0.035    23.725    
    SLICE_X73Y103        FDRE (Setup_fdre_C_R)       -0.632    23.093    rx/pointer1_flop
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 program_rom/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_MHz rise@20.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.311ns (41.923%)  route 4.587ns (58.077%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 23.568 - 20.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.864     3.828    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     6.282 r  program_rom/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.890     8.172    processor/lower_reg_banks/ADDRA1
    SLICE_X70Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.318 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.126     9.444    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.356     9.800 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=32, routed)          1.014    10.814    processor/port_id[0]
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.355    11.169 r  processor/pointer3_flop_i_1/O
                         net (fo=10, routed)          0.557    11.726    rx/buffer_reset
    SLICE_X73Y103        FDRE                                         r  rx/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.780    23.568    rx/clk50_MHz
    SLICE_X73Y103        FDRE                                         r  rx/pointer2_flop/C
                         clock pessimism              0.193    23.761    
                         clock uncertainty           -0.035    23.725    
    SLICE_X73Y103        FDRE (Setup_fdre_C_R)       -0.632    23.093    rx/pointer2_flop
  -------------------------------------------------------------------
                         required time                         23.093    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 11.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMD32                                       r  processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMS32                                       r  processor/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMS32                                       r  processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_high/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.431%)  route 0.281ns (66.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.297     1.023    processor/clk50_MHz
    SLICE_X69Y103        FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.281     1.444    processor/stack_ram_high/ADDRD0
    SLICE_X70Y102        RAMS32                                       r  processor/stack_ram_high/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_high/WCLK
    SLICE_X70Y102        RAMS32                                       r  processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.350    processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 processor/carry_flag_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/stack_ram_low/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.826%)  route 0.126ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.298     1.024    processor/clk50_MHz
    SLICE_X68Y102        FDRE                                         r  processor/carry_flag_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  processor/carry_flag_flop/Q
                         net (fo=6, routed)           0.126     1.291    processor/stack_ram_low/DIA0
    SLICE_X70Y101        RAMD32                                       r  processor/stack_ram_low/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.336     1.516    processor/stack_ram_low/WCLK
    SLICE_X70Y101        RAMD32                                       r  processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.476     1.040    
    SLICE_X70Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.187    processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            program_rom/kcpsm6_rom/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.977%)  route 0.314ns (69.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.298     1.024    processor/clk50_MHz
    SLICE_X71Y102        FDRE                                         r  processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.314     1.479    program_rom/address[11]
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.351     1.531    program_rom/clk50_MHz
    RAMB36_X2Y20         RAMB36E1                                     r  program_rom/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.454     1.077    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.373    program_rom/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_divide/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20   program_rom/kcpsm6_rom/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y108  baud_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y108  baud_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y108  baud_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y108  baud_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X74Y108  baud_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X72Y101  bcd0_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X72Y102  bcd0_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X72Y101  bcd0_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X72Y102  bcd0_i_reg[3]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y102  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y102  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y103  processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y102  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y102  processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk50_MHz
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 debounce_btns/DEBOUNCED_VECTOR[1].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btns_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.890ns (22.170%)  route 3.124ns (77.830%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  clock_divide/O
                         net (fo=361, routed)         0.823     3.787    debounce_btns/DEBOUNCED_VECTOR[1].DEBOUNCERS/clk50_MHz
    SLICE_X78Y100        FDRE                                         r  debounce_btns/DEBOUNCED_VECTOR[1].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.518     4.305 r  debounce_btns/DEBOUNCED_VECTOR[1].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/Q
                         net (fo=4, routed)           1.191     5.495    pulse_btns/D[1]
    SLICE_X75Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.619 r  pulse_btns/btns_interrupt_i_3/O
                         net (fo=1, routed)           0.820     6.440    pulse_btns/btns_interrupt_i_3_n_0
    SLICE_X72Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.564 r  pulse_btns/btns_interrupt_i_2/O
                         net (fo=1, routed)           1.113     7.677    pulse_btns/btns_interrupt_i_2_n_0
    SLICE_X66Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.801 r  pulse_btns/btns_interrupt_i_1/O
                         net (fo=1, routed)           0.000     7.801    pulse_btns_n_0
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.496    14.918    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
                         clock pessimism              0.071    14.989    
                         clock uncertainty           -0.035    14.953    
    SLICE_X66Y104        FDRE (Setup_fdre_C_D)        0.077    15.030    btns_interrupt_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounce_btns/DEBOUNCED_VECTOR[4].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btns_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk50_MHz rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.332%)  route 0.953ns (83.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  clock_divide/O
                         net (fo=361, routed)         0.271     0.997    debounce_btns/DEBOUNCED_VECTOR[4].DEBOUNCERS/clk50_MHz
    SLICE_X73Y107        FDRE                                         r  debounce_btns/DEBOUNCED_VECTOR[4].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  debounce_btns/DEBOUNCED_VECTOR[4].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/Q
                         net (fo=4, routed)           0.953     2.090    pulse_btns/D[4]
    SLICE_X66Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.135 r  pulse_btns/btns_interrupt_i_1/O
                         net (fo=1, routed)           0.000     2.135    pulse_btns_n_0
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
                         clock pessimism             -0.188     1.811    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.120     1.931    btns_interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk50_MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 btns_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sync_interrupt_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_MHz rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.860ns  (logic 0.518ns (60.225%)  route 0.342ns (39.775%))
  Logic Levels:           0  
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 23.639 - 20.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 15.219 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.617    15.219    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    15.737 r  btns_interrupt_reg/Q
                         net (fo=2, routed)           0.342    16.079    processor/interrupt
    SLICE_X67Y103        FDRE                                         r  processor/sync_interrupt_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    21.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.788 r  clock_divide/O
                         net (fo=361, routed)         0.851    23.639    processor/clk50_MHz
    SLICE_X67Y103        FDRE                                         r  processor/sync_interrupt_flop/C
                         clock pessimism              0.071    23.710    
                         clock uncertainty           -0.035    23.674    
    SLICE_X67Y103        FDRE (Setup_fdre_C_D)       -0.047    23.627    processor/sync_interrupt_flop
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -16.079    
  -------------------------------------------------------------------
                         slack                                  7.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 btns_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/sync_interrupt_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50_MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     1.481    clk_IBUF_BUFG
    SLICE_X66Y104        FDRE                                         r  btns_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  btns_interrupt_reg/Q
                         net (fo=2, routed)           0.121     1.767    processor/interrupt
    SLICE_X67Y103        FDRE                                         r  processor/sync_interrupt_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  clock_divide/O
                         net (fo=361, routed)         0.335     1.515    processor/clk50_MHz
    SLICE_X67Y103        FDRE                                         r  processor/sync_interrupt_flop/C
                         clock pessimism             -0.188     1.327    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.075     1.402    processor/sync_interrupt_flop
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.365    





