#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 16 15:53:14 2019
# Process ID: 356428
# Current directory: C:/Users/petra/Desktop/only_state_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35360 C:\Users\petra\Desktop\only_state_machine\only_state_machine.xpr
# Log file: C:/Users/petra/Desktop/only_state_machine/vivado.log
# Journal file: C:/Users/petra/Desktop/only_state_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/petra/Desktop/only_state_machine/only_state_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 792.402 ; gain = 112.656
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sim_1/new/only_state_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity only_state_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice reposo is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:110]
ERROR: [VRFC 10-492] choice mode_sel is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:112]
ERROR: [VRFC 10-492] choice incorrecto is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:114]
ERROR: [VRFC 10-492] choice first_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:118]
ERROR: [VRFC 10-492] choice second_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:120]
ERROR: [VRFC 10-492] choice third_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:122]
ERROR: [VRFC 10-492] choice fourth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:124]
ERROR: [VRFC 10-492] choice fifth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:126]
ERROR: [VRFC 10-492] choice first_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:129]
ERROR: [VRFC 10-492] choice second_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:131]
ERROR: [VRFC 10-492] choice third_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:133]
ERROR: [VRFC 10-492] choice fourth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:135]
ERROR: [VRFC 10-492] choice fifth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:137]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit only_state_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 842.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice reposo is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:110]
ERROR: [VRFC 10-492] choice mode_sel is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:112]
ERROR: [VRFC 10-492] choice incorrecto is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:114]
ERROR: [VRFC 10-492] choice first_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:118]
ERROR: [VRFC 10-492] choice second_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:120]
ERROR: [VRFC 10-492] choice third_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:122]
ERROR: [VRFC 10-492] choice fourth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:124]
ERROR: [VRFC 10-492] choice fifth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:126]
ERROR: [VRFC 10-492] choice first_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:129]
ERROR: [VRFC 10-492] choice second_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:131]
ERROR: [VRFC 10-492] choice third_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:133]
ERROR: [VRFC 10-492] choice fourth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:135]
ERROR: [VRFC 10-492] choice fifth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:137]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit only_state_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 852.434 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sim_1/new/only_state_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity only_state_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice reposo is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:110]
ERROR: [VRFC 10-492] choice mode_sel is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:112]
ERROR: [VRFC 10-492] choice incorrecto is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:114]
ERROR: [VRFC 10-492] choice first_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:118]
ERROR: [VRFC 10-492] choice second_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:120]
ERROR: [VRFC 10-492] choice third_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:122]
ERROR: [VRFC 10-492] choice fourth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:124]
ERROR: [VRFC 10-492] choice fifth_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:126]
ERROR: [VRFC 10-492] choice first_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:129]
ERROR: [VRFC 10-492] choice second_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:131]
ERROR: [VRFC 10-492] choice third_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:133]
ERROR: [VRFC 10-492] choice fourth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:135]
ERROR: [VRFC 10-492] choice fifth_switch_ok is already covered [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:137]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit only_state_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 852.563 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -name {xsim.simulate.runtime} -value {150ns} -objects [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sim_1/new/only_state_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_ip_catalog
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_estados
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'rdi::get_data_dir' was cancelled
INFO: [Common 17-344] 'source' was cancelled
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 974.965 ; gain = 89.586
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_estados
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:14]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:62]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:74]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:86]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:98]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:110]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:123]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:136]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:149]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:162]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:175]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:189]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:203]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:217]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:231]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:245]
WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:259]
WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:280]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:424]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:454]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:473]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:494]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:514]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:531]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:548]
WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:569]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:579]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:594]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:619]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:634]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:645]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:663]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:698]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:711]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:724]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:738]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:752]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:762]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:782]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:798]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:818]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:833]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:843]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:861]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:871]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:886]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:902]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:913]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:923]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:933]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:943]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:953]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:981]
WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1030]
WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1840]
WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2756]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2812]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2883]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2931]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2989]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048]
WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3065]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3087]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3160]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3234]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3313]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3430]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3564]
WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3716]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3770]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3784]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3801]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3819]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3837]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3854]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3867]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3880]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3926]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3940]
WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3986]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4000]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4018]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4038]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.828 ; gain = 41.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:61]
	Parameter N bound to: 5 - type: integer 
ERROR: [Synth 8-517] overlapping choice reposo in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:109]
ERROR: [Synth 8-517] overlapping choice mode_sel in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:111]
ERROR: [Synth 8-517] overlapping choice incorrecto in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:113]
ERROR: [Synth 8-517] overlapping choice first_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:118]
ERROR: [Synth 8-517] overlapping choice second_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:119]
ERROR: [Synth 8-517] overlapping choice third_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:121]
ERROR: [Synth 8-517] overlapping choice fourth_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:124]
ERROR: [Synth 8-517] overlapping choice fifth_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:125]
ERROR: [Synth 8-517] overlapping choice first_switch_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:128]
ERROR: [Synth 8-517] overlapping choice second_switch_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:130]
ERROR: [Synth 8-517] overlapping choice third_switch_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:133]
ERROR: [Synth 8-517] overlapping choice fourth_switch_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:134]
ERROR: [Synth 8-517] overlapping choice fifth_switch_ok in case statement [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:136]
ERROR: [Synth 8-285] failed synthesizing module 'maquina_estados' [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.109 ; gain = 80.039
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 100 Warnings, 0 Critical Warnings and 15 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_estados
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] led_estado is not declared [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:153]
ERROR: [Synth 8-1031] led_estado is not declared [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:160]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_estados
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:49]
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'count_puls_ok' is read in the process but is not in the sensitivity list [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:116]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:116]
WARNING: [Synth 8-614] signal 'count_switches_ok' is read in the process but is not in the sensitivity list [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (1#1) [C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/petra/Desktop/only_sync/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/petra/Desktop/only_sync/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1358.359 ; gain = 303.250
6 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1358.461 ; gain = 303.352
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sources_1/new/only_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.only_state_tb
Built simulation snapshot only_state_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/xsim.dir/only_state_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim/xsim.dir/only_state_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 16 22:27:44 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 16 22:27:44 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1361.891 ; gain = 1.566
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "only_state_tb_behav -key {Behavioral:sim_1:Functional:only_state_tb} -tclbatch {only_state_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source only_state_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.660 ; gain = 8.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'only_state_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1370.660 ; gain = 10.336
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1373.926 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {300 ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.082 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "only_state_tb_behav -key {Behavioral:sim_1:Functional:only_state_tb} -tclbatch {only_state_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source only_state_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'only_state_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300 ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sim_1/new/only_state_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity only_state_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.only_state_tb
Built simulation snapshot only_state_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "only_state_tb_behav -key {Behavioral:sim_1:Functional:only_state_tb} -tclbatch {only_state_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source only_state_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'only_state_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300 ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'only_state_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj only_state_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/only_state_machine/only_state_machine.srcs/sim_1/new/only_state_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity only_state_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f31c04680874650975d7d8c3b531eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot only_state_tb_behav xil_defaultlib.only_state_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.only_state_tb
Built simulation snapshot only_state_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/only_state_machine/only_state_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "only_state_tb_behav -key {Behavioral:sim_1:Functional:only_state_tb} -tclbatch {only_state_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source only_state_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'only_state_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1378.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 16 22:41:01 2019...
