<stg><name>xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_010522_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010522_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010522_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="sext_ln137_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_0_010532_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010532_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010532_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %sext_ln136_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="sext_ln136_2_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %sext_ln136_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="sext_ln136_1_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %sext_ln136_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="sext_ln136_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %p_0_0_010314_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010314_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010314_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %p_0_0_010312_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010312_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010312_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %sext_ln131_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln131

]]></Node>
<StgValue><ssdm name="sext_ln131_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %p_0_0_010442_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010442_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010442_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %p_0_0_010420_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010420_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010420_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %p_0_0_010418_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010418_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010418_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %p_0_0_010424_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010424_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010424_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %p_0_0_010430_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010430_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010430_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %p_0_0_010428_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010428_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010428_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %p_0_0_010434_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010434_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010434_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %p_0_0_010440_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010440_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010440_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %p_0_0_010436_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010436_reload

]]></Node>
<StgValue><ssdm name="p_0_0_010436_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %mul_ln163_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln163

]]></Node>
<StgValue><ssdm name="mul_ln163_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="65" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %sext_ln137_cast = sext i32 %sext_ln137_read

]]></Node>
<StgValue><ssdm name="sext_ln137_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="65" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %sext_ln136_2_cast = sext i32 %sext_ln136_2_read

]]></Node>
<StgValue><ssdm name="sext_ln136_2_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %sext_ln136_1_cast = sext i32 %sext_ln136_1_read

]]></Node>
<StgValue><ssdm name="sext_ln136_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="52" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %sext_ln136_cast = sext i32 %sext_ln136_read

]]></Node>
<StgValue><ssdm name="sext_ln136_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="52" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %sext_ln131_cast = sext i32 %sext_ln131_read

]]></Node>
<StgValue><ssdm name="sext_ln131_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapyRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapxRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i32 0, i32 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i16 0, i16 %i_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i16 0, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %for.body44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body44:0 %indvar_flatten_load = load i32 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body44:1 %icmp_ln195 = icmp_eq  i32 %indvar_flatten_load, i32 %mul_ln163_read

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body44:2 %add_ln195 = add i32 %indvar_flatten_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body44:3 %br_ln195 = br i1 %icmp_ln195, void %for.inc55.loopexit, void %for.end57.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc55.loopexit:0 %j_load = load i16 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc55.loopexit:1 %i_6_load = load i16 %i_6

]]></Node>
<StgValue><ssdm name="i_6_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55.loopexit:2 %i = add i16 %i_6_load, i16 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55.loopexit:5 %icmp_ln200 = icmp_eq  i16 %j_load, i16 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc55.loopexit:6 %select_ln195 = select i1 %icmp_ln200, i16 0, i16 %j_load

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc55.loopexit:7 %select_ln195_1 = select i1 %icmp_ln200, i16 %i, i16 %i_6_load

]]></Node>
<StgValue><ssdm name="select_ln195_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="16">
<![CDATA[
for.inc55.loopexit:8 %trunc_ln195 = trunc i16 %select_ln195_1

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="16">
<![CDATA[
for.inc55.loopexit:12 %jfixed = trunc i16 %select_ln195

]]></Node>
<StgValue><ssdm name="jfixed"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55.loopexit:267 %j_7 = add i16 %select_ln195, i16 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55.loopexit:268 %store_ln200 = store i32 %add_ln195, i32 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55.loopexit:269 %store_ln200 = store i16 %select_ln195_1, i16 %i_6

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55.loopexit:270 %store_ln200 = store i16 %j_7, i16 %j

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
for.inc55.loopexit:9 %zext_ln195 = zext i11 %trunc_ln195

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="11">
<![CDATA[
for.inc55.loopexit:13 %zext_ln112 = zext i11 %jfixed

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:14 %mul_ln112 = mul i32 %p_0_0_010436_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:15 %mul_ln112_1 = mul i32 %p_0_0_010440_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln112_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:18 %mul_ln113 = mul i32 %p_0_0_010428_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:19 %mul_ln113_1 = mul i32 %p_0_0_010430_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:22 %mul_ln120 = mul i32 %p_0_0_010418_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:23 %mul_ln120_1 = mul i32 %p_0_0_010420_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:14 %mul_ln112 = mul i32 %p_0_0_010436_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:15 %mul_ln112_1 = mul i32 %p_0_0_010440_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln112_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:18 %mul_ln113 = mul i32 %p_0_0_010428_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:19 %mul_ln113_1 = mul i32 %p_0_0_010430_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln113_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:22 %mul_ln120 = mul i32 %p_0_0_010418_reload_read, i32 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:23 %mul_ln120_1 = mul i32 %p_0_0_010420_reload_read, i32 %zext_ln112

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:16 %add_ln112 = add i32 %p_0_0_010434_reload_read, i32 %mul_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:17 %p_x = add i32 %add_ln112, i32 %mul_ln112

]]></Node>
<StgValue><ssdm name="p_x"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:20 %add_ln113 = add i32 %p_0_0_010424_reload_read, i32 %mul_ln113_1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:21 %p_y = add i32 %add_ln113, i32 %mul_ln113

]]></Node>
<StgValue><ssdm name="p_y"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:24 %sub_ln120 = sub i32 2097152, i32 %p_0_0_010442_reload_read

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:25 %w = sub i32 %sub_ln120, i32 %mul_ln120

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:26 %winv = sub i32 %w, i32 %mul_ln120_1

]]></Node>
<StgValue><ssdm name="winv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:27 %sext_ln122 = sext i32 %p_x

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:28 %sext_ln122_1 = sext i32 %winv

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:29 %mul_ln122 = mul i52 %sext_ln122, i52 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:31 %sext_ln123 = sext i32 %p_y

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:32 %mul_ln123 = mul i52 %sext_ln123, i52 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:29 %mul_ln122 = mul i52 %sext_ln122, i52 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:30 %x = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln122, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:32 %mul_ln123 = mul i52 %sext_ln123, i52 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:33 %y = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln123, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:34 %sext_ln126 = sext i32 %x

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:35 %x2t = mul i52 %sext_ln126, i52 %sext_ln126

]]></Node>
<StgValue><ssdm name="x2t"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:36 %sext_ln126_1 = sext i32 %y

]]></Node>
<StgValue><ssdm name="sext_ln126_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:37 %y2t = mul i52 %sext_ln126_1, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="y2t"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:35 %x2t = mul i52 %sext_ln126, i52 %sext_ln126

]]></Node>
<StgValue><ssdm name="x2t"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:37 %y2t = mul i52 %sext_ln126_1, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="y2t"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:67 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %x2t, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:116 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %y2t, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:42 %add_ln128 = add i52 %x2t, i52 %y2t

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:43 %r2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln128, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:44 %sext_ln131_1 = sext i32 %r2

]]></Node>
<StgValue><ssdm name="sext_ln131_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:45 %mul_ln131 = mul i52 %sext_ln131_1, i52 %sext_ln131_cast

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:68 %shl_ln3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_13, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="34" op_0_bw="33">
<![CDATA[
for.inc55.loopexit:69 %sext_ln136_7 = sext i33 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln136_7"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="34" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:70 %sext_ln136_8 = sext i32 %r2

]]></Node>
<StgValue><ssdm name="sext_ln136_8"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc55.loopexit:71 %add_ln136_1 = add i34 %sext_ln136_7, i34 %sext_ln136_8

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:117 %shl_ln4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="34" op_0_bw="33">
<![CDATA[
for.inc55.loopexit:118 %sext_ln137_1 = sext i33 %shl_ln4

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc55.loopexit:119 %add_ln137 = add i34 %sext_ln137_1, i34 %sext_ln136_8

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:45 %mul_ln131 = mul i52 %sext_ln131_1, i52 %sext_ln131_cast

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="52" op_0_bw="34">
<![CDATA[
for.inc55.loopexit:72 %sext_ln136_9 = sext i34 %add_ln136_1

]]></Node>
<StgValue><ssdm name="sext_ln136_9"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:73 %mul_ln136_2 = mul i52 %sext_ln136_9, i52 %sext_ln136_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="52" op_0_bw="34">
<![CDATA[
for.inc55.loopexit:120 %sext_ln137_2 = sext i34 %add_ln137

]]></Node>
<StgValue><ssdm name="sext_ln137_2"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:121 %mul_ln137_1 = mul i52 %sext_ln137_2, i52 %sext_ln136_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc55.loopexit:46 %shl_ln2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010312_reload_read, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:47 %add_ln131 = add i52 %mul_ln131, i52 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:48 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:73 %mul_ln136_2 = mul i52 %sext_ln136_9, i52 %sext_ln136_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:74 %trunc_ln136_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136_2, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln136_2"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:121 %mul_ln137_1 = mul i52 %sext_ln137_2, i52 %sext_ln136_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:122 %trunc_ln137_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137_1, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln137_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:49 %sext_ln131_2 = sext i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln131_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:50 %mul_ln131_1 = mul i52 %sext_ln131_2, i52 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="mul_ln131_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:50 %mul_ln131_1 = mul i52 %sext_ln131_2, i52 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="mul_ln131_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc55.loopexit:51 %shl_ln131_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010314_reload_read, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln131_1"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:52 %add_ln131_1 = add i52 %mul_ln131_1, i52 %shl_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:53 %trunc_ln131_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131_1, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:54 %sext_ln131_3 = sext i32 %trunc_ln131_1

]]></Node>
<StgValue><ssdm name="sext_ln131_3"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:55 %mul_ln131_2 = mul i52 %sext_ln131_3, i52 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="mul_ln131_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:38 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %x, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="52" op_0_bw="33">
<![CDATA[
for.inc55.loopexit:39 %sext_ln127 = sext i33 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:40 %mul_ln127 = mul i52 %sext_ln127, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:55 %mul_ln131_2 = mul i52 %sext_ln131_3, i52 %sext_ln131_1

]]></Node>
<StgValue><ssdm name="mul_ln131_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="156" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:40 %mul_ln127 = mul i52 %sext_ln127, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:41 %p_2xy = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln127, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="p_2xy"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:56 %add_ln131_2 = add i52 %mul_ln131_2, i52 1099511627776

]]></Node>
<StgValue><ssdm name="add_ln131_2"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:57 %kr = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131_2, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:58 %sext_ln136_3 = sext i32 %kr

]]></Node>
<StgValue><ssdm name="sext_ln136_3"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:59 %mul_ln136 = mul i52 %sext_ln136_3, i52 %sext_ln126

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:61 %sext_ln136_4 = sext i32 %p_2xy

]]></Node>
<StgValue><ssdm name="sext_ln136_4"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:62 %mul_ln136_1 = mul i52 %sext_ln136_4, i52 %sext_ln136_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_1"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:114 %mul_ln137 = mul i52 %sext_ln136_3, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:126 %mul_ln137_2 = mul i52 %sext_ln136_4, i52 %sext_ln136_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="166" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:59 %mul_ln136 = mul i52 %sext_ln136_3, i52 %sext_ln126

]]></Node>
<StgValue><ssdm name="mul_ln136"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:60 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:62 %mul_ln136_1 = mul i52 %sext_ln136_4, i52 %sext_ln136_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_1"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:63 %trunc_ln136_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136_1, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln136_1"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:114 %mul_ln137 = mul i52 %sext_ln136_3, i52 %sext_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln137"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:115 %trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc55.loopexit:126 %mul_ln137_2 = mul i52 %sext_ln136_4, i52 %sext_ln136_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_2"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:127 %trunc_ln137_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137_2, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln137_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="33" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:64 %sext_ln136_5 = sext i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln136_5"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:65 %sext_ln136_6 = sext i32 %trunc_ln136_1

]]></Node>
<StgValue><ssdm name="sext_ln136_6"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc55.loopexit:66 %add_ln136 = add i33 %sext_ln136_5, i33 %sext_ln136_6

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="34" op_0_bw="33">
<![CDATA[
for.inc55.loopexit:75 %sext_ln136_10 = sext i33 %add_ln136

]]></Node>
<StgValue><ssdm name="sext_ln136_10"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="34" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:76 %sext_ln136_11 = sext i32 %trunc_ln136_2

]]></Node>
<StgValue><ssdm name="sext_ln136_11"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc55.loopexit:77 %add_ln136_2 = add i34 %sext_ln136_10, i34 %sext_ln136_11

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="33" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:123 %sext_ln137_3 = sext i32 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln137_3"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:124 %sext_ln137_4 = sext i32 %trunc_ln137_1

]]></Node>
<StgValue><ssdm name="sext_ln137_4"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc55.loopexit:125 %add_ln137_1 = add i33 %sext_ln137_3, i33 %sext_ln137_4

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="34" op_0_bw="33">
<![CDATA[
for.inc55.loopexit:128 %sext_ln137_5 = sext i33 %add_ln137_1

]]></Node>
<StgValue><ssdm name="sext_ln137_5"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="34" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:129 %sext_ln137_6 = sext i32 %trunc_ln137_2

]]></Node>
<StgValue><ssdm name="sext_ln137_6"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc55.loopexit:130 %add_ln137_2 = add i34 %sext_ln137_5, i34 %sext_ln137_6

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="65" op_0_bw="34">
<![CDATA[
for.inc55.loopexit:78 %sext_ln136_12 = sext i34 %add_ln136_2

]]></Node>
<StgValue><ssdm name="sext_ln136_12"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:79 %mul_ln136_3 = mul i65 %sext_ln136_12, i65 %sext_ln136_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_3"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="65" op_0_bw="34">
<![CDATA[
for.inc55.loopexit:131 %sext_ln137_7 = sext i34 %add_ln137_2

]]></Node>
<StgValue><ssdm name="sext_ln137_7"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:132 %mul_ln137_3 = mul i65 %sext_ln137_7, i65 %sext_ln137_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:79 %mul_ln136_3 = mul i65 %sext_ln136_12, i65 %sext_ln136_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln136_3"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:132 %mul_ln137_3 = mul i65 %sext_ln137_7, i65 %sext_ln137_cast

]]></Node>
<StgValue><ssdm name="mul_ln137_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc55.loopexit:80 %shl_ln136_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010532_reload_read, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln136_1"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="65" op_0_bw="52">
<![CDATA[
for.inc55.loopexit:81 %sext_ln136_13 = sext i52 %shl_ln136_1

]]></Node>
<StgValue><ssdm name="sext_ln136_13"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:82 %add_ln136_3 = add i65 %mul_ln136_3, i65 %sext_ln136_13

]]></Node>
<StgValue><ssdm name="add_ln136_3"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:83 %tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 64

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:84 %trunc_ln136_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %add_ln136_3, i32 35, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln136_3"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:85 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 51

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:86 %tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 34

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="1">
<![CDATA[
for.inc55.loopexit:87 %zext_ln136 = zext i1 %tmp_288

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:88 %add_ln136_4 = add i17 %trunc_ln136_3, i17 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln136_4"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:89 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln136_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:90 %xor_ln136 = xor i1 %tmp_289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln136"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:91 %and_ln136 = and i1 %tmp_287, i1 %xor_ln136

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:92 %tmp = partselect i12 @_ssdm_op_PartSelect.i12.i65.i32.i32, i65 %add_ln136_3, i32 53, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55.loopexit:93 %icmp_ln136 = icmp_eq  i12 %tmp, i12 4095

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:94 %tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i65.i32.i32, i65 %add_ln136_3, i32 52, i32 64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55.loopexit:95 %icmp_ln136_1 = icmp_eq  i13 %tmp_10, i13 8191

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55.loopexit:96 %icmp_ln136_2 = icmp_eq  i13 %tmp_10, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_2"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc55.loopexit:133 %shl_ln137_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010522_reload_read, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln137_1"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="65" op_0_bw="52">
<![CDATA[
for.inc55.loopexit:134 %sext_ln137_8 = sext i52 %shl_ln137_1

]]></Node>
<StgValue><ssdm name="sext_ln137_8"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc55.loopexit:135 %add_ln137_3 = add i65 %mul_ln137_3, i65 %sext_ln137_8

]]></Node>
<StgValue><ssdm name="add_ln137_3"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:136 %tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 64

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:137 %trunc_ln137_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %add_ln137_3, i32 35, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln137_3"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:138 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 51

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:139 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 34

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="1">
<![CDATA[
for.inc55.loopexit:140 %zext_ln137 = zext i1 %tmp_293

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:141 %add_ln137_4 = add i17 %trunc_ln137_3, i17 %zext_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_4"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:142 %tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln137_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:143 %xor_ln137 = xor i1 %tmp_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:144 %and_ln137 = and i1 %tmp_292, i1 %xor_ln137

]]></Node>
<StgValue><ssdm name="and_ln137"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:145 %tmp_11 = partselect i12 @_ssdm_op_PartSelect.i12.i65.i32.i32, i65 %add_ln137_3, i32 53, i32 64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc55.loopexit:146 %icmp_ln137 = icmp_eq  i12 %tmp_11, i12 4095

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="13" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:147 %tmp_12 = partselect i13 @_ssdm_op_PartSelect.i13.i65.i32.i32, i65 %add_ln137_3, i32 52, i32 64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55.loopexit:148 %icmp_ln137_1 = icmp_eq  i13 %tmp_12, i13 8191

]]></Node>
<StgValue><ssdm name="icmp_ln137_1"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc55.loopexit:149 %icmp_ln137_2 = icmp_eq  i13 %tmp_12, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln137_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="226" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:97 %select_ln136 = select i1 %and_ln136, i1 %icmp_ln136_1, i1 %icmp_ln136_2

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:98 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 52

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:99 %xor_ln136_4 = xor i1 %tmp_290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln136_4"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:100 %and_ln136_1 = and i1 %icmp_ln136, i1 %xor_ln136_4

]]></Node>
<StgValue><ssdm name="and_ln136_1"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:101 %select_ln136_1 = select i1 %and_ln136, i1 %and_ln136_1, i1 %icmp_ln136_1

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:102 %and_ln136_2 = and i1 %and_ln136, i1 %icmp_ln136_1

]]></Node>
<StgValue><ssdm name="and_ln136_2"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:103 %xor_ln136_1 = xor i1 %select_ln136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln136_1"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:104 %or_ln136 = or i1 %tmp_289, i1 %xor_ln136_1

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:105 %xor_ln136_2 = xor i1 %tmp_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln136_2"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:106 %and_ln136_3 = and i1 %or_ln136, i1 %xor_ln136_2

]]></Node>
<StgValue><ssdm name="and_ln136_3"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:107 %and_ln136_4 = and i1 %tmp_289, i1 %select_ln136_1

]]></Node>
<StgValue><ssdm name="and_ln136_4"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:108 %or_ln136_2 = or i1 %and_ln136_2, i1 %and_ln136_4

]]></Node>
<StgValue><ssdm name="or_ln136_2"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:109 %xor_ln136_3 = xor i1 %or_ln136_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln136_3"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:110 %and_ln136_5 = and i1 %tmp_286, i1 %xor_ln136_3

]]></Node>
<StgValue><ssdm name="and_ln136_5"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:111 %select_ln136_2 = select i1 %and_ln136_3, i17 65535, i17 65536

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:112 %or_ln136_1 = or i1 %and_ln136_3, i1 %and_ln136_5

]]></Node>
<StgValue><ssdm name="or_ln136_1"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:113 %u = select i1 %or_ln136_1, i17 %select_ln136_2, i17 %add_ln136_4

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:150 %select_ln137 = select i1 %and_ln137, i1 %icmp_ln137_1, i1 %icmp_ln137_2

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:151 %tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 52

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:152 %xor_ln137_4 = xor i1 %tmp_295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln137_4"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:153 %and_ln137_1 = and i1 %icmp_ln137, i1 %xor_ln137_4

]]></Node>
<StgValue><ssdm name="and_ln137_1"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:154 %select_ln137_1 = select i1 %and_ln137, i1 %and_ln137_1, i1 %icmp_ln137_1

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:155 %and_ln137_2 = and i1 %and_ln137, i1 %icmp_ln137_1

]]></Node>
<StgValue><ssdm name="and_ln137_2"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:156 %xor_ln137_1 = xor i1 %select_ln137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln137_1"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:157 %or_ln137 = or i1 %tmp_294, i1 %xor_ln137_1

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:158 %xor_ln137_2 = xor i1 %tmp_291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln137_2"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:159 %and_ln137_3 = and i1 %or_ln137, i1 %xor_ln137_2

]]></Node>
<StgValue><ssdm name="and_ln137_3"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:160 %and_ln137_4 = and i1 %tmp_294, i1 %select_ln137_1

]]></Node>
<StgValue><ssdm name="and_ln137_4"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:161 %or_ln137_2 = or i1 %and_ln137_2, i1 %and_ln137_4

]]></Node>
<StgValue><ssdm name="or_ln137_2"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:162 %xor_ln137_3 = xor i1 %or_ln137_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln137_3"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:163 %and_ln137_5 = and i1 %tmp_291, i1 %xor_ln137_3

]]></Node>
<StgValue><ssdm name="and_ln137_5"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:164 %select_ln137_2 = select i1 %and_ln137_3, i17 65535, i17 65536

]]></Node>
<StgValue><ssdm name="select_ln137_2"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:165 %or_ln137_1 = or i1 %and_ln137_3, i1 %and_ln137_5

]]></Node>
<StgValue><ssdm name="or_ln137_1"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:166 %v = select i1 %or_ln137_1, i17 %select_ln137_2, i17 %add_ln137_4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:168 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %u, i32 16

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:169 %sub_ln219 = sub i17 0, i17 %u

]]></Node>
<StgValue><ssdm name="sub_ln219"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:217 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %v, i32 16

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:218 %sub_ln220 = sub i17 0, i17 %v

]]></Node>
<StgValue><ssdm name="sub_ln220"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="264" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:167 %icmp_ln219 = icmp_eq  i17 %u, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:170 %select_ln219 = select i1 %tmp_296, i17 %sub_ln219, i17 %u

]]></Node>
<StgValue><ssdm name="select_ln219"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:171 %tmp_3 = partselect i17 @llvm.part.select.i17, i17 %select_ln219, i32 16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:172 %tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 1, i17 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="18">
<![CDATA[
for.inc55.loopexit:173 %sext_ln219 = sext i18 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:174 %tmp_5 = cttz i32 @llvm.cttz.i32, i32 %sext_ln219, i1 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:175 %sub_ln219_1 = sub i32 17, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="sub_ln219_1"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:176 %trunc_ln219 = trunc i32 %sub_ln219_1

]]></Node>
<StgValue><ssdm name="trunc_ln219"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:180 %trunc_ln219_1 = trunc i32 %sub_ln219_1

]]></Node>
<StgValue><ssdm name="trunc_ln219_1"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55.loopexit:181 %sub_ln219_4 = sub i5 10, i5 %trunc_ln219_1

]]></Node>
<StgValue><ssdm name="sub_ln219_4"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:189 %add_ln219_1 = add i17 %trunc_ln219, i17 131048

]]></Node>
<StgValue><ssdm name="add_ln219_1"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:190 %bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %select_ln219, i17 %add_ln219_1

]]></Node>
<StgValue><ssdm name="bit_select30_i_i"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:209 %trunc_ln219_2 = trunc i32 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln219_2"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:216 %icmp_ln220 = icmp_eq  i17 %v, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:219 %select_ln220 = select i1 %tmp_300, i17 %sub_ln220, i17 %v

]]></Node>
<StgValue><ssdm name="select_ln220"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:220 %tmp_9 = partselect i17 @llvm.part.select.i17, i17 %select_ln220, i32 16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:221 %tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 1, i17 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="18">
<![CDATA[
for.inc55.loopexit:222 %sext_ln220 = sext i18 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln220"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:223 %tmp_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln220, i1 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:224 %sub_ln220_1 = sub i32 17, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln220_1"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:225 %trunc_ln220 = trunc i32 %sub_ln220_1

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:229 %trunc_ln220_1 = trunc i32 %sub_ln220_1

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55.loopexit:230 %sub_ln220_4 = sub i5 10, i5 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="sub_ln220_4"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:238 %add_ln220_1 = add i17 %trunc_ln220, i17 131048

]]></Node>
<StgValue><ssdm name="add_ln220_1"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc55.loopexit:239 %bit_select30_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %select_ln220, i17 %add_ln220_1

]]></Node>
<StgValue><ssdm name="bit_select30_i_i1"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:258 %trunc_ln220_2 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln220_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="290" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:177 %add_ln219 = add i32 %sub_ln219_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:178 %tmp_297 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln219, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc55.loopexit:179 %icmp_ln219_1 = icmp_sgt  i31 %tmp_297, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln219_1"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="5">
<![CDATA[
for.inc55.loopexit:182 %zext_ln219_5 = zext i5 %sub_ln219_4

]]></Node>
<StgValue><ssdm name="zext_ln219_5"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:183 %lshr_ln219_2 = lshr i17 131071, i17 %zext_ln219_5

]]></Node>
<StgValue><ssdm name="lshr_ln219_2"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:184 %and_ln219_2 = and i17 %select_ln219, i17 %lshr_ln219_2

]]></Node>
<StgValue><ssdm name="and_ln219_2"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:185 %icmp_ln219_2 = icmp_ne  i17 %and_ln219_2, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln219_2"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:186 %and_ln219 = and i1 %icmp_ln219_1, i1 %icmp_ln219_2

]]></Node>
<StgValue><ssdm name="and_ln219"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:187 %tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln219, i32 31

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:188 %xor_ln219 = xor i1 %tmp_298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln219"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:191 %and_ln219_1 = and i1 %bit_select30_i_i, i1 %xor_ln219

]]></Node>
<StgValue><ssdm name="and_ln219_1"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:192 %or_ln219 = or i1 %and_ln219_1, i1 %and_ln219

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:193 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln219

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="17">
<![CDATA[
for.inc55.loopexit:194 %zext_ln219 = zext i17 %select_ln219

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:195 %icmp_ln219_3 = icmp_sgt  i32 %add_ln219, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln219_3"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:196 %add_ln219_2 = add i32 %sub_ln219_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln219_2"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:197 %zext_ln219_1 = zext i32 %add_ln219_2

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:198 %lshr_ln219 = lshr i64 %zext_ln219, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="lshr_ln219"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:199 %sub_ln219_2 = sub i32 25, i32 %sub_ln219_1

]]></Node>
<StgValue><ssdm name="sub_ln219_2"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:200 %zext_ln219_2 = zext i32 %sub_ln219_2

]]></Node>
<StgValue><ssdm name="zext_ln219_2"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:201 %shl_ln219 = shl i64 %zext_ln219, i64 %zext_ln219_2

]]></Node>
<StgValue><ssdm name="shl_ln219"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:226 %add_ln220 = add i32 %sub_ln220_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:227 %tmp_301 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln220, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc55.loopexit:228 %icmp_ln220_1 = icmp_sgt  i31 %tmp_301, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_1"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="5">
<![CDATA[
for.inc55.loopexit:231 %zext_ln220_5 = zext i5 %sub_ln220_4

]]></Node>
<StgValue><ssdm name="zext_ln220_5"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:232 %lshr_ln220_2 = lshr i17 131071, i17 %zext_ln220_5

]]></Node>
<StgValue><ssdm name="lshr_ln220_2"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:233 %and_ln220_2 = and i17 %select_ln220, i17 %lshr_ln220_2

]]></Node>
<StgValue><ssdm name="and_ln220_2"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc55.loopexit:234 %icmp_ln220_2 = icmp_ne  i17 %and_ln220_2, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_2"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:235 %and_ln220 = and i1 %icmp_ln220_1, i1 %icmp_ln220_2

]]></Node>
<StgValue><ssdm name="and_ln220"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:236 %tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln220, i32 31

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:237 %xor_ln220 = xor i1 %tmp_302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:240 %and_ln220_1 = and i1 %bit_select30_i_i1, i1 %xor_ln220

]]></Node>
<StgValue><ssdm name="and_ln220_1"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55.loopexit:241 %or_ln220 = or i1 %and_ln220_1, i1 %and_ln220

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc55.loopexit:242 %or_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln220

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="17">
<![CDATA[
for.inc55.loopexit:243 %zext_ln220 = zext i17 %select_ln220

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:244 %icmp_ln220_3 = icmp_sgt  i32 %add_ln220, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_3"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:245 %add_ln220_2 = add i32 %sub_ln220_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln220_2"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:246 %zext_ln220_1 = zext i32 %add_ln220_2

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:247 %lshr_ln220 = lshr i64 %zext_ln220, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="lshr_ln220"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55.loopexit:248 %sub_ln220_2 = sub i32 25, i32 %sub_ln220_1

]]></Node>
<StgValue><ssdm name="sub_ln220_2"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
for.inc55.loopexit:249 %zext_ln220_2 = zext i32 %sub_ln220_2

]]></Node>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:250 %shl_ln220 = shl i64 %zext_ln220, i64 %zext_ln220_2

]]></Node>
<StgValue><ssdm name="shl_ln220"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="332" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55.loopexit:202 %select_ln219_1 = select i1 %icmp_ln219_3, i64 %lshr_ln219, i64 %shl_ln219

]]></Node>
<StgValue><ssdm name="select_ln219_1"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="2">
<![CDATA[
for.inc55.loopexit:203 %zext_ln219_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln219_3"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:204 %add_ln219_3 = add i64 %select_ln219_1, i64 %zext_ln219_3

]]></Node>
<StgValue><ssdm name="add_ln219_3"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:205 %lshr_ln219_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln219_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln219_1"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:207 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln219_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55.loopexit:251 %select_ln220_1 = select i1 %icmp_ln220_3, i64 %lshr_ln220, i64 %shl_ln220

]]></Node>
<StgValue><ssdm name="select_ln220_1"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="2">
<![CDATA[
for.inc55.loopexit:252 %zext_ln220_3 = zext i2 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln220_3"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55.loopexit:253 %add_ln220_3 = add i64 %select_ln220_1, i64 %zext_ln220_3

]]></Node>
<StgValue><ssdm name="add_ln220_3"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55.loopexit:254 %lshr_ln220_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln220_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln220_1"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:256 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln220_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="63">
<![CDATA[
for.inc55.loopexit:206 %zext_ln219_4 = zext i63 %lshr_ln219_1

]]></Node>
<StgValue><ssdm name="zext_ln219_4"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55.loopexit:208 %select_ln219_2 = select i1 %tmp_299, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln219_2"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55.loopexit:210 %sub_ln219_3 = sub i8 12, i8 %trunc_ln219_2

]]></Node>
<StgValue><ssdm name="sub_ln219_3"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55.loopexit:211 %add_ln219_4 = add i8 %sub_ln219_3, i8 %select_ln219_2

]]></Node>
<StgValue><ssdm name="add_ln219_4"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc55.loopexit:212 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_296, i8 %add_ln219_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc55.loopexit:213 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln219_4, i9 %tmp_8, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="64">
<![CDATA[
for.inc55.loopexit:214 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:215 %select_ln219_3 = select i1 %icmp_ln219, i32 0, i32 %LD

]]></Node>
<StgValue><ssdm name="select_ln219_3"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="63">
<![CDATA[
for.inc55.loopexit:255 %zext_ln220_4 = zext i63 %lshr_ln220_1

]]></Node>
<StgValue><ssdm name="zext_ln220_4"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc55.loopexit:257 %select_ln220_2 = select i1 %tmp_303, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln220_2"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55.loopexit:259 %sub_ln220_3 = sub i8 12, i8 %trunc_ln220_2

]]></Node>
<StgValue><ssdm name="sub_ln220_3"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55.loopexit:260 %add_ln220_4 = add i8 %sub_ln220_3, i8 %select_ln220_2

]]></Node>
<StgValue><ssdm name="add_ln220_4"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc55.loopexit:261 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_300, i8 %add_ln220_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc55.loopexit:262 %pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln220_4, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_1"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="64">
<![CDATA[
for.inc55.loopexit:263 %LD_1 = trunc i64 %pi_assign_1

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:264 %select_ln220_3 = select i1 %icmp_ln220, i32 0, i32 %LD_1

]]></Node>
<StgValue><ssdm name="select_ln220_3"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0">
<![CDATA[
for.end57.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_width_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55.loopexit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480000, i64 120000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55.loopexit:10 %specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84

]]></Node>
<StgValue><ssdm name="specpipeline_ln203"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55.loopexit:11 %specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:265 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mapxRMat_data, i32 %select_ln219_3

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc55.loopexit:266 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mapyRMat_data, i32 %select_ln220_3

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.loopexit:271 %br_ln200 = br void %for.body44

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
