TimeQuest Timing Analyzer report for top
Thu Jun 29 13:50:12 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 18. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 19. Recovery: 'clk'
 20. Recovery: 'rs232_rx'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'rs232_rx'
 26. Removal: 'clk'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 82.24 MHz  ; 82.24 MHz       ; clk                                       ;      ;
; 82.48 MHz  ; 82.48 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 118.55 MHz ; 118.55 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 451.67 MHz ; 451.67 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -11.160 ; -716.891      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.435  ; -237.306      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.562  ; -87.647       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.214  ; -1.214        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.417 ; -2.417        ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.231  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.660  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.677  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -4.236 ; -239.853      ;
; rs232_rx                                  ; -2.155 ; -2.155        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.120 ; -66.719       ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.792  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -0.846 ; -0.846        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.376  ; 0.000         ;
; rs232_rx                                  ; 2.601  ; 0.000         ;
; clk                                       ; 2.980  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -11.160 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.827     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.633 ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.300     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.295 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.962     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.242 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.909     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.107 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.774     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -10.068 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.735     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.971  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.638     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.877  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.544     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.776  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.443     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.733  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.400     ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.135  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.802      ;
; -9.033  ; Rx_cmd[10]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.700      ;
; -8.845  ; Rx_cmd[13]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.512      ;
; -8.783  ; Rx_cmd[21]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.450      ;
; -8.712  ; Rx_cmd[10]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.379      ;
; -8.617  ; Rx_cmd[23]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.284      ;
; -8.524  ; Rx_cmd[13]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.191      ;
; -8.470  ; Rx_cmd[7]                                                  ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.137      ;
; -8.462  ; Rx_cmd[21]                                                 ; spi_slave_rst_b2b                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 9.129      ;
; -8.422  ; Rx_cmd[16]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.089      ;
; -8.344  ; Rx_cmd[18]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 9.011      ;
; -8.330  ; Rx_cmd[9]                                                  ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 8.997      ;
; -8.305  ; Rx_cmd[15]                                                 ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 8.972      ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 8.102      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.957      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.900      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.897      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.100 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.767      ;
; -7.092 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.759      ;
; -7.072 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.739      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.992 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.659      ;
; -6.796 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.463      ;
; -6.757 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.424      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.684 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.351      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.678 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.345      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.651 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.318      ;
; -6.591 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.258      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.555 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.222      ;
; -6.522 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.189      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.502 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.169      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
; -6.435 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.102      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.562 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.729      ;
; -5.237 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.404      ;
; -5.011 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.178      ;
; -5.007 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.174      ;
; -4.909 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 5.576      ;
; -4.902 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.069      ;
; -4.825 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.992      ;
; -4.750 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.917      ;
; -4.739 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.906      ;
; -4.734 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.901      ;
; -4.708 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.875      ;
; -4.613 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.780      ;
; -4.606 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.773      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.585 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.752      ;
; -4.546 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.713      ;
; -4.542 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.709      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.632      ;
; -4.451 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.618      ;
; -4.448 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.615      ;
; -4.424 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.591      ;
; -4.409 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.576      ;
; -4.391 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.558      ;
; -4.346 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.513      ;
; -4.338 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.505      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.317 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.484      ;
; -4.305 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.472      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.260 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.427      ;
; -4.256 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.423      ;
; -4.219 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.386      ;
; -4.075 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.242      ;
; -4.042 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.209      ;
; -4.021 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.188      ;
; -3.959 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.126      ;
; -3.904 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.071      ;
; -3.861 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.028      ;
; -3.766 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.933      ;
; -3.752 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.919      ;
; -3.715 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.882      ;
; -3.644 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.311      ;
; -3.393 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.560      ;
; -3.323 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.490      ;
; -3.303 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.970      ;
; -3.216 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.883      ;
; -2.745 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.912      ;
; -2.729 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.396      ;
; -2.690 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.357      ;
; -2.662 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.329      ;
; -2.653 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.320      ;
; -2.580 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.247      ;
; -2.307 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.974      ;
; -2.159 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.826      ;
; -2.109 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 6.061      ;
; -2.046 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.713      ;
; -2.040 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.707      ;
; -1.958 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.625      ;
; -1.951 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.618      ;
; -1.941 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.608      ;
; -1.904 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.571      ;
; -1.900 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.567      ;
; -1.881 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.548      ;
; -1.879 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.546      ;
; -1.875 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.542      ;
; -1.874 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.541      ;
; -1.794 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.461      ;
; -1.785 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.452      ;
; -1.736 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.403      ;
; -1.734 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.401      ;
; -1.609 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.785      ; 6.061      ;
; -1.563 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.230      ;
; -1.562 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.229      ;
; -1.556 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.223      ;
; -1.554 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 5.506      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.214 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.881      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.417 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 1.861      ;
; -1.917 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 1.861      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.376  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.379  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.600      ;
; 1.406  ; Buff_temp[9]                                               ; Rx_cmd[9]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.416  ; Buff_temp[4]                                               ; Rx_cmd[4]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.637      ;
; 1.420  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.641      ;
; 1.425  ; Buff_temp[21]                                              ; Rx_cmd[21]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.646      ;
; 1.429  ; Buff_temp[6]                                               ; Rx_cmd[6]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.650      ;
; 1.431  ; Buff_temp[22]                                              ; Rx_cmd[22]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.437  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.715      ;
; 1.440  ; Buff_temp[18]                                              ; Rx_cmd[18]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.661      ;
; 1.440  ; Buff_temp[2]                                               ; Rx_cmd[2]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.661      ;
; 1.443  ; Buff_temp[8]                                               ; Rx_cmd[8]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.664      ;
; 1.451  ; Buff_temp[12]                                              ; Rx_cmd[12]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.672      ;
; 1.455  ; Buff_temp[17]                                              ; Rx_cmd[17]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.676      ;
; 1.645  ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.866      ;
; 1.659  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.665  ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.886      ;
; 1.667  ; Buff_temp[10]                                              ; Buff_temp[10]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.686  ; Buff_temp[16]                                              ; Rx_cmd[16]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.691  ; Buff_temp[19]                                              ; Rx_cmd[19]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.703  ; Buff_temp[5]                                               ; Buff_temp[13]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.924      ;
; 1.704  ; Buff_temp[5]                                               ; Rx_cmd[5]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.925      ;
; 1.711  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.932      ;
; 1.720  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.941      ;
; 1.758  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.979      ;
; 1.761  ; Buff_temp[23]                                              ; Rx_cmd[23]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.982      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[5]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[3]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[4]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[0]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[1]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.761  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[2]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.039      ;
; 1.778  ; flag_reg                                                   ; Current.WAIT                                               ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.835      ; 2.334      ;
; 1.785  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.006      ;
; 1.799  ; Buff_temp[1]                                               ; Rx_cmd[1]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.020      ;
; 1.838  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.059      ;
; 1.893  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.114      ;
; 1.920  ; Buff_temp[7]                                               ; Buff_temp[7]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.141      ;
; 1.920  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.141      ;
; 1.922  ; Buff_temp[7]                                               ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.143      ;
; 1.923  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.926  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.927  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.937  ; Buff_temp[4]                                               ; Buff_temp[4]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.937  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.715      ;
; 1.942  ; Buff_temp[22]                                              ; Buff_temp[22]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.945  ; Buff_temp[6]                                               ; Buff_temp[6]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.945  ; Buff_temp[21]                                              ; Buff_temp[21]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.951  ; Buff_temp[18]                                              ; Buff_temp[18]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.952  ; Buff_temp[6]                                               ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.952  ; Buff_temp[3]                                               ; Buff_temp[3]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.961  ; Buff_temp[3]                                               ; Buff_temp[11]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.182      ;
; 1.962  ; Flag_temp                                                  ; Current.WAIT                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 1.962  ; Buff_temp[0]                                               ; Buff_temp[8]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 1.964  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.185      ;
; 1.966  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.187      ;
; 2.072  ; speed_select:speed_select|cnt_rx[12]                       ; speed_select:speed_select|cnt_rx[12]                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.293      ;
; 2.079  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.300      ;
; 2.097  ; Rx_cmd[3]                                                  ; linkSIO                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.318      ;
; 2.102  ; Rx_cmd[3]                                                  ; led~reg0                                                   ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.323      ;
; 2.103  ; Rx_cmd[3]                                                  ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.324      ;
; 2.107  ; Buff_temp[15]                                              ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; Buff_temp[23]                                              ; Buff_temp[23]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.110  ; flag_reg                                                   ; Flag_temp                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.835      ; 2.666      ;
; 2.116  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.122  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.343      ;
; 2.123  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.344      ;
; 2.126  ; Buff_temp[14]                                              ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[3]                        ; speed_select:speed_select|cnt_rx[3]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.135  ; Buff_temp[9]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|cnt_rx[8]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.143  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[5]                        ; speed_select:speed_select|cnt_rx[5]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[13]                                              ; Buff_temp[13]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.151  ; spi_rst                                                    ; spi_rst                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; speed_select:speed_select|cnt_rx[7]                        ; speed_select:speed_select|cnt_rx[7]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.153  ; Buff_temp[4]                                               ; Buff_temp[12]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.154  ; Buff_temp[16]                                              ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.375      ;
; 2.154  ; Buff_temp[19]                                              ; Buff_temp[19]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.375      ;
; 2.160  ; Buff_temp[5]                                               ; Buff_temp[5]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.381      ;
; 2.161  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.382      ;
; 2.179  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.400      ;
; 2.181  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.184  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[9]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.462      ;
; 2.184  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[8]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.462      ;
; 2.184  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[12]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.462      ;
; 2.184  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[10]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.462      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.231 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 0.731 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 4.613      ;
; 1.122 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.128      ;
; 1.157 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.163      ;
; 1.191 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.197      ;
; 1.194 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.200      ;
; 1.335 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.341      ;
; 1.338 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.344      ;
; 1.500 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 5.506      ;
; 1.622 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.128      ;
; 1.657 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.163      ;
; 1.691 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.197      ;
; 1.694 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.200      ;
; 1.756 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.977      ;
; 1.768 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.989      ;
; 1.770 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.991      ;
; 1.835 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.341      ;
; 1.838 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.344      ;
; 2.000 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 5.506      ;
; 2.002 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.223      ;
; 2.008 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.229      ;
; 2.009 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.230      ;
; 2.055 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 6.061      ;
; 2.180 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.401      ;
; 2.182 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.403      ;
; 2.231 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.452      ;
; 2.240 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.461      ;
; 2.320 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.541      ;
; 2.321 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.542      ;
; 2.325 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.327 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.548      ;
; 2.346 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.567      ;
; 2.350 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.571      ;
; 2.387 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.608      ;
; 2.397 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.618      ;
; 2.404 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.625      ;
; 2.486 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.707      ;
; 2.492 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.713      ;
; 2.555 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 6.061      ;
; 2.605 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.826      ;
; 2.753 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.974      ;
; 2.845 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.566      ;
; 3.026 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.247      ;
; 3.099 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.320      ;
; 3.108 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.329      ;
; 3.136 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.357      ;
; 3.175 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.396      ;
; 3.191 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.912      ;
; 3.555 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.276      ;
; 3.558 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.279      ;
; 3.662 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.883      ;
; 3.701 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.422      ;
; 3.749 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.970      ;
; 3.795 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.516      ;
; 3.979 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.700      ;
; 4.060 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.781      ;
; 4.090 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.311      ;
; 4.096 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.817      ;
; 4.151 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.872      ;
; 4.161 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.882      ;
; 4.212 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.933      ;
; 4.215 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.936      ;
; 4.307 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.028      ;
; 4.398 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.119      ;
; 4.405 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.126      ;
; 4.416 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.137      ;
; 4.467 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.188      ;
; 4.488 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.209      ;
; 4.521 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.242      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.706 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.427      ;
; 4.737 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.458      ;
; 4.740 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.461      ;
; 4.751 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.472      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
; 4.763 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.484      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.660 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.881      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.677 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.898      ;
; 1.699 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.920      ;
; 1.824 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.648      ;
; 1.926 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.147      ;
; 1.935 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.156      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.136 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.145 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.366      ;
; 2.156 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.377      ;
; 2.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.383      ;
; 2.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.399      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.239 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.242 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.520 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.741      ;
; 2.588 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.809      ;
; 2.680 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.901      ;
; 2.699 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.920      ;
; 2.764 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.588      ;
; 2.875 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.699      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.967 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.188      ;
; 2.982 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.203      ;
; 2.986 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.810      ;
; 3.056 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.880      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.078 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.299      ;
; 3.097 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.921      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.182 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.403      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.286 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.507      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.420 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.641      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.440 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 5.264      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.501 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.722      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.236 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.903      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -4.131 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.798      ;
; -3.729 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.667 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.334      ;
; -3.667 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.334      ;
; -3.667 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.334      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.647 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.314      ;
; -3.628 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.295      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.288      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.560 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.227      ;
; -3.512 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.179      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.942 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.609      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.925 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.592      ;
; -2.910 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.577      ;
; -2.910 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.577      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.552 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.219      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
; -2.534 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.201      ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -2.155 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 0.706      ; 3.528      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.120 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.390      ;
; -2.120 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.390      ;
; -2.120 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.390      ;
; -2.120 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.390      ;
; -2.120 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.390      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -2.022 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.292      ;
; -1.943 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.213      ;
; -1.943 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.213      ;
; -1.943 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.213      ;
; -1.943 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.213      ;
; -1.925 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.195      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.893 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 4.163      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -1.365 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.635      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
; -0.930 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.603      ; 3.200      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.792 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 3.785      ; 3.536      ;
; 1.292 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 3.785      ; 3.536      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.846 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 3.785      ; 3.536      ;
; -0.346 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 3.785      ; 3.536      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.376 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.200      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 1.811 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 3.635      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.339 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.163      ;
; 2.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.195      ;
; 2.389 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.213      ;
; 2.389 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.213      ;
; 2.389 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.213      ;
; 2.389 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.213      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.468 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.292      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.390      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.390      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.390      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.390      ;
; 2.566 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.603      ; 4.390      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 2.601 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 0.706      ; 3.528      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                               ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 2.998 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.219      ;
; 3.356 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.577      ;
; 3.356 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.577      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.371 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.592      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.388 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.609      ;
; 3.958 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.179      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.006 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.227      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.288      ;
; 4.074 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.295      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.093 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.314      ;
; 4.113 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.334      ;
; 4.113 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.334      ;
; 4.113 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.334      ;
; 4.175 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.577 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.798      ;
; 4.682 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.903      ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; 3.930 ; 3.930 ; Rise       ; clk                                       ;
;  BusB[83] ; clk                                       ; 2.820 ; 2.820 ; Rise       ; clk                                       ;
;  BusB[85] ; clk                                       ; 2.767 ; 2.767 ; Rise       ; clk                                       ;
;  BusB[91] ; clk                                       ; 3.930 ; 3.930 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 3.455 ; 3.455 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 2.609 ; 2.609 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 4.022 ; 4.022 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 4.022 ; 4.022 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; -2.213 ; -2.213 ; Rise       ; clk                                       ;
;  BusB[83] ; clk                                       ; -2.266 ; -2.266 ; Rise       ; clk                                       ;
;  BusB[85] ; clk                                       ; -2.213 ; -2.213 ; Rise       ; clk                                       ;
;  BusB[91] ; clk                                       ; -3.376 ; -3.376 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.884 ; -2.884 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -1.122 ; -1.122 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.172 ; -2.172 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.172 ; -2.172 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 12.894 ; 12.894 ; Rise       ; clk                                ;
;  BusA[50] ; clk                                ; 12.894 ; 12.894 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 9.353  ; 9.353  ; Rise       ; clk                                ;
;  BusB[83] ; clk                                ; 9.353  ; 9.353  ; Rise       ; clk                                ;
;  BusB[87] ; clk                                ; 9.095  ; 9.095  ; Rise       ; clk                                ;
; led       ; clk                                ; 8.400  ; 8.400  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.032 ; 14.032 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[50] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.032 ; 14.032 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.556 ; 11.556 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.962 ; 10.962 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.556 ; 11.556 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 11.411 ; 11.411 ; Rise       ; clk                                ;
;  BusA[50] ; clk                                ; 11.411 ; 11.411 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 9.095  ; 9.095  ; Rise       ; clk                                ;
;  BusB[83] ; clk                                ; 9.353  ; 9.353  ; Rise       ; clk                                ;
;  BusB[87] ; clk                                ; 9.095  ; 9.095  ; Rise       ; clk                                ;
; led       ; clk                                ; 8.400  ; 8.400  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.032 ; 14.032 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[50] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 14.032 ; 14.032 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.962 ; 10.962 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[85] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.962 ; 10.962 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[91] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 11.556 ; 11.556 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 11.681 ;      ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 11.681 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.794  ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.563  ;      ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.563  ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 7.794  ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 7.980  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 10.658 ;      ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 10.658 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.794  ;      ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.563  ;      ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.563  ;      ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 7.794  ;      ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 7.980  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 11.681    ;           ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 11.681    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.794     ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.563     ;           ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.563     ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 7.794     ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 7.980     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 10.658    ;           ; Rise       ; clk             ;
;  BusA[50] ; clk        ; 10.658    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.794     ;           ; Rise       ; clk             ;
;  BusB[83] ; clk        ; 8.563     ;           ; Rise       ; clk             ;
;  BusB[85] ; clk        ; 8.563     ;           ; Rise       ; clk             ;
;  BusB[87] ; clk        ; 7.794     ;           ; Rise       ; clk             ;
;  BusB[91] ; clk        ; 7.980     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2672     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2672     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 106   ; 106  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jun 29 13:50:10 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.160            -716.891 clk 
    Info (332119):    -7.435            -237.306 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.562             -87.647 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.214              -1.214 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417              -2.417 clk 
    Info (332119):     0.231               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.660               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.677               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332146): Worst-case recovery slack is -4.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.236            -239.853 clk 
    Info (332119):    -2.155              -2.155 rs232_rx 
    Info (332119):    -2.120             -66.719 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     0.792               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.846              -0.846 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.376               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.601               0.000 rs232_rx 
    Info (332119):     2.980               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Thu Jun 29 13:50:12 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


