$date
	Sat Oct 22 20:33:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383557
b10011 !
1"
#383558
b10011 &
b10011 %
1$
#383559
0"
#383562
b111010 &
b111010 %
#383566
b11101 &
b11101 %
#383570
b1011000 &
b1011000 %
#383574
b101100 &
b101100 %
#383578
b10110 &
b10110 %
#383582
b1011 &
b1011 %
#383586
b100010 &
b100010 %
#383590
b10001 &
b10001 %
#383594
b110100 &
b110100 %
#383598
b11010 &
b11010 %
#383602
b1101 &
b1101 %
#383606
b101000 &
b101000 %
#383610
b10100 &
b10100 %
#383614
b1010 &
b1010 %
#383618
b101 &
b101 %
#383622
b10000 &
b10000 %
#383626
b1000 &
b1000 %
#383630
b100 &
b100 %
#383634
b10 &
b10 %
#383638
b1 &
1#
b1 %
#383642
b0 &
b0 %
0#
0$
#1355796
b11100 !
1"
#1355798
b11100 &
b11100 %
1$
#1355799
0"
#1355802
b1110 &
b1110 %
#1355806
b111 &
b111 %
#1355810
b10110 &
b10110 %
#1355814
b1011 &
b1011 %
#1355818
b100010 &
b100010 %
#1355822
b10001 &
b10001 %
#1355826
b110100 &
b110100 %
#1355830
b11010 &
b11010 %
#1355834
b1101 &
b1101 %
#1355838
b101000 &
b101000 %
#1355842
b10100 &
b10100 %
#1355846
b1010 &
b1010 %
#1355850
b101 &
b101 %
#1355854
b10000 &
b10000 %
#1355858
b1000 &
b1000 %
#1355862
b100 &
b100 %
#1355866
b10 &
b10 %
#1355870
b1 &
1#
b1 %
#1355874
b0 &
b0 %
0#
0$
#2416779
b10001 !
1"
#2416782
b10001 &
b10001 %
1$
#2416783
0"
#2416786
b110100 &
b110100 %
#2416790
b11010 &
b11010 %
#2416794
b1101 &
b1101 %
#2416798
b101000 &
b101000 %
#2416802
b10100 &
b10100 %
#2416806
b1010 &
b1010 %
#2416810
b101 &
b101 %
#2416814
b10000 &
b10000 %
#2416818
b1000 &
b1000 %
#2416822
b100 &
b100 %
#2416826
b10 &
b10 %
#2416830
b1 &
1#
b1 %
#2416834
b0 &
b0 %
0#
0$
#4500012
