vhdl xil_defaultlib "AESL_sim_pkg.vhd"
sv xil_defaultlib "ip/xil_defaultlib/axi_phase_ap_fcmp_0_no_dsp_32.v"
sv xil_defaultlib "ip/xil_defaultlib/axi_phase_ap_fdiv_14_no_dsp_32.v"
sv xil_defaultlib "ip/xil_defaultlib/axi_phase_ap_fsub_3_full_dsp_32.v"
sv work "glbl.v"
vhdl xil_defaultlib "axi_phase.autotb.vhd"
vhdl xil_defaultlib "axi_phase_atan2_cordic_float_s.vhd"
vhdl xil_defaultlib "axi_phase.vhd"
vhdl xil_defaultlib "axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s.vhd"
vhdl xil_defaultlib "axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s.vhd"
vhdl xil_defaultlib "AESL_axi_s_out_phase_V.vhd"
vhdl xil_defaultlib "axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1.vhd"
vhdl xil_defaultlib "axi_phase_fcmp_32ns_32ns_1_2_no_dsp_0.vhd"
vhdl xil_defaultlib "axi_phase_fsub_32ns_32ns_32_5_full_dsp_0.vhd"
vhdl xil_defaultlib "axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s.vhd"
vhdl xil_defaultlib "axi_phase_regslice_both.vhd"
vhdl xil_defaultlib "AESL_axi_s_in_complex_data_V.vhd"
vhdl xil_defaultlib "axi_phase_atan2_generic_float_s.vhd"

