<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: Rose::BinaryAnalysis::Disassembler::Mips Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceRose.html">Rose</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html">BinaryAnalysis</a></li><li class="navelem"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Disassembler.html">Disassembler</a></li><li class="navelem"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Rose::BinaryAnalysis::Disassembler::Mips Class Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>MIPS32 instruction decoder. </p>
<p>MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.</p>
<p>There are multiple versions of MIPS: including MIPS I, II, III, IV, and V; as well as five releases of MIPS32/64 (for 32- and 64-bit implementations, respectively). The early MIPS architectures were 32-bit; 64-bit versions were developed later. As of April 2017, the current version of MIPS is MIPS32/64 Release 6. MIPS32/64 primarily differs from MIPS Iâ€“V by defining the privileged kernel mode System Control Coprocessor in addition to the user mode architecture.</p>
<p>The MIPS architecture has several optional extensions. MIPS-3D which is a simple set of floating-point SIMD instructions dedicated to common 3D tasks, MDMX (MaDMaX) which is a more extensive integer SIMD instruction set using the 64-bit floating-point registers, MIPS16e which adds compression to the instruction stream to make programs take up less room, and MIPS MT, which adds multithreading capability.</p>
<p>The first release of MIPS32, based on MIPS II, added conditional moves, prefetch instructions, and other features from the R4000 and R5000 families of 64-bit processors. The MUL and MADD (multiply-add) instructions, previously available in some implementations, were added to the MIPS32 specifications, as were cache control instructions. For the purpose of cache control, both SYNC and SYNCI instructions were prepared. </p>

<p class="definition">Definition at line <a class="el" href="Disassembler_2Mips_8h_source.html#l00037">37</a> of file <a class="el" href="Disassembler_2Mips_8h_source.html">Disassembler/Mips.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="Disassembler_2Mips_8h_source.html">Rose/BinaryAnalysis/Disassembler/Mips.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Rose::BinaryAnalysis::Disassembler::Mips:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips__inherit__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_inherit__map" alt="Inheritance graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_inherit__map" id="aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_inherit__map">
<area shape="rect" title="MIPS32 instruction decoder." alt="" coords="5,93,153,133"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html" title="Virtual base class for instruction disassemblers." alt="" coords="5,5,153,45"/>
<area shape="poly" title=" " alt="" coords="82,59,82,93,77,93,77,59"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for Rose::BinaryAnalysis::Disassembler::Mips:</div>
<div class="dyncontent">
<div class="center"><img src="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips__coll__graph.png" border="0" usemap="#aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_coll__map" alt="Collaboration graph"/></div>
<map name="aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_coll__map" id="aRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_coll__map">
<area shape="rect" title="MIPS32 instruction decoder." alt="" coords="311,41,459,81"/>
<area shape="rect" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html" title="Virtual base class for instruction disassemblers." alt="" coords="30,5,178,45"/>
<area shape="poly" title=" " alt="" coords="192,34,311,49,310,54,191,39"/>
<area shape="rect" title=" " alt="" coords="5,70,203,125"/>
<area shape="poly" title=" " alt="" coords="216,80,310,68,311,74,217,86"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface for disassembling a single instruction.  <a href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:adb5d757cd3062e800a0d47613a7c09a2" id="r_adb5d757cd3062e800a0d47613a7c09a2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#adb5d757cd3062e800a0d47613a7c09a2">Ptr</a> = <a class="el" href="classSawyer_1_1SharedPointer.html">MipsPtr</a></td></tr>
<tr class="memdesc:adb5d757cd3062e800a0d47613a7c09a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference counting pointer.  <br /></td></tr>
<tr class="separator:adb5d757cd3062e800a0d47613a7c09a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html">Rose::BinaryAnalysis::Disassembler::Base</a></td></tr>
<tr class="memitem:ab3dcabe32d2d6ec7c08f21c7435c57da inherit pub_types_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_ab3dcabe32d2d6ec7c08f21c7435c57da"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#ab3dcabe32d2d6ec7c08f21c7435c57da">Ptr</a> = <a class="el" href="classSawyer_1_1SharedPointer.html">BasePtr</a></td></tr>
<tr class="separator:ab3dcabe32d2d6ec7c08f21c7435c57da inherit pub_types_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6dfb833e302374538452eb060ad6ce70" id="r_a6dfb833e302374538452eb060ad6ce70"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSawyer_1_1SharedPointer.html">Base::Ptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a6dfb833e302374538452eb060ad6ce70">clone</a> () const override</td></tr>
<tr class="memdesc:a6dfb833e302374538452eb060ad6ce70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new copy of a disassembler.  <br /></td></tr>
<tr class="separator:a6dfb833e302374538452eb060ad6ce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add75c157fccba8dee73745e67e808eca" id="r_add75c157fccba8dee73745e67e808eca"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#add75c157fccba8dee73745e67e808eca">disassembleOne</a> (const <a class="el" href="classRose_1_1BinaryAnalysis_1_1MemoryMap.html#a0dbb47f6fe164ce6ef8816f28dc93a1f">MemoryMap::Ptr</a> &amp;, rose_addr_t start_va, <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a3cd2d3478c0e767ed68aba17a5e81f18">AddressSet</a> *successors=NULL) override</td></tr>
<tr class="memdesc:add75c157fccba8dee73745e67e808eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the lowest level disassembly function and is implemented in the architecture-specific subclasses.  <br /></td></tr>
<tr class="separator:add75c157fccba8dee73745e67e808eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2ed0771aeb4be72e50a0bb6bc3b7c9" id="r_a7a2ed0771aeb4be72e50a0bb6bc3b7c9"><td class="memItemLeft" align="right" valign="top"><a id="a7a2ed0771aeb4be72e50a0bb6bc3b7c9" name="a7a2ed0771aeb4be72e50a0bb6bc3b7c9"></a>
virtual size_t&#160;</td><td class="memItemRight" valign="bottom"><b>nDelaySlots</b> (MipsInstructionKind)</td></tr>
<tr class="separator:a7a2ed0771aeb4be72e50a0bb6bc3b7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996a650cd72c20f42157377752b7ac17" id="r_a996a650cd72c20f42157377752b7ac17"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a996a650cd72c20f42157377752b7ac17">makeUnknownInstruction</a> (const <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Exception.html">Exception</a> &amp;) override</td></tr>
<tr class="memdesc:a996a650cd72c20f42157377752b7ac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Makes an unknown instruction from an exception.  <br /></td></tr>
<tr class="separator:a996a650cd72c20f42157377752b7ac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc15b7f64239a7a91542da3c8f3e6e9" id="r_a1fc15b7f64239a7a91542da3c8f3e6e9"><td class="memItemLeft" align="right" valign="top"><a id="a1fc15b7f64239a7a91542da3c8f3e6e9" name="a1fc15b7f64239a7a91542da3c8f3e6e9"></a>
<a class="el" href="classSgAsmMipsInstruction.html">SgAsmMipsInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeUnknownInstruction</b> (rose_addr_t insn_va, unsigned opcode) const</td></tr>
<tr class="separator:a1fc15b7f64239a7a91542da3c8f3e6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a467aac628ce825ca38dd8788983ff8" id="r_a8a467aac628ce825ca38dd8788983ff8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a8a467aac628ce825ca38dd8788983ff8">find_idis</a> (rose_addr_t insn_va, unsigned insn_bits) const</td></tr>
<tr class="memdesc:a8a467aac628ce825ca38dd8788983ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find an instruction-specific disassembler.  <br /></td></tr>
<tr class="separator:a8a467aac628ce825ca38dd8788983ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed8dd3da7343143eca8739ec3719725" id="r_a1ed8dd3da7343143eca8739ec3719725"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a1ed8dd3da7343143eca8739ec3719725">insert_idis</a> (<a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a> *, bool replace=false)</td></tr>
<tr class="memdesc:a1ed8dd3da7343143eca8739ec3719725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an instruction-specific disassembler.  <br /></td></tr>
<tr class="separator:a1ed8dd3da7343143eca8739ec3719725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4721c17bc01bd95a3bab44340a73edc" id="r_ae4721c17bc01bd95a3bab44340a73edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmMipsInstruction.html">SgAsmMipsInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#ae4721c17bc01bd95a3bab44340a73edc">disassemble_insn</a> (<a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a96dea8c577b1f630cffa84eee5cb03db">Address</a> insn_va, unsigned insn_bits, const std::vector&lt; uint8_t &gt; &amp;bytes) const</td></tr>
<tr class="memdesc:ae4721c17bc01bd95a3bab44340a73edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassemble a single instruction.  <br /></td></tr>
<tr class="separator:ae4721c17bc01bd95a3bab44340a73edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7a84119d90143e7f5d639f81689d7d" id="r_a1a7a84119d90143e7f5d639f81689d7d"><td class="memItemLeft" align="right" valign="top"><a id="a1a7a84119d90143e7f5d639f81689d7d" name="a1a7a84119d90143e7f5d639f81689d7d"></a>
<a class="el" href="classSgAsmMipsInstruction.html">SgAsmMipsInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeInstruction</b> (rose_addr_t insn_va, MipsInstructionKind, <a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *arg1=NULL, <a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *arg2=NULL, <a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *arg3=NULL, <a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *arg4=NULL) const</td></tr>
<tr class="memdesc:a1a7a84119d90143e7f5d639f81689d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new instruction. <br /></td></tr>
<tr class="separator:a1a7a84119d90143e7f5d639f81689d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369ffe6f851ef16c9215907a5c247724" id="r_a369ffe6f851ef16c9215907a5c247724"><td class="memItemLeft" align="right" valign="top"><a id="a369ffe6f851ef16c9215907a5c247724" name="a369ffe6f851ef16c9215907a5c247724"></a>
<a class="el" href="classSgAsmType.html">SgAsmType</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeType</b> (MipsDataFormat) const</td></tr>
<tr class="memdesc:a369ffe6f851ef16c9215907a5c247724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a ROSE type form a MIPS data format. <br /></td></tr>
<tr class="separator:a369ffe6f851ef16c9215907a5c247724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6522d10be59cd547739d3e19aecec0" id="r_a6d6522d10be59cd547739d3e19aecec0"><td class="memItemLeft" align="right" valign="top"><a id="a6d6522d10be59cd547739d3e19aecec0" name="a6d6522d10be59cd547739d3e19aecec0"></a>
<a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeRegister</b> (rose_addr_t insn_va, unsigned regnum) const</td></tr>
<tr class="memdesc:a6d6522d10be59cd547739d3e19aecec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new general purpose register reference expression. <br /></td></tr>
<tr class="separator:a6d6522d10be59cd547739d3e19aecec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6996dfdcac37d8bd5b75661b3b01f32f" id="r_a6996dfdcac37d8bd5b75661b3b01f32f"><td class="memItemLeft" align="right" valign="top"><a id="a6996dfdcac37d8bd5b75661b3b01f32f" name="a6996dfdcac37d8bd5b75661b3b01f32f"></a>
<a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeFpRegister</b> (rose_addr_t insn_va, unsigned regnum, MipsDataFormat) const</td></tr>
<tr class="memdesc:a6996dfdcac37d8bd5b75661b3b01f32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new floating point register reference expression. <br /></td></tr>
<tr class="separator:a6996dfdcac37d8bd5b75661b3b01f32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d6673ef3c99945e3b6f0a19e22bd34" id="r_a71d6673ef3c99945e3b6f0a19e22bd34"><td class="memItemLeft" align="right" valign="top"><a id="a71d6673ef3c99945e3b6f0a19e22bd34" name="a71d6673ef3c99945e3b6f0a19e22bd34"></a>
<a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeCp0Register</b> (rose_addr_t insn_va, unsigned regnum, unsigned sel) const</td></tr>
<tr class="memdesc:a71d6673ef3c99945e3b6f0a19e22bd34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new register reference for Coprocessor 0. <br /></td></tr>
<tr class="separator:a71d6673ef3c99945e3b6f0a19e22bd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f0a81914705d864e2d192fa2a81e71" id="r_a49f0a81914705d864e2d192fa2a81e71"><td class="memItemLeft" align="right" valign="top"><a id="a49f0a81914705d864e2d192fa2a81e71" name="a49f0a81914705d864e2d192fa2a81e71"></a>
<a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeCp2Register</b> (unsigned regnum) const</td></tr>
<tr class="memdesc:a49f0a81914705d864e2d192fa2a81e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new register reference for Coprocessor 2. <br /></td></tr>
<tr class="separator:a49f0a81914705d864e2d192fa2a81e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dd13c8ecb07605139b6ebca24257a0" id="r_a29dd13c8ecb07605139b6ebca24257a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a29dd13c8ecb07605139b6ebca24257a0">makeFpccRegister</a> (rose_addr_t insn_va, unsigned cc) const</td></tr>
<tr class="memdesc:a29dd13c8ecb07605139b6ebca24257a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new floating point condition flag register reference expression.  <br /></td></tr>
<tr class="separator:a29dd13c8ecb07605139b6ebca24257a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b46c86c50665725bd4f3b150d369f9" id="r_ad6b46c86c50665725bd4f3b150d369f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#ad6b46c86c50665725bd4f3b150d369f9">makeCp2ccRegister</a> (unsigned cc) const</td></tr>
<tr class="memdesc:ad6b46c86c50665725bd4f3b150d369f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new register reference for a COP2 condition code.  <br /></td></tr>
<tr class="separator:ad6b46c86c50665725bd4f3b150d369f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ec6528865d0ea23f753920c060e0b5" id="r_a12ec6528865d0ea23f753920c060e0b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a12ec6528865d0ea23f753920c060e0b5">makeHwRegister</a> (unsigned regnum) const</td></tr>
<tr class="memdesc:a12ec6528865d0ea23f753920c060e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new register reference for a hardware register.  <br /></td></tr>
<tr class="separator:a12ec6528865d0ea23f753920c060e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc0d82f72cd1cd31e1227af8bc41464" id="r_a8dc0d82f72cd1cd31e1227af8bc41464"><td class="memItemLeft" align="right" valign="top"><a id="a8dc0d82f72cd1cd31e1227af8bc41464" name="a8dc0d82f72cd1cd31e1227af8bc41464"></a>
<a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeShadowRegister</b> (rose_addr_t insn_va, unsigned regnum) const</td></tr>
<tr class="memdesc:a8dc0d82f72cd1cd31e1227af8bc41464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new register reference for a shadow GPR. <br /></td></tr>
<tr class="separator:a8dc0d82f72cd1cd31e1227af8bc41464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5562eda0e61fca3273004150d5a05253" id="r_a5562eda0e61fca3273004150d5a05253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a5562eda0e61fca3273004150d5a05253">makeImmediate8</a> (unsigned value, size_t bit_offset, size_t nbits) const</td></tr>
<tr class="memdesc:a5562eda0e61fca3273004150d5a05253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new 8-bit value expression from an 8-bit value.  <br /></td></tr>
<tr class="separator:a5562eda0e61fca3273004150d5a05253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0e252da6e58fc6a0ce433598d67386" id="r_afe0e252da6e58fc6a0ce433598d67386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#afe0e252da6e58fc6a0ce433598d67386">makeImmediate16</a> (unsigned value, size_t bit_offset, size_t nbits) const</td></tr>
<tr class="memdesc:afe0e252da6e58fc6a0ce433598d67386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new 16-bit value expression from a 16-bit value.  <br /></td></tr>
<tr class="separator:afe0e252da6e58fc6a0ce433598d67386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bf8a4885de5c4e1e9691595615037e" id="r_ab4bf8a4885de5c4e1e9691595615037e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#ab4bf8a4885de5c4e1e9691595615037e">makeImmediate32</a> (unsigned value, size_t bit_offset, size_t nbits) const</td></tr>
<tr class="memdesc:ab4bf8a4885de5c4e1e9691595615037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a new 32-bit value expression from a 32-bit value.  <br /></td></tr>
<tr class="separator:ab4bf8a4885de5c4e1e9691595615037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989c18e6f822c8e709a28f34783e7cd8" id="r_a989c18e6f822c8e709a28f34783e7cd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a989c18e6f822c8e709a28f34783e7cd8">makeBranchTargetRelative</a> (rose_addr_t insn_va, unsigned offset16, size_t bit_offset, size_t nbits) const</td></tr>
<tr class="memdesc:a989c18e6f822c8e709a28f34783e7cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a 32-bit PC-relative branch target address from a 16-bit offset.  <br /></td></tr>
<tr class="separator:a989c18e6f822c8e709a28f34783e7cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fa94482cace4da38ec149087b8256f" id="r_a64fa94482cace4da38ec149087b8256f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a64fa94482cace4da38ec149087b8256f">makeBranchTargetAbsolute</a> (rose_addr_t insn_va, unsigned insn_index, size_t bit_offset, size_t nbits) const</td></tr>
<tr class="memdesc:a64fa94482cace4da38ec149087b8256f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a 32-bit branch address from an instruction index value.  <br /></td></tr>
<tr class="separator:a64fa94482cace4da38ec149087b8256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fee8a76ab765bcbb3afc8925176359" id="r_ab6fee8a76ab765bcbb3afc8925176359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmBinaryAdd.html">SgAsmBinaryAdd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#ab6fee8a76ab765bcbb3afc8925176359">makeRegisterOffset</a> (rose_addr_t insn_va, unsigned gprnum, unsigned offset16) const</td></tr>
<tr class="memdesc:ab6fee8a76ab765bcbb3afc8925176359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build an expression for an offset from a register.  <br /></td></tr>
<tr class="separator:ab6fee8a76ab765bcbb3afc8925176359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c94850d24cb4834469833bf311ab514" id="r_a3c94850d24cb4834469833bf311ab514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmBinaryAdd.html">SgAsmBinaryAdd</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a3c94850d24cb4834469833bf311ab514">makeRegisterIndexed</a> (rose_addr_t insn_va, unsigned base_gprnum, unsigned index_gprnum) const</td></tr>
<tr class="memdesc:a3c94850d24cb4834469833bf311ab514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a register index expression.  <br /></td></tr>
<tr class="separator:a3c94850d24cb4834469833bf311ab514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c7cce4e78072fe7f072b73ebea352d" id="r_a58c7cce4e78072fe7f072b73ebea352d"><td class="memItemLeft" align="right" valign="top"><a id="a58c7cce4e78072fe7f072b73ebea352d" name="a58c7cce4e78072fe7f072b73ebea352d"></a>
<a class="el" href="classSgAsmMemoryReferenceExpression.html">SgAsmMemoryReferenceExpression</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>makeMemoryReference</b> (<a class="el" href="classSgAsmExpression.html">SgAsmExpression</a> *addr, <a class="el" href="classSgAsmType.html">SgAsmType</a> *type) const</td></tr>
<tr class="memdesc:a58c7cce4e78072fe7f072b73ebea352d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a memory reference expression. <br /></td></tr>
<tr class="separator:a58c7cce4e78072fe7f072b73ebea352d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html">Rose::BinaryAnalysis::Disassembler::Base</a></td></tr>
<tr class="memitem:a9fb69506a12a9cb4e67d365b8e58402f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a9fb69506a12a9cb4e67d365b8e58402f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a9fb69506a12a9cb4e67d365b8e58402f">architecture</a> () const</td></tr>
<tr class="memdesc:a9fb69506a12a9cb4e67d365b8e58402f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html" title="Architecture-specific information and algorithms.">Architecture</a>.  <br /></td></tr>
<tr class="separator:a9fb69506a12a9cb4e67d365b8e58402f inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335b2e8e289d36fcb305294709da880c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a335b2e8e289d36fcb305294709da880c"><td class="memItemLeft" align="right" valign="top">virtual const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a335b2e8e289d36fcb305294709da880c">name</a> () const</td></tr>
<tr class="memdesc:a335b2e8e289d36fcb305294709da880c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Name.  <br /></td></tr>
<tr class="separator:a335b2e8e289d36fcb305294709da880c inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cbf77ee426f33dee24cfec21fa597b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a63cbf77ee426f33dee24cfec21fa597b"><td class="memItemLeft" align="right" valign="top">
virtual size_t&#160;</td><td class="memItemRight" valign="bottom"><b>bytesPerWord</b> () const</td></tr>
<tr class="memdesc:a63cbf77ee426f33dee24cfec21fa597b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Bytes per word for the architecture. <br /></td></tr>
<tr class="separator:a63cbf77ee426f33dee24cfec21fa597b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accae6dab1ea68ce2c159a7c55a6bd8bc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_accae6dab1ea68ce2c159a7c55a6bd8bc"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1ByteOrder.html#a936870e39bbf2fe6afa377992b9eea58">ByteOrder::Endianness</a>&#160;</td><td class="memItemRight" valign="bottom"><b>byteOrder</b> () const</td></tr>
<tr class="memdesc:accae6dab1ea68ce2c159a7c55a6bd8bc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Byte order of memory. <br /></td></tr>
<tr class="separator:accae6dab1ea68ce2c159a7c55a6bd8bc inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a6c70c0e0c83afaba0e7e7631b16b3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a44a6c70c0e0c83afaba0e7e7631b16b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSawyer_1_1SharedPointer.html">Unparser::BasePtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a44a6c70c0e0c83afaba0e7e7631b16b3">unparser</a> () const</td></tr>
<tr class="memdesc:a44a6c70c0e0c83afaba0e7e7631b16b3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Unparser.html" title="Generates pseudo-assembly listings.">Unparser</a>.  <br /></td></tr>
<tr class="separator:a44a6c70c0e0c83afaba0e7e7631b16b3 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1bd89a6012c5e451cc4293739e9506 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a1a1bd89a6012c5e451cc4293739e9506"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a1a1bd89a6012c5e451cc4293739e9506">instructionAlignment</a> () const</td></tr>
<tr class="memdesc:a1a1bd89a6012c5e451cc4293739e9506 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Property: Instruction alignment requirement.  <br /></td></tr>
<tr class="separator:a1a1bd89a6012c5e451cc4293739e9506 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de611de86cb260558a875ebe20d6aaa inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a9de611de86cb260558a875ebe20d6aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a9de611de86cb260558a875ebe20d6aaa">disassembleOne</a> (const unsigned char *buf, rose_addr_t buf_va, size_t buf_size, rose_addr_t start_va, <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a3cd2d3478c0e767ed68aba17a5e81f18">AddressSet</a> *successors=NULL)</td></tr>
<tr class="memdesc:a9de611de86cb260558a875ebe20d6aaa inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Similar in functionality to the disassembleOne method that takes a <a class="el" href="classRose_1_1BinaryAnalysis_1_1MemoryMap.html" title="An efficient mapping from an address space to stored data.">MemoryMap</a> argument, except the content buffer is mapped 1:1 to virtual memory beginning at the specified address.  <br /></td></tr>
<tr class="separator:a9de611de86cb260558a875ebe20d6aaa inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca01b24d929a1963d714a790d9580950 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_aca01b24d929a1963d714a790d9580950"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#aca01b24d929a1963d714a790d9580950">mark_referenced_instructions</a> (<a class="el" href="classSgAsmInterpretation.html">SgAsmInterpretation</a> *, const <a class="el" href="classRose_1_1BinaryAnalysis_1_1MemoryMap.html#a0dbb47f6fe164ce6ef8816f28dc93a1f">MemoryMap::Ptr</a> &amp;, const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a7c20fb4cc5a175a93ba4556dba1334ab">InstructionMap</a> &amp;)</td></tr>
<tr class="memdesc:aca01b24d929a1963d714a790d9580950 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks parts of the file that correspond to instructions as having been referenced.  <br /></td></tr>
<tr class="separator:aca01b24d929a1963d714a790d9580950 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad755c485224f50de632852539359185b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_ad755c485224f50de632852539359185b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a3cd2d3478c0e767ed68aba17a5e81f18">AddressSet</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#ad755c485224f50de632852539359185b">get_block_successors</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a7c20fb4cc5a175a93ba4556dba1334ab">InstructionMap</a> &amp;, bool &amp;complete)</td></tr>
<tr class="memdesc:ad755c485224f50de632852539359185b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the successor addresses of a basic block and adds them to a successors set.  <br /></td></tr>
<tr class="separator:ad755c485224f50de632852539359185b inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74653742cc639d9daea3c51fd8b01252 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a74653742cc639d9daea3c51fd8b01252"><td class="memItemLeft" align="right" valign="top">
size_t&#160;</td><td class="memItemRight" valign="bottom"><b>wordSizeBytes</b> () const</td></tr>
<tr class="separator:a74653742cc639d9daea3c51fd8b01252 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9168b491dce963b53a8eff669954ad inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_aae9168b491dce963b53a8eff669954ad"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="namespaceRose_1_1BinaryAnalysis.html#ae8ae9a4f7ce2eb38a3ad2ef899a86124">RegisterDictionaryPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><b>registerDictionary</b> () const</td></tr>
<tr class="separator:aae9168b491dce963b53a8eff669954ad inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f12afd04c2ecef6957aea8771415d4 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a80f12afd04c2ecef6957aea8771415d4"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><b>instructionPointerRegister</b> () const</td></tr>
<tr class="separator:a80f12afd04c2ecef6957aea8771415d4 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d477f6dbf2235e11666f7b2209fff83 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a7d477f6dbf2235e11666f7b2209fff83"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><b>stackPointerRegister</b> () const</td></tr>
<tr class="separator:a7d477f6dbf2235e11666f7b2209fff83 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1d9f97a1dfd3c312845b65249fefe1 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a6c1d9f97a1dfd3c312845b65249fefe1"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><b>stackFrameRegister</b> () const</td></tr>
<tr class="separator:a6c1d9f97a1dfd3c312845b65249fefe1 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89ffb288f0b2db0bec10864e92d1a92 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_aa89ffb288f0b2db0bec10864e92d1a92"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><b>stackSegmentRegister</b> () const</td></tr>
<tr class="separator:aa89ffb288f0b2db0bec10864e92d1a92 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489cf824e024d24321baad130d9b97c2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a489cf824e024d24321baad130d9b97c2"><td class="memItemLeft" align="right" valign="top">
virtual <a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><b>callReturnRegister</b> () const</td></tr>
<tr class="separator:a489cf824e024d24321baad130d9b97c2 inherit pub_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classSawyer_1_1SharedObject"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classSawyer_1_1SharedObject')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classSawyer_1_1SharedObject.html">Sawyer::SharedObject</a></td></tr>
<tr class="memitem:af65fdccd9575d75238c9ce5615b102bb inherit pub_methods_classSawyer_1_1SharedObject" id="r_af65fdccd9575d75238c9ce5615b102bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSawyer_1_1SharedObject.html#af65fdccd9575d75238c9ce5615b102bb">SharedObject</a> ()</td></tr>
<tr class="memdesc:af65fdccd9575d75238c9ce5615b102bb inherit pub_methods_classSawyer_1_1SharedObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default constructor.  <br /></td></tr>
<tr class="separator:af65fdccd9575d75238c9ce5615b102bb inherit pub_methods_classSawyer_1_1SharedObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1155ff49f2c62afd307c0168d6f84e inherit pub_methods_classSawyer_1_1SharedObject" id="r_a4f1155ff49f2c62afd307c0168d6f84e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSawyer_1_1SharedObject.html#a4f1155ff49f2c62afd307c0168d6f84e">SharedObject</a> (const <a class="el" href="classSawyer_1_1SharedObject.html">SharedObject</a> &amp;)</td></tr>
<tr class="memdesc:a4f1155ff49f2c62afd307c0168d6f84e inherit pub_methods_classSawyer_1_1SharedObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy constructor.  <br /></td></tr>
<tr class="separator:a4f1155ff49f2c62afd307c0168d6f84e inherit pub_methods_classSawyer_1_1SharedObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0ad0a0708358bb6a27191dd375b404 inherit pub_methods_classSawyer_1_1SharedObject" id="r_a5a0ad0a0708358bb6a27191dd375b404"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSawyer_1_1SharedObject.html#a5a0ad0a0708358bb6a27191dd375b404">~SharedObject</a> ()</td></tr>
<tr class="memdesc:a5a0ad0a0708358bb6a27191dd375b404 inherit pub_methods_classSawyer_1_1SharedObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual destructor.  <br /></td></tr>
<tr class="separator:a5a0ad0a0708358bb6a27191dd375b404 inherit pub_methods_classSawyer_1_1SharedObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50779eb24667162b6ef1c7604b3b08f5 inherit pub_methods_classSawyer_1_1SharedObject" id="r_a50779eb24667162b6ef1c7604b3b08f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSawyer_1_1SharedObject.html">SharedObject</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classSawyer_1_1SharedObject.html#a50779eb24667162b6ef1c7604b3b08f5">operator=</a> (const <a class="el" href="classSawyer_1_1SharedObject.html">SharedObject</a> &amp;)</td></tr>
<tr class="memdesc:a50779eb24667162b6ef1c7604b3b08f5 inherit pub_methods_classSawyer_1_1SharedObject"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assignment.  <br /></td></tr>
<tr class="separator:a50779eb24667162b6ef1c7604b3b08f5 inherit pub_methods_classSawyer_1_1SharedObject"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a3f33fd3e4425c26b61caa5beb41e6b17" id="r_a3f33fd3e4425c26b61caa5beb41e6b17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#adb5d757cd3062e800a0d47613a7c09a2">Ptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a3f33fd3e4425c26b61caa5beb41e6b17">instance</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="memdesc:a3f33fd3e4425c26b61caa5beb41e6b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocating constructor for MIPS decoder.  <br /></td></tr>
<tr class="separator:a3f33fd3e4425c26b61caa5beb41e6b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html">Rose::BinaryAnalysis::Disassembler::Base</a></td></tr>
<tr class="memitem:aa9bc4776a31bed1053e57f2fb71ffee2 inherit pub_static_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_aa9bc4776a31bed1053e57f2fb71ffee2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#aa9bc4776a31bed1053e57f2fb71ffee2">find_instruction_containing</a> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a7c20fb4cc5a175a93ba4556dba1334ab">InstructionMap</a> &amp;insns, rose_addr_t va)</td></tr>
<tr class="memdesc:aa9bc4776a31bed1053e57f2fb71ffee2 inherit pub_static_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finds the highest-address instruction that contains the byte at the specified virtual address.  <br /></td></tr>
<tr class="separator:aa9bc4776a31bed1053e57f2fb71ffee2 inherit pub_static_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a67ab70332dab2dc9b307e62f4058ce98" id="r_a67ab70332dab2dc9b307e62f4058ce98"><td class="memItemLeft" align="right" valign="top"><a id="a67ab70332dab2dc9b307e62f4058ce98" name="a67ab70332dab2dc9b307e62f4058ce98"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>Mips</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="separator:a67ab70332dab2dc9b307e62f4058ce98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e89cdc615544340e18ba73430e2265" id="r_a44e89cdc615544340e18ba73430e2265"><td class="memItemLeft" align="right" valign="top"><a id="a44e89cdc615544340e18ba73430e2265" name="a44e89cdc615544340e18ba73430e2265"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>init</b> ()</td></tr>
<tr class="separator:a44e89cdc615544340e18ba73430e2265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html">Rose::BinaryAnalysis::Disassembler::Base</a></td></tr>
<tr class="memitem:a075b5c99a5a28e85058657469ffdbac0 inherit pro_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a075b5c99a5a28e85058657469ffdbac0"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>Base</b> (const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;)</td></tr>
<tr class="separator:a075b5c99a5a28e85058657469ffdbac0 inherit pro_methods_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a20387bbb590ce65f31bfe30f1a6cf7f3" id="r_a20387bbb590ce65f31bfe30f1a6cf7f3"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a20387bbb590ce65f31bfe30f1a6cf7f3">idis_table</a></td></tr>
<tr class="memdesc:a20387bbb590ce65f31bfe30f1a6cf7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Table of instruction-specific disassemblers.  <br /></td></tr>
<tr class="separator:a20387bbb590ce65f31bfe30f1a6cf7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html">Rose::BinaryAnalysis::Disassembler::Base</a></td></tr>
<tr class="memitem:a690f99a30b68215e0d51eb359b26437f inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a690f99a30b68215e0d51eb359b26437f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a690f99a30b68215e0d51eb359b26437f">REG_IP</a></td></tr>
<tr class="separator:a690f99a30b68215e0d51eb359b26437f inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ff4fc58ad11c2d091c1d57f76f82ed inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_ac2ff4fc58ad11c2d091c1d57f76f82ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#ac2ff4fc58ad11c2d091c1d57f76f82ed">REG_SP</a></td></tr>
<tr class="separator:ac2ff4fc58ad11c2d091c1d57f76f82ed inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed73e85282e8a65c04ef172aa445a584 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_aed73e85282e8a65c04ef172aa445a584"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#aed73e85282e8a65c04ef172aa445a584">REG_SS</a></td></tr>
<tr class="separator:aed73e85282e8a65c04ef172aa445a584 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03179c674928126342c16381c9f7fad6 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a03179c674928126342c16381c9f7fad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a03179c674928126342c16381c9f7fad6">REG_SF</a></td></tr>
<tr class="separator:a03179c674928126342c16381c9f7fad6 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab996f2078e678057a70d8dc424f057c1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_ab996f2078e678057a70d8dc424f057c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRose_1_1BinaryAnalysis_1_1RegisterDescriptor.html">RegisterDescriptor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#ab996f2078e678057a70d8dc424f057c1">REG_LINK</a></td></tr>
<tr class="memdesc:ab996f2078e678057a70d8dc424f057c1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register descriptors initialized during construction.  <br /></td></tr>
<tr class="separator:ab996f2078e678057a70d8dc424f057c1 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5890adf094ba60c4bfa22f588b385642 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base" id="r_a5890adf094ba60c4bfa22f588b385642"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a5890adf094ba60c4bfa22f588b385642">instructionAlignment_</a> = 1</td></tr>
<tr class="memdesc:a5890adf094ba60c4bfa22f588b385642 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive alignment constraint for instruction addresses.  <br /></td></tr>
<tr class="separator:a5890adf094ba60c4bfa22f588b385642 inherit pro_attribs_classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Typedef Documentation</h2>
<a id="adb5d757cd3062e800a0d47613a7c09a2" name="adb5d757cd3062e800a0d47613a7c09a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5d757cd3062e800a0d47613a7c09a2">&#9670;&#160;</a></span>Ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#adb5d757cd3062e800a0d47613a7c09a2">Rose::BinaryAnalysis::Disassembler::Mips::Ptr</a> =  <a class="el" href="classSawyer_1_1SharedPointer.html">MipsPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reference counting pointer. </p>

<p class="definition">Definition at line <a class="el" href="Disassembler_2Mips_8h_source.html#l00040">40</a> of file <a class="el" href="Disassembler_2Mips_8h_source.html">Disassembler/Mips.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a3f33fd3e4425c26b61caa5beb41e6b17" name="a3f33fd3e4425c26b61caa5beb41e6b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f33fd3e4425c26b61caa5beb41e6b17">&#9670;&#160;</a></span>instance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#adb5d757cd3062e800a0d47613a7c09a2">Ptr</a> Rose::BinaryAnalysis::Disassembler::Mips::instance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespaceRose_1_1BinaryAnalysis_1_1Architecture.html#aa711fd8ae3f4eb3297e6c8cfacdf952d">Architecture::BaseConstPtr</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocating constructor for MIPS decoder. </p>
<p>MIPS executables can be big- or little-endian. </p>

</div>
</div>
<a id="a6dfb833e302374538452eb060ad6ce70" name="a6dfb833e302374538452eb060ad6ce70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfb833e302374538452eb060ad6ce70">&#9670;&#160;</a></span>clone()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classSawyer_1_1SharedPointer.html">Base::Ptr</a> Rose::BinaryAnalysis::Disassembler::Mips::clone </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates a new copy of a disassembler. </p>
<p>The new copy has all the same settings as the original.</p>
<p>Thread safety: The thread safety of this virtual method depends on the implementation in the subclass. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a5d61b0cf46a845735377bfc7c56ae8d2">Rose::BinaryAnalysis::Disassembler::Base</a>.</p>

</div>
</div>
<a id="add75c157fccba8dee73745e67e808eca" name="add75c157fccba8dee73745e67e808eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add75c157fccba8dee73745e67e808eca">&#9670;&#160;</a></span>disassembleOne()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> * Rose::BinaryAnalysis::Disassembler::Mips::disassembleOne </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1MemoryMap.html#a0dbb47f6fe164ce6ef8816f28dc93a1f">MemoryMap::Ptr</a> &amp;&#160;</td>
          <td class="paramname"><em>map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>start_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a3cd2d3478c0e767ed68aba17a5e81f18">AddressSet</a> *&#160;</td>
          <td class="paramname"><em>successors</em> = <code>NULL</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is the lowest level disassembly function and is implemented in the architecture-specific subclasses. </p>
<p>It disassembles one instruction at the specified virtual address. The <code>map</code> is a mapping from virtual addresses to buffer and enables instructions to span file segments that are mapped contiguously in virtual memory by the loader but which might not be contiguous in the file. The instruction's successor virtual addresses are added to the optional successor set (note that successors of an individual instruction can also be obtained via <a class="el" href="classRose_1_1BinaryAnalysis_1_1Architecture_1_1Base.html#aa57d491fecd502be6b814fcbf0be6d58">Architecture::Base::getSuccessors</a>). If the instruction cannot be disassembled then an exception is thrown and the successors set is not modified.</p>
<p>Thread safety: The safety of this method depends on its implementation in the subclass. In any case, no other thread can be modifying the <a class="el" href="classRose_1_1BinaryAnalysis_1_1MemoryMap.html" title="An efficient mapping from an address space to stored data.">MemoryMap</a> or successors set at the same time. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#aa5135a3c3e8af238baa72236123cfd2d">Rose::BinaryAnalysis::Disassembler::Base</a>.</p>

</div>
</div>
<a id="a996a650cd72c20f42157377752b7ac17" name="a996a650cd72c20f42157377752b7ac17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996a650cd72c20f42157377752b7ac17">&#9670;&#160;</a></span>makeUnknownInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classSgAsmInstruction.html">SgAsmInstruction</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeUnknownInstruction </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Exception.html">Exception</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Makes an unknown instruction from an exception. </p>
<p>Thread safety: The safety of this method depends on its implementation in the subclass. </p>

<p>Implements <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Base.html#a24dba2b92492bb528265078590b6736c">Rose::BinaryAnalysis::Disassembler::Base</a>.</p>

</div>
</div>
<a id="a8a467aac628ce825ca38dd8788983ff8" name="a8a467aac628ce825ca38dd8788983ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a467aac628ce825ca38dd8788983ff8">&#9670;&#160;</a></span>find_idis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a> * Rose::BinaryAnalysis::Disassembler::Mips::find_idis </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>insn_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find an instruction-specific disassembler. </p>
<p>Using the specified instruction bits, search for and return an instruction-specific disassembler. Returns null if no appropriate disassembler can be found. Instruction-specific disassemblers know how to disassemble specific instruction types (or groups of closely related instructions). </p>

</div>
</div>
<a id="a1ed8dd3da7343143eca8739ec3719725" name="a1ed8dd3da7343143eca8739ec3719725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed8dd3da7343143eca8739ec3719725">&#9670;&#160;</a></span>insert_idis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Rose::BinaryAnalysis::Disassembler::Mips::insert_idis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>replace</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert an instruction-specific disassembler. </p>
<p>If <code>replace</code> is false (the default) then the table must not already contain an entry that has the same <code>mask</code> and <code>match</code> values. The pointers are managed by the caller and must not be deleted while they are in the table. </p>

</div>
</div>
<a id="ae4721c17bc01bd95a3bab44340a73edc" name="ae4721c17bc01bd95a3bab44340a73edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4721c17bc01bd95a3bab44340a73edc">&#9670;&#160;</a></span>disassemble_insn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmMipsInstruction.html">SgAsmMipsInstruction</a> * Rose::BinaryAnalysis::Disassembler::Mips::disassemble_insn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceRose_1_1BinaryAnalysis.html#a96dea8c577b1f630cffa84eee5cb03db">Address</a>&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>insn_bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; uint8_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>bytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disassemble a single instruction. </p>
<p>Given the bits of a MIPS32 instruction, attempt to disassemble the instruction. If the bits can be disassembled, then a new <a class="el" href="classSgAsmMipsInstruction.html" title="Represents one MIPS machine instruction.">SgAsmMipsInstruction</a> is returned, otherwise it returns the null pointer. It may also throw an exception if a valid instruction-specific disassembler can be found but the instruction is malformed. </p>

</div>
</div>
<a id="a29dd13c8ecb07605139b6ebca24257a0" name="a29dd13c8ecb07605139b6ebca24257a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dd13c8ecb07605139b6ebca24257a0">&#9670;&#160;</a></span>makeFpccRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeFpccRegister </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>cc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new floating point condition flag register reference expression. </p>
<p>The return value is a reference to one of the bits from the FCSR register. If <code>cc</code> is zero then bit 23 is referenced, otherwise bit 24+cc is referenced. The <code>cc</code> value must be zero through seven, inclusive. </p>

</div>
</div>
<a id="ad6b46c86c50665725bd4f3b150d369f9" name="ad6b46c86c50665725bd4f3b150d369f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b46c86c50665725bd4f3b150d369f9">&#9670;&#160;</a></span>makeCp2ccRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeCp2ccRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new register reference for a COP2 condition code. </p>
<p>See COP2ConditionCode() in the MIPS reference manual. </p>

</div>
</div>
<a id="a12ec6528865d0ea23f753920c060e0b5" name="a12ec6528865d0ea23f753920c060e0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ec6528865d0ea23f753920c060e0b5">&#9670;&#160;</a></span>makeHwRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmRegisterReferenceExpression.html">SgAsmRegisterReferenceExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeHwRegister </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regnum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new register reference for a hardware register. </p>
<p>See the RDHWR instruction documentation. </p>

</div>
</div>
<a id="a5562eda0e61fca3273004150d5a05253" name="a5562eda0e61fca3273004150d5a05253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5562eda0e61fca3273004150d5a05253">&#9670;&#160;</a></span>makeImmediate8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeImmediate8 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bit_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new 8-bit value expression from an 8-bit value. </p>
<p>The <code>bit_offset</code> and <code>nbits</code> indicate where the value originally came from in the instruction. </p>

</div>
</div>
<a id="afe0e252da6e58fc6a0ce433598d67386" name="afe0e252da6e58fc6a0ce433598d67386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0e252da6e58fc6a0ce433598d67386">&#9670;&#160;</a></span>makeImmediate16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeImmediate16 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bit_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new 16-bit value expression from a 16-bit value. </p>
<p>The <code>bit_offset</code> and <code>nbits</code> indicate where the value originally came from in the instruction. </p>

</div>
</div>
<a id="ab4bf8a4885de5c4e1e9691595615037e" name="ab4bf8a4885de5c4e1e9691595615037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bf8a4885de5c4e1e9691595615037e">&#9670;&#160;</a></span>makeImmediate32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeImmediate32 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bit_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a new 32-bit value expression from a 32-bit value. </p>
<p>The <code>bit_offset</code> and <code>nbits</code> indicate where the value originally came from in the instruction. </p>

</div>
</div>
<a id="a989c18e6f822c8e709a28f34783e7cd8" name="a989c18e6f822c8e709a28f34783e7cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989c18e6f822c8e709a28f34783e7cd8">&#9670;&#160;</a></span>makeBranchTargetRelative()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeBranchTargetRelative </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>offset16</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bit_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a 32-bit PC-relative branch target address from a 16-bit offset. </p>
<p>The <code>bit_offset</code> and <code>nbits</code> indicate where the value originally came from in the instruction (usually 0 and 16, respectively). The return address is the address of the delay slot plus four times the signed <code>offset16</code>. </p>

</div>
</div>
<a id="a64fa94482cace4da38ec149087b8256f" name="a64fa94482cace4da38ec149087b8256f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fa94482cace4da38ec149087b8256f">&#9670;&#160;</a></span>makeBranchTargetAbsolute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmIntegerValueExpression.html">SgAsmIntegerValueExpression</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeBranchTargetAbsolute </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>insn_index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>bit_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>nbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a 32-bit branch address from an instruction index value. </p>
<p>The returned value is the <code>insn_index</code> (<code>nbits</code> wide) multiplied by four and then combined with the address of the delay slot. They are combined such that the low-order <code>nbits+2</code> bits are from the product and the upper bits are from the delay slot address. </p>

</div>
</div>
<a id="ab6fee8a76ab765bcbb3afc8925176359" name="ab6fee8a76ab765bcbb3afc8925176359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fee8a76ab765bcbb3afc8925176359">&#9670;&#160;</a></span>makeRegisterOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmBinaryAdd.html">SgAsmBinaryAdd</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeRegisterOffset </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>gprnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>offset16</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build an expression for an offset from a register. </p>
<p>The return value is GPR[regnum]+signExtend(offset) expressed as an <a class="el" href="classSgAsmBinaryAdd.html" title="Expression that adds two operands.">SgAsmBinaryAdd</a> expression whose first operand is the register reference expression and second operand is the sign-extended offset. </p>

</div>
</div>
<a id="a3c94850d24cb4834469833bf311ab514" name="a3c94850d24cb4834469833bf311ab514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c94850d24cb4834469833bf311ab514">&#9670;&#160;</a></span>makeRegisterIndexed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSgAsmBinaryAdd.html">SgAsmBinaryAdd</a> * Rose::BinaryAnalysis::Disassembler::Mips::makeRegisterIndexed </td>
          <td>(</td>
          <td class="paramtype">rose_addr_t&#160;</td>
          <td class="paramname"><em>insn_va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>base_gprnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>index_gprnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build a register index expression. </p>
<p>The returned value is makeRegister(base_gprnum)+makeRegister(index_gprnum). </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a20387bbb590ce65f31bfe30f1a6cf7f3" name="a20387bbb590ce65f31bfe30f1a6cf7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20387bbb590ce65f31bfe30f1a6cf7f3">&#9670;&#160;</a></span>idis_table</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips_1_1Decoder.html">Decoder</a>*&gt; Rose::BinaryAnalysis::Disassembler::Mips::idis_table</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Table of instruction-specific disassemblers. </p>
<p>This is the table of instruction-specific disassemblers consulted by <a class="el" href="classRose_1_1BinaryAnalysis_1_1Disassembler_1_1Mips.html#a8a467aac628ce825ca38dd8788983ff8" title="Find an instruction-specific disassembler.">find_idis()</a>. </p>

<p class="definition">Definition at line <a class="el" href="Disassembler_2Mips_8h_source.html#l00173">173</a> of file <a class="el" href="Disassembler_2Mips_8h_source.html">Disassembler/Mips.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="Disassembler_2Mips_8h_source.html">Disassembler/Mips.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:09:09 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
