INFO-FLOW: Workspace C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4 opened at Wed Oct 19 18:16:08 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.124 sec.
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.214 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.136 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.593 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.941 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./BlockMatrix_multiplication/solution4/directives.tcl 
Execute     set_directive_pipeline blockmatmul/loadB 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline blockmatmul/writeoutput 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_reshape -type complete -dim 2 blockmatmul AB 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=2 
Execute     set_directive_array_reshape -type complete -dim 1 blockmatmul AB 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=1 
Execute     set_directive_pipeline blockmatmul/loadA 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'BlockMatrix_design.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling BlockMatrix_design.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted BlockMatrix_design.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Users/kevin/Desktop/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "BlockMatrix_design.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot" -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp" 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/kevin/Desktop/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E BlockMatrix_design.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp
Command       clang done; 1.343 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Users/kevin/Desktop/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot" -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp"  -o "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/kevin/Desktop/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/useless.bc
Command       clang done; 1.37 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_RESHAPE' reshape=positionBooleanCmd variable=positionBooleanTextRequiredAB complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++98 -directive=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.179 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++98 -directive=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.407 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/xilinx-dataflow-lawyer.BlockMatrix_design.pp.0.cpp.diag.yml C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/xilinx-dataflow-lawyer.BlockMatrix_design.pp.0.cpp.out.log 2> C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/xilinx-dataflow-lawyer.BlockMatrix_design.pp.0.cpp.err.log 
Command       ap_eval done; 0.238 sec.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: BlockMatrix_design.cpp:11:18
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: BlockMatrix_design.cpp:12:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: BlockMatrix_design.cpp:22:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: BlockMatrix_design.cpp:32:5
Execute       send_msg_by_id WARNING @200-471@%s%s 4 BlockMatrix_design.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file BlockMatrix_design.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/tidy-3.1.BlockMatrix_design.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/tidy-3.1.BlockMatrix_design.pp.0.cpp.out.log 2> C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/tidy-3.1.BlockMatrix_design.pp.0.cpp.err.log 
Command         ap_eval done; 0.288 sec.
Execute         ap_eval exec -ignorestderr C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/xilinx-legacy-rewriter.BlockMatrix_design.pp.0.cpp.out.log 2> C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/xilinx-legacy-rewriter.BlockMatrix_design.pp.0.cpp.err.log 
Command         ap_eval done; 0.143 sec.
Command       tidy_31 done; 0.438 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.373 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Users/kevin/Desktop/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot" -I "C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.bc" 
INFO-FLOW: exec C:/Users/kevin/Desktop/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Users/kevin/Desktop/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot -I C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.bc
Command       clang done; 1.478 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/BlockMatrix_design.g.bc -hls-opt -except-internalize blockmatmul -LC:/Users/kevin/Desktop/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g 
Command       llvm-ld done; 1.181 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.746 ; gain = 859.520
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.pp.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Users/kevin/Desktop/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.684 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top blockmatmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.0.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.1.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.g.1.bc to C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.1.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (BlockMatrix_design.cpp:13) in function 'blockmatmul' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (BlockMatrix_design.cpp:15) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (BlockMatrix_design.cpp:22) in function 'blockmatmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (BlockMatrix_design.cpp:32) in function 'blockmatmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (BlockMatrix_design.cpp:15) in function 'blockmatmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ps_i' (BlockMatrix_design.cpp:25) in function 'blockmatmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ps_j' (BlockMatrix_design.cpp:26) in function 'blockmatmul' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (BlockMatrix_design.cpp:33) in function 'blockmatmul' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'A' in dimension 1 automatically.
INFO: [XFORM 203-131] Reshaping array 'AB' (BlockMatrix_design.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'AB' (BlockMatrix_design.cpp:7) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Arows.V.a' (BlockMatrix_design.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Bcols.V.a' (BlockMatrix_design.cpp:5) .
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Arows.V.a' (BlockMatrix_design.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Bcols.V.a' (BlockMatrix_design.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A.3' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.2' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.1' to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'A.0' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_memset_AB_proc' to a process function for dataflow in function 'blockmatmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_partialsum_proc' (BlockMatrix_design.cpp:22) to a process function for dataflow in function 'blockmatmul'.
INFO: [XFORM 203-721] Changing loop 'Loop_writeoutput_proc' (BlockMatrix_design.cpp:32) to a process function for dataflow in function 'blockmatmul'.
INFO: [XFORM 203-712] Applying dataflow to function 'blockmatmul', detected/extracted 5 process function(s): 
	 'blockmatmul.entry17'
	 'Loop_memset_AB_proc'
	 'Block_blockmatmul_meminst.i.exit_proc16'
	 'Loop_partialsum_proc'
	 'Loop_writeoutput_proc'.
Command         transform done; 0.682 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.2.bc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'Loop_memset_AB_proc' in function 'blockmatmul' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'Loop_writeoutput_proc' to 'Loop_writeoutput_pro' (BlockMatrix_design.cpp:32:49)
WARNING: [XFORM 203-631] Renaming function 'Block_blockmatmul_meminst.i.exit_proc16' to 'Block_blockmatmul_me' (BlockMatrix_design.cpp:5:41)
Command         transform done; 0.765 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.602 sec.
Command     elaborate done; 10.267 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'blockmatmul' ...
Execute       ap_set_top_model blockmatmul 
WARNING: [SYN 201-103] Legalizing function name 'blockmatmul.entry5' to 'blockmatmul_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'blockmatmul.entry17' to 'blockmatmul_entry17'.
Execute       get_model_list blockmatmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model blockmatmul 
Execute       preproc_iomode -model Loop_writeoutput_pro 
Execute       preproc_iomode -model Loop_partialsum_proc 
Execute       preproc_iomode -model Block_blockmatmul_me 
Execute       preproc_iomode -model blockmatmul.entry17 
Execute       preproc_iomode -model blockmatmul.entry5 
Execute       get_model_list blockmatmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO-FLOW: Configuring Module : blockmatmul.entry5 ...
Execute       set_default_model blockmatmul.entry5 
Execute       apply_spec_resource_limit blockmatmul.entry5 
INFO-FLOW: Configuring Module : blockmatmul.entry17 ...
Execute       set_default_model blockmatmul.entry17 
Execute       apply_spec_resource_limit blockmatmul.entry17 
INFO-FLOW: Configuring Module : Block_blockmatmul_me ...
Execute       set_default_model Block_blockmatmul_me 
Execute       apply_spec_resource_limit Block_blockmatmul_me 
INFO-FLOW: Configuring Module : Loop_partialsum_proc ...
Execute       set_default_model Loop_partialsum_proc 
Execute       apply_spec_resource_limit Loop_partialsum_proc 
INFO-FLOW: Configuring Module : Loop_writeoutput_pro ...
Execute       set_default_model Loop_writeoutput_pro 
Execute       apply_spec_resource_limit Loop_writeoutput_pro 
INFO-FLOW: Configuring Module : blockmatmul ...
Execute       set_default_model blockmatmul 
Execute       apply_spec_resource_limit blockmatmul 
INFO-FLOW: Model list for preprocess: blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO-FLOW: Preprocessing Module: blockmatmul.entry5 ...
Execute       set_default_model blockmatmul.entry5 
Execute       cdfg_preprocess -model blockmatmul.entry5 
Execute       rtl_gen_preprocess blockmatmul.entry5 
INFO-FLOW: Preprocessing Module: blockmatmul.entry17 ...
Execute       set_default_model blockmatmul.entry17 
Execute       cdfg_preprocess -model blockmatmul.entry17 
Execute       rtl_gen_preprocess blockmatmul.entry17 
INFO-FLOW: Preprocessing Module: Block_blockmatmul_me ...
Execute       set_default_model Block_blockmatmul_me 
Execute       cdfg_preprocess -model Block_blockmatmul_me 
Execute       rtl_gen_preprocess Block_blockmatmul_me 
INFO-FLOW: Preprocessing Module: Loop_partialsum_proc ...
Execute       set_default_model Loop_partialsum_proc 
Execute       cdfg_preprocess -model Loop_partialsum_proc 
Execute       rtl_gen_preprocess Loop_partialsum_proc 
INFO-FLOW: Preprocessing Module: Loop_writeoutput_pro ...
Execute       set_default_model Loop_writeoutput_pro 
Execute       cdfg_preprocess -model Loop_writeoutput_pro 
Execute       rtl_gen_preprocess Loop_writeoutput_pro 
INFO-FLOW: Preprocessing Module: blockmatmul ...
Execute       set_default_model blockmatmul 
Execute       cdfg_preprocess -model blockmatmul 
Execute       rtl_gen_preprocess blockmatmul 
INFO-FLOW: Model list for synthesis: blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockmatmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blockmatmul.entry5 
Execute       schedule -model blockmatmul.entry5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.37 seconds; current allocated memory: 162.194 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.sched.adb -f 
INFO-FLOW: Finish scheduling blockmatmul.entry5.
Execute       set_default_model blockmatmul.entry5 
Execute       bind -model blockmatmul.entry5 
BIND OPTION: model=blockmatmul.entry5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 162.244 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.bind.adb -f 
INFO-FLOW: Finish binding blockmatmul.entry5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockmatmul_entry17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blockmatmul.entry17 
Execute       schedule -model blockmatmul.entry17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 162.274 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.sched.adb -f 
INFO-FLOW: Finish scheduling blockmatmul.entry17.
Execute       set_default_model blockmatmul.entry17 
Execute       bind -model blockmatmul.entry17 
BIND OPTION: model=blockmatmul.entry17
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 162.327 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.bind.adb -f 
INFO-FLOW: Finish binding blockmatmul.entry17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_blockmatmul_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_blockmatmul_me 
Execute       schedule -model Block_blockmatmul_me 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.382 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 162.401 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.sched.adb -f 
INFO-FLOW: Finish scheduling Block_blockmatmul_me.
Execute       set_default_model Block_blockmatmul_me 
Execute       bind -model Block_blockmatmul_me 
BIND OPTION: model=Block_blockmatmul_me
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 162.553 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.bind.adb -f 
INFO-FLOW: Finish binding Block_blockmatmul_me.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_partialsum_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_partialsum_proc 
Execute       schedule -model Loop_partialsum_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.357 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 162.892 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_partialsum_proc.
Execute       set_default_model Loop_partialsum_proc 
Execute       bind -model Loop_partialsum_proc 
BIND OPTION: model=Loop_partialsum_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 163.244 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_partialsum_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_writeoutput_pro 
Execute       schedule -model Loop_writeoutput_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('ABpartial_out_addr_2_write_ln34', BlockMatrix_design.cpp:34) of variable 'trunc_ln34_3', BlockMatrix_design.cpp:34 on array 'ABpartial_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'ABpartial_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 163.716 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_writeoutput_pro.
Execute       set_default_model Loop_writeoutput_pro 
Execute       bind -model Loop_writeoutput_pro 
BIND OPTION: model=Loop_writeoutput_pro
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 164.048 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.bind.adb -f 
INFO-FLOW: Finish binding Loop_writeoutput_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockmatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blockmatmul 
Execute       schedule -model blockmatmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 164.170 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.verbose.sched.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.sched.adb -f 
INFO-FLOW: Finish scheduling blockmatmul.
Execute       set_default_model blockmatmul 
Execute       bind -model blockmatmul 
BIND OPTION: model=blockmatmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 164.460 MB.
Execute       syn_report -verbosereport -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.verbose.bind.rpt 
Execute       db_write -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.bind.adb -f 
INFO-FLOW: Finish binding blockmatmul.
Execute       get_model_list blockmatmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess blockmatmul.entry5 
Execute       rtl_gen_preprocess blockmatmul.entry17 
Execute       rtl_gen_preprocess Block_blockmatmul_me 
Execute       rtl_gen_preprocess Loop_partialsum_proc 
Execute       rtl_gen_preprocess Loop_writeoutput_pro 
Execute       rtl_gen_preprocess blockmatmul 
INFO-FLOW: Model list for RTL generation: blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockmatmul_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blockmatmul.entry5 -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockmatmul_entry5'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 164.689 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl blockmatmul.entry5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/blockmatmul_entry5 -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl blockmatmul.entry5 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/blockmatmul_entry5 
Execute       gen_rtl blockmatmul.entry5 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/blockmatmul_entry5 
Execute       syn_report -csynth -model blockmatmul.entry5 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_entry5_csynth.rpt 
Execute       syn_report -rtlxml -model blockmatmul.entry5 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_entry5_csynth.xml 
Execute       syn_report -verbosereport -model blockmatmul.entry5 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.verbose.rpt 
Execute       db_write -model blockmatmul.entry5 -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.adb 
Execute       gen_tb_info blockmatmul.entry5 -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockmatmul_entry17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blockmatmul.entry17 -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockmatmul_entry17'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 164.923 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl blockmatmul.entry17 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/blockmatmul_entry17 -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl blockmatmul.entry17 -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/blockmatmul_entry17 
Execute       gen_rtl blockmatmul.entry17 -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/blockmatmul_entry17 
Execute       syn_report -csynth -model blockmatmul.entry17 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_entry17_csynth.rpt 
Execute       syn_report -rtlxml -model blockmatmul.entry17 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_entry17_csynth.xml 
Execute       syn_report -verbosereport -model blockmatmul.entry17 -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.verbose.rpt 
Execute       db_write -model blockmatmul.entry17 -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.adb 
Execute       gen_tb_info blockmatmul.entry17 -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_blockmatmul_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_blockmatmul_me -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_blockmatmul_me'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 165.357 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_blockmatmul_me -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/Block_blockmatmul_me -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl Block_blockmatmul_me -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/Block_blockmatmul_me 
Execute       gen_rtl Block_blockmatmul_me -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/Block_blockmatmul_me 
Execute       syn_report -csynth -model Block_blockmatmul_me -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Block_blockmatmul_me_csynth.rpt 
Execute       syn_report -rtlxml -model Block_blockmatmul_me -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Block_blockmatmul_me_csynth.xml 
Execute       syn_report -verbosereport -model Block_blockmatmul_me -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.verbose.rpt 
Execute       db_write -model Block_blockmatmul_me -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.adb 
Execute       gen_tb_info Block_blockmatmul_me -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_partialsum_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_partialsum_proc -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_partialsum_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 166.404 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_partialsum_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/Loop_partialsum_proc -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl Loop_partialsum_proc -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/Loop_partialsum_proc 
Execute       gen_rtl Loop_partialsum_proc -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/Loop_partialsum_proc 
Execute       syn_report -csynth -model Loop_partialsum_proc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Loop_partialsum_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_partialsum_proc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Loop_partialsum_proc_csynth.xml 
Execute       syn_report -verbosereport -model Loop_partialsum_proc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.verbose.rpt 
Execute       db_write -model Loop_partialsum_proc -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.adb 
Execute       gen_tb_info Loop_partialsum_proc -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_writeoutput_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_writeoutput_pro -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_writeoutput_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 168.210 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_writeoutput_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/Loop_writeoutput_pro -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl Loop_writeoutput_pro -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/Loop_writeoutput_pro 
Execute       gen_rtl Loop_writeoutput_pro -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/Loop_writeoutput_pro 
Execute       syn_report -csynth -model Loop_writeoutput_pro -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Loop_writeoutput_pro_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_writeoutput_pro -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/Loop_writeoutput_pro_csynth.xml 
Execute       syn_report -verbosereport -model Loop_writeoutput_pro -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.verbose.rpt 
Command       syn_report done; 0.132 sec.
Execute       db_write -model Loop_writeoutput_pro -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.adb 
Command       db_write done; 0.135 sec.
Execute       gen_tb_info Loop_writeoutput_pro -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockmatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blockmatmul -vendor xilinx -mg_file C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Arows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Arows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Arows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Arows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Bcols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Bcols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Bcols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/Bcols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/ABpartial_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'blockmatmul/it' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'blockmatmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_blockmatmul_entry17_U0' to 'start_for_blockmabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockmatmul'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 170.219 MB.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl blockmatmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/systemc/blockmatmul -synmodules blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul 
Execute       gen_rtl blockmatmul -istop -style xilinx -f -lang vhdl -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/vhdl/blockmatmul 
Execute       gen_rtl blockmatmul -istop -style xilinx -f -lang vlog -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/verilog/blockmatmul 
Execute       syn_report -csynth -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_csynth.rpt 
Execute       syn_report -rtlxml -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/syn/report/blockmatmul_csynth.xml 
Execute       syn_report -verbosereport -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.verbose.rpt 
Command       syn_report done; 0.124 sec.
Execute       db_write -model blockmatmul -f -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.adb 
Execute       gen_tb_info blockmatmul -p C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul 
Execute       export_constraint_db -f -tool general -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.constraint.tcl 
Execute       syn_report -designview -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.design.xml 
Command       syn_report done; 0.328 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model blockmatmul -o C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks blockmatmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain blockmatmul 
INFO-FLOW: Model list for RTL component generation: blockmatmul.entry5 blockmatmul.entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO-FLOW: Handling components in module [blockmatmul_entry5] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
INFO-FLOW: Handling components in module [blockmatmul_entry17] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
INFO-FLOW: Handling components in module [Block_blockmatmul_me] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_partialsum_proc] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_writeoutput_pro] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
INFO-FLOW: Handling components in module [blockmatmul] ... 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component start_for_blockmabkb.
INFO-FLOW: Append model start_for_blockmabkb
INFO-FLOW: Append model blockmatmul_entry5
INFO-FLOW: Append model blockmatmul_entry17
INFO-FLOW: Append model Block_blockmatmul_me
INFO-FLOW: Append model Loop_partialsum_proc
INFO-FLOW: Append model Loop_writeoutput_pro
INFO-FLOW: Append model blockmatmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d8_A fifo_w512_d2_A start_for_blockmabkb blockmatmul_entry5 blockmatmul_entry17 Block_blockmatmul_me Loop_partialsum_proc Loop_writeoutput_pro blockmatmul
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model start_for_blockmabkb
INFO-FLOW: To file: write model blockmatmul_entry5
INFO-FLOW: To file: write model blockmatmul_entry17
INFO-FLOW: To file: write model Block_blockmatmul_me
INFO-FLOW: To file: write model Loop_partialsum_proc
INFO-FLOW: To file: write model Loop_writeoutput_pro
INFO-FLOW: To file: write model blockmatmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model blockmatmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.165 sec.
Command       ap_source done; 0.165 sec.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'it_c1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'it_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_0_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_1_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_2_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_3_U(fifo_w32_d8_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(fifo_w512_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blockmabkb_U(start_for_blockmabkb)' using Shift Registers.
Command       ap_source done; 0.534 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=blockmatmul xml_exists=0
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.479 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.compgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.constraint.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=22
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=22
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.compgen.dataonly.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.constraint.tcl 
Execute       sc_get_clocks blockmatmul 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry5.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul_entry17.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Block_blockmatmul_me.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_partialsum_proc.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/Loop_writeoutput_pro.tbgen.tcl 
Execute       source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/blockmatmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution4/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 955.746 ; gain = 859.520
INFO: [VHDL 208-304] Generating VHDL RTL for blockmatmul.
INFO: [VLOG 209-307] Generating Verilog RTL for blockmatmul.
Command     autosyn done; 8.123 sec.
Command   csynth_design done; 18.405 sec.
Command ap_source done; 20.679 sec.
Execute cleanup_all 
