Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Fri Jun 08 11:38:06 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt radiant_proj_impl_1.twr radiant_proj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pclk
        2.2  Clock u_HSOSC.osc_inst/CLKHF
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
            4.1.2  Setup Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
            4.2.2  Hold Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pclk"
=======================
create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock pclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pclk                              |             Target |         166.666 ns |          6.000 MHz 
                                        | Actual (all paths) |         114.479 ns |          8.735 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock pclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "u_HSOSC.osc_inst/CLKHF"
=======================
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pclk                              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.4687%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 166.6                                                                                                    
66666666667 [get_ports pclk]            |  166.666 ns |   52.187 ns |   50   |  114.479 ns |   8.735 MHz |      2215      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |   41.667 ns |   20.837 ns |    0   |   20.830 ns |  48.008 MHz |       225      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{u_OV7670_Controller/I2C/data_sr_Z[10].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[9].ff_inst/SP}              
                                         |   24.621 ns 
{u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[7].ff_inst/SP}              
                                         |   24.621 ns 
{u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/SP}              
                                         |   24.621 ns 
{u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/SP}              
                                         |   24.621 ns 
{u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[11].ff_inst/SP}              
                                         |   25.217 ns 
{u_OV7670_Controller/I2C/data_sr_Z[4].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[3].ff_inst/SP}              
                                         |   25.217 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/SP}              
                                         |   25.482 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[1].ff_inst/SP}              
                                         |   25.482 ns 
{u_OV7670_Controller/I2C/data_sr_Z[16].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst/SP}              
                                         |   25.813 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/SP}              
                                         |   26.078 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 166.6                                                                                                    
66666666667 [get_ports pclk]            |    0.000 ns |    2.556 ns |    1   |        ---- |        ---- |      2215      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       225      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR5   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR4   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR3   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR2   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR1   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR0   |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR6   |    2.556 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR8              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR7              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR6              
                                         |    2.596 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cam_buf/u_spram0.vfb_b_inst/DATAOUT0    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT8    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT0    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT8    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT10   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       110
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pix_per_line_Z[14].ff_inst/SR   pix_per_line_Z[15].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[12].ff_inst/SR   pix_per_line_Z[13].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[10].ff_inst/SR   pix_per_line_Z[11].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[8].ff_inst/SR   pix_per_line_Z[9].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[6].ff_inst/SR   pix_per_line_Z[7].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[4].ff_inst/SR   pix_per_line_Z[5].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[2].ff_inst/SR   pix_per_line_Z[3].ff_inst/SR}                           
                                        |           No arrival time
pix_per_line_Z[1].ff_inst/SR            |           No arrival time
pix_per_line_Z[0].ff_inst/SR            |           No arrival time
je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst/RADDR5                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       108
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ssel                                    |                     input
mosi                                    |                     input
sclk                                    |                     input
img_req                                 |                     input
pdata[7]                                |                     input
pdata[6]                                |                     input
pdata[5]                                |                     input
pdata[4]                                |                     input
pdata[3]                                |                     input
pdata[2]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
----------------------------------------------------------------------
2215 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : SRAM
MPW Pin          : CLOCK
MPW Period       : 0.418 ns
Clock Period     : 166.667 ns
Period margin    : 166.249 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_3_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 52.187 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        114.280
--------------------------------------   -------
End-of-path arrival time( ns )           123.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.748       122.670  1       
SLICE_4257/A1->SLICE_4257/F1              SLICE_R6C13B    A1_TO_F1_DELAY       0.477       123.147  1       
je/mult1_un59_sum[8]$n22                                  NET DELAY            0.000       123.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_2_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 52.187 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        114.280
--------------------------------------   -------
End-of-path arrival time( ns )           123.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.748       122.670  1       
SLICE_4258/A1->SLICE_4258/F1              SLICE_R6C13D    A1_TO_F1_DELAY       0.477       123.147  1       
je/mult1_un59_sum[8]$n18                                  NET DELAY            0.000       123.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_6_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 52.849 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.618
--------------------------------------   -------
End-of-path arrival time( ns )           122.485

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.086       122.008  1       
SLICE_4260/B1->SLICE_4260/F1              SLICE_R6C14B    B1_TO_F1_DELAY       0.477       122.485  1       
je/mult1_un59_sum[8]$n20                                  NET DELAY            0.000       122.485  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.8% (route), 17.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 52.902 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.565
--------------------------------------   -------
End-of-path arrival time( ns )           122.432

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R4C14C    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            3.033       121.955  1       
SLICE_4256/C1->SLICE_4256/F1              SLICE_R6C14A    C1_TO_F1_DELAY       0.477       122.432  1       
je/mult1_un59_sum[8]$n23                                  NET DELAY            0.000       122.432  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_19_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 53.379 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.088
--------------------------------------   -------
End-of-path arrival time( ns )           121.955

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H/Z
                                          SLICE_R4C14C    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H
                                                          NET DELAY            2.556       121.478  1       
SLICE_842/A0->SLICE_842/F0                SLICE_R3C15B    A0_TO_F0_DELAY       0.477       121.955  1       
je/mult1_un59_sum[8]$n17                                  NET DELAY            0.000       121.955  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_12_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 53.445 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.022
--------------------------------------   -------
End-of-path arrival time( ns )           121.889

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.490       121.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/Z
                                          SLICE_R4C14C    B1_TO_F1_DELAY       0.477       121.889  1       
je/mult1_un59_sum[8]                                      NET DELAY            0.000       121.889  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 53.445 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.022
--------------------------------------   -------
End-of-path arrival time( ns )           121.889

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.490       121.412  1       
SLICE_4259/B1->SLICE_4259/F1              SLICE_R4C14D    B1_TO_F1_DELAY       0.477       121.889  1       
je/mult1_un59_sum[8]$n21                                  NET DELAY            0.000       121.889  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_4_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 50
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 53.445 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        113.022
--------------------------------------   -------
End-of-path arrival time( ns )           121.889

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.437       112.592  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R2C14A    C0_TO_F0_DELAY       0.450       113.042  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            2.490       115.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R3C14A    B1_TO_F1_DELAY       0.450       115.982  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.490       118.472  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R4C14A    B0_TO_F0_DELAY       0.450       118.922  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.490       121.412  1       
SLICE_4261/B1->SLICE_4261/F1              SLICE_R3C15D    B1_TO_F1_DELAY       0.477       121.889  1       
je/mult1_un59_sum[8]$n19                                  NET DELAY            0.000       121.889  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_17_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 54.345 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        112.122
--------------------------------------   -------
End-of-path arrival time( ns )           120.989

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S0
                                          SLICE_R2C13A    B0_TO_F0_DELAY       0.450       110.155  2       
je/mult1_un52_sum0[7]                                     NET DELAY            2.490       112.645  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761/Z
                                          SLICE_R2C14A    B1_TO_F1_DELAY       0.450       113.095  1       
je/mult1_un59_sum_1_axb_8                                 NET DELAY            3.682       116.777  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.fa22_inst/S1
                                          SLICE_R5C13A    B1_TO_F1_DELAY       0.450       117.227  9       
je/mult1_un59_sum1[8]                                     NET DELAY            3.285       120.512  1       
SLICE_705/D0->SLICE_705/F0                SLICE_R3C14B    D0_TO_F0_DELAY       0.477       120.989  1       
je/mult1_un59_sum1[8]/sig_065/FeedThruLUT
                                                          NET DELAY            0.000       120.989  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[6].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 54.610 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        111.857
--------------------------------------   -------
End-of-path arrival time( ns )           120.724

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            4.530        14.576  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R6C8A     D1_TO_F1_DELAY       0.450        15.026  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.199        19.225  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R13C12A   B0_TO_COUT0_DELAY    0.358        19.583  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        19.583  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R13C12A   CIN1_TO_COUT1_DELAY  0.278        19.861  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        19.861  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R13C12B   CIN0_TO_COUT0_DELAY  0.278        20.139  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        20.139  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R13C12B   CIN1_TO_COUT1_DELAY  0.278        20.417  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        20.417  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R13C12C   CIN0_TO_COUT0_DELAY  0.278        20.695  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        20.695  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R13C12C   CIN1_TO_COUT1_DELAY  0.278        20.973  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        20.973  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R13C12D   CIN0_TO_COUT0_DELAY  0.278        21.251  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        21.251  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R13C12D   CIN1_TO_COUT1_DELAY  0.278        21.529  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        22.085  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R13C13A   CIN0_TO_COUT0_DELAY  0.278        22.363  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        22.363  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R13C13A   CIN1_TO_COUT1_DELAY  0.278        22.641  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        22.641  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R13C13B   CIN0_TO_COUT0_DELAY  0.278        22.919  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        22.919  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R13C13B   CIN1_TO_COUT1_DELAY  0.278        23.197  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        23.197  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R13C13C   CIN0_TO_COUT0_DELAY  0.278        23.475  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        23.475  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R13C13C   CIN1_TO_COUT1_DELAY  0.278        23.753  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        23.753  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R13C13D   CIN0_TO_COUT0_DELAY  0.278        24.031  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        24.031  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R13C13D   CIN1_TO_COUT1_DELAY  0.278        24.309  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        24.865  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R13C14A   CIN0_TO_COUT0_DELAY  0.278        25.143  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        25.805  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R13C14A   D1_TO_F1_DELAY       0.450        26.255  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            5.510        31.765  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R6C8A     D0_TO_F0_DELAY       0.450        32.215  4       
je/mult1_un3_sum_c2                                       NET DELAY            4.265        36.480  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8/Z
                                          SLICE_R12C11B   A0_TO_F0_DELAY       0.477        36.957  1       
je/mult1_un10_sum_1_axb_4                                 NET DELAY            0.305        37.262  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH/Z
                                          SLICE_R12C11B   C1_TO_F1_DELAY       0.450        37.712  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH
                                                          NET DELAY            3.086        40.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst/S1
                                          SLICE_R12C10C   B1_TO_F1_DELAY       0.450        41.248  3       
je/mult1_un10_sum1[4]                                     NET DELAY            3.669        44.917  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R11C8A    A0_TO_F0_DELAY       0.450        45.367  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.603        48.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R6C8C     B1_TO_F1_DELAY       0.450        49.420  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.119        53.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R12C7D    B0_TO_COUT0_DELAY    0.358        53.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        53.897  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R12C7D    CIN1_TO_COUT1_DELAY  0.278        54.175  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        54.731  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R12C8A    CIN0_TO_COUT0_DELAY  0.278        55.009  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        55.671  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R12C8A    D1_TO_F1_DELAY       0.450        56.121  13      
je/mult1_un17_sum1[8]                                     NET DELAY            3.669        59.790  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R6C8D     A0_TO_F0_DELAY       0.450        60.240  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.748        63.988  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R8C9C     A1_TO_F1_DELAY       0.450        64.438  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.629        68.067  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/CO0
                                          SLICE_R8C4A     B0_TO_COUT0_DELAY    0.358        68.425  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0
                                                          NET DELAY            0.662        69.087  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S1
                                          SLICE_R8C4A     D1_TO_F1_DELAY       0.450        69.537  16      
je/mult1_un24_sum1[8]                                     NET DELAY            7.920        77.457  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63/Z
                                          SLICE_R2C3B     C0_TO_F0_DELAY       0.450        77.907  2       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63
                                                          NET DELAY            2.172        80.079  1       
SLICE_1794/D1->SLICE_1794/F1              SLICE_R2C3D     D1_TO_F1_DELAY       0.450        80.529  1       
je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3
                                                          NET DELAY            3.086        83.615  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst/CO1
                                          SLICE_R2C5C     B1_TO_COUT1_DELAY    0.358        83.973  2       
je/mult1_un38_sum_1_cry_4                                 NET DELAY            0.662        84.635  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst/S0
                                          SLICE_R2C5D     D0_TO_F0_DELAY       0.450        85.085  4       
je/mult1_un38_sum1[5]                                     NET DELAY            3.603        88.688  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2/Z
                                          SLICE_R4C6D     B0_TO_F0_DELAY       0.450        89.138  1       
je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2
                                                          NET DELAY            3.086        92.224  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst/CO1
                                          SLICE_R4C9D     B1_TO_COUT1_DELAY    0.358        92.582  2       
je/mult1_un45_sum_0_cry_6                                 NET DELAY            0.556        93.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/CO0
                                          SLICE_R4C10A    CIN0_TO_COUT0_DELAY  0.278        93.416  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0
                                                          NET DELAY            0.662        94.078  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R4C10A    D1_TO_F1_DELAY       0.450        94.528  12      
je/mult1_un45_sum0[8]                                     NET DELAY            3.748        98.276  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0/Z
                                          SLICE_R6C11B    A1_TO_F1_DELAY       0.450        98.726  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0
                                                          NET DELAY            2.768       101.494  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R6C9C     D0_TO_F0_DELAY       0.450       101.944  24      
je/mult1_un45_sum[8]                                      NET DELAY            3.629       105.573  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R3C11B    C1_TO_F1_DELAY       0.450       106.023  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            3.682       109.705  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/CO0
                                          SLICE_R2C13A    B0_TO_COUT0_DELAY    0.358       110.063  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0
                                                          NET DELAY            0.662       110.725  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S1
                                          SLICE_R2C13A    D1_TO_F1_DELAY       0.450       111.175  6       
je/mult1_un52_sum0[8]                                     NET DELAY            4.344       115.519  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0/Z
                                          SLICE_R5C8A     A1_TO_F1_DELAY       0.450       115.969  7       
je/mult1_un52_sum[8]                                      NET DELAY            4.278       120.247  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2_0/Z
                                          SLICE_R3C15B    B1_TO_F1_DELAY       0.477       120.724  1       
je/mult1_un59_sum[6]                                      NET DELAY            0.000       120.724  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
225 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[10].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[9].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.620 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.847
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.357

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        6.225        22.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[7].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.620 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.847
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.357

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        6.225        22.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.620 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.847
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.357

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        6.225        22.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.620 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.847
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             22.357

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        6.225        22.357  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[11].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.216 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.251
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.761

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        5.629        21.761  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[4].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[3].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.216 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          16.251
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.761

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        5.629        21.761  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.481 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.986
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.496

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/D->u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/Z
                                          SLICE_R19C20B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_4
                                                          NET DELAY        2.490        12.795  1       
u_OV7670_Controller/I2C/divider_RNIGDS74[2]/B->u_OV7670_Controller/I2C/divider_RNIGDS74[2]/Z
                                          SLICE_R19C20D   B1_TO_F1_DELAY   0.450        13.245  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.768        16.013  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/D->u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/Z
                                          SLICE_R18C20B   D0_TO_F0_DELAY   0.450        16.463  15      
u_OV7670_Controller/I2C/un1_N_8_0_0                       NET DELAY        5.033        21.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[1].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.481 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.986
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.496

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/D->u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/Z
                                          SLICE_R19C20B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_4
                                                          NET DELAY        2.490        12.795  1       
u_OV7670_Controller/I2C/divider_RNIGDS74[2]/B->u_OV7670_Controller/I2C/divider_RNIGDS74[2]/Z
                                          SLICE_R19C20D   B1_TO_F1_DELAY   0.450        13.245  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.768        16.013  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/D->u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/Z
                                          SLICE_R18C20B   D0_TO_F0_DELAY   0.450        16.463  15      
u_OV7670_Controller/I2C/un1_N_8_0_0                       NET DELAY        5.033        21.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/data_sr_Z[16].ff_inst/SP   u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.812 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.655
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.165

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNII12L1[3]/D->u_OV7670_Controller/I2C/divider_RNII12L1[3]/Z
                                          SLICE_R19C20A   D0_TO_F0_DELAY   0.450        10.305  1       
u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3
                                                          NET DELAY        2.437        12.742  1       
u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/C->u_OV7670_Controller/I2C/divider_RNIHTKK3[6]/Z
                                          SLICE_R18C20A   C1_TO_F1_DELAY   0.450        13.192  4       
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        2.490        15.682  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/B->u_OV7670_Controller/I2C/divider_RNI1BHS7[2]/Z
                                          SLICE_R19C20C   B1_TO_F1_DELAY   0.450        16.132  17      
u_OV7670_Controller/I2C/un1_N_4                           NET DELAY        5.033        21.165  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.077 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.390
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             20.900

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R18C22D   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/D->u_OV7670_Controller/I2C/divider_RNI1AAI1[1]/Z
                                          SLICE_R19C20B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_4
                                                          NET DELAY        2.490        12.795  1       
u_OV7670_Controller/I2C/divider_RNIGDS74[2]/B->u_OV7670_Controller/I2C/divider_RNIGDS74[2]/Z
                                          SLICE_R19C20D   B1_TO_F1_DELAY   0.450        13.245  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.768        16.013  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/D->u_OV7670_Controller/I2C/divider_RNI1BHS7[6]/Z
                                          SLICE_R18C20B   D0_TO_F0_DELAY   0.450        16.463  15      
u_OV7670_Controller/I2C/un1_N_8_0_0                       NET DELAY        4.437        20.900  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
----------------------------------------------------------------------
2215 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[6].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jedf_mem_wr_Z.ff_inst/CK   jed_fifo/read_pointer_Z[6].ff_inst/CK}->jed_fifo/read_pointer_Z[6].ff_inst/Q
                                          SLICE_R8C15C    CLK_TO_Q1_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[6]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[5].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR5
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[5].ff_inst/CK   jed_fifo/read_pointer_Z[4].ff_inst/CK}->jed_fifo/read_pointer_Z[5].ff_inst/Q
                                          SLICE_R8C15D    CLK_TO_Q0_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[5]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[4].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR4
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[5].ff_inst/CK   jed_fifo/read_pointer_Z[4].ff_inst/CK}->jed_fifo/read_pointer_Z[4].ff_inst/Q
                                          SLICE_R8C15D    CLK_TO_Q1_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[4]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[3].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR3
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[3].ff_inst/CK   jed_fifo/read_pointer_Z[2].ff_inst/CK}->jed_fifo/read_pointer_Z[3].ff_inst/Q
                                          SLICE_R8C15A    CLK_TO_Q0_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[3]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[2].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR2
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[3].ff_inst/CK   jed_fifo/read_pointer_Z[2].ff_inst/CK}->jed_fifo/read_pointer_Z[2].ff_inst/Q
                                          SLICE_R8C15A    CLK_TO_Q1_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[2]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[1].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR1
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[1].ff_inst/CK   jed_fifo/read_pointer_Z[0].ff_inst/CK}->jed_fifo/read_pointer_Z[1].ff_inst/Q
                                          SLICE_R8C15B    CLK_TO_Q0_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[1]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jed_fifo/read_pointer_Z[0].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/RADDR0
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jed_fifo/read_pointer_Z[1].ff_inst/CK   jed_fifo/read_pointer_Z[0].ff_inst/CK}->jed_fifo/read_pointer_Z[0].ff_inst/Q
                                          SLICE_R8C15B    CLK_TO_Q1_DELAY  1.391        10.258  4       
jed_fifo/read_pointer[0]                                  NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jedw/addr_reg_Z[7].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/WDATA15
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jedw/addr_reg_Z[7].ff_inst/CK   jedw/addr_reg_Z[6].ff_inst/CK}->jedw/addr_reg_Z[7].ff_inst/Q
                                          SLICE_R6C15B    CLK_TO_Q0_DELAY  1.391        10.258  1       
jedw_addr[7]                                              NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jedw/addr_reg_Z[11].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_1.ebr_inst/WDATA3
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jedw/addr_reg_Z[11].ff_inst/CK   jedw/addr_reg_Z[10].ff_inst/CK}->jedw/addr_reg_Z[11].ff_inst/Q
                                          SLICE_R6C12B    CLK_TO_Q0_DELAY  1.391        10.258  1       
jedw_addr[11]                                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/dct/dctdu_w_d_Z[6].ff_inst/Q
Path End         : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/WDATA6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/dct/dctdu_w_d_Z[7].ff_inst/CK   je/dct/dctdu_w_d_Z[6].ff_inst/CK}->je/dct/dctdu_w_d_Z[6].ff_inst/Q
                                          SLICE_R19C12C   CLK_TO_Q1_DELAY  1.391        10.258  1       
je/dctdu_ram_di[6]                                        NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  775     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
225 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/Q
                                          SLICE_R15C17D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[8]                        NET DELAY        1.271         8.172  1       
SLICE_1683/D1->SLICE_1683/F1              SLICE_R15C17C   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[8]/sig_284/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
                                          SLICE_R17C16C   CLK_TO_Q0_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[20]                       NET DELAY        1.271         8.172  1       
SLICE_1671/D1->SLICE_1671/F1              SLICE_R17C16A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[20]/sig_272/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/Q
                                          SLICE_R18C17B   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[26]                       NET DELAY        1.271         8.172  1       
SLICE_1665/D1->SLICE_1665/F1              SLICE_R18C17A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[26]/sig_266/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst/Q
                                          SLICE_R17C18D   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[5]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[6]/D->u_OV7670_Controller/I2C/data_sr_RNO[6]/Z
                                          SLICE_R17C18D   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[6]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[14].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[14].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/Q
                                          SLICE_R16C23D   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[13]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[14]/D->u_OV7670_Controller/I2C/data_sr_RNO[14]/Z
                                          SLICE_R16C23D   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[14]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[16].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[16].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst/Q
                                          SLICE_R16C24B   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[15]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[16]/D->u_OV7670_Controller/I2C/data_sr_RNO[16]/Z
                                          SLICE_R16C24B   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[16]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[20].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[21].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[20].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[19].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[20].ff_inst/Q
                                          SLICE_R16C17B   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[20]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[21]/D->u_OV7670_Controller/I2C/data_sr_RNO[21]/Z
                                          SLICE_R16C17A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[21]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[26].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[27].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[26].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[25].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[26].ff_inst/Q
                                          SLICE_R16C17D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[26]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[27]/D->u_OV7670_Controller/I2C/data_sr_RNO[27]/Z
                                          SLICE_R17C17A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8_0_i[27]
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/LUT/address_Z[7].ff_inst/Q
Path End         : u_OV7670_Controller/LUT/sreg_ret_15_Z.ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/LUT/address_Z[7].ff_inst/CK->u_OV7670_Controller/LUT/address_Z[7].ff_inst/Q
                                          SLICE_R15C20A   CLK_TO_Q0_DELAY  1.391         6.901  17      
u_OV7670_Controller/LUT/address[7]                        NET DELAY        1.271         8.172  1       
SLICE_1586/D0->SLICE_1586/F0              SLICE_R14C21C   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/LUT/address[7]/sig_244/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[3].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/divider_Z[3].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[4].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[3].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[3].ff_inst/Q
                                          SLICE_R18C21A   CLK_TO_Q1_DELAY  1.391         6.901  5       
u_OV7670_Controller/I2C/divider[3]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/divider_RNO_cZ[3]/D->u_OV7670_Controller/I2C/divider_RNO_cZ[3]/Z
                                          SLICE_R18C21A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/divider_RNO[3]                    NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

