<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3206" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3206{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3206{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3206{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3206{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3206{left:95px;bottom:1063px;}
#t6_3206{left:121px;bottom:1063px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t7_3206{left:121px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t8_3206{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_3206{left:95px;bottom:1005px;}
#ta_3206{left:121px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3206{left:121px;bottom:988px;letter-spacing:-0.37px;}
#tc_3206{left:69px;bottom:964px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#td_3206{left:69px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3206{left:69px;bottom:921px;}
#tf_3206{left:95px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3206{left:95px;bottom:900px;}
#th_3206{left:121px;bottom:900px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3206{left:95px;bottom:875px;}
#tj_3206{left:121px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tk_3206{left:121px;bottom:849px;}
#tl_3206{left:147px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tm_3206{left:146px;bottom:834px;letter-spacing:-0.16px;word-spacing:-1.42px;}
#tn_3206{left:146px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#to_3206{left:121px;bottom:791px;}
#tp_3206{left:147px;bottom:793px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tq_3206{left:95px;bottom:768px;}
#tr_3206{left:121px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ts_3206{left:121px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3206{left:518px;bottom:758px;}
#tu_3206{left:533px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_3206{left:121px;bottom:735px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tw_3206{left:95px;bottom:710px;}
#tx_3206{left:121px;bottom:710px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#ty_3206{left:121px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3206{left:95px;bottom:669px;}
#t10_3206{left:121px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t11_3206{left:121px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_3206{left:69px;bottom:602px;letter-spacing:-0.08px;}
#t13_3206{left:154px;bottom:602px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t14_3206{left:69px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3206{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3206{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3206{left:69px;bottom:528px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t18_3206{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3206{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_3206{left:69px;bottom:460px;}
#t1b_3206{left:95px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t1c_3206{left:95px;bottom:447px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1d_3206{left:69px;bottom:420px;}
#t1e_3206{left:95px;bottom:424px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1f_3206{left:95px;bottom:407px;letter-spacing:-0.09px;}
#t1g_3206{left:124px;bottom:407px;}
#t1h_3206{left:132px;bottom:407px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1i_3206{left:320px;bottom:414px;}
#t1j_3206{left:331px;bottom:407px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1k_3206{left:95px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3206{left:95px;bottom:373px;letter-spacing:-0.15px;word-spacing:-1.27px;}
#t1m_3206{left:95px;bottom:357px;letter-spacing:-0.15px;word-spacing:-1.44px;}
#t1n_3206{left:95px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3206{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_3206{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1q_3206{left:69px;bottom:282px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1r_3206{left:69px;bottom:255px;}
#t1s_3206{left:95px;bottom:259px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1t_3206{left:95px;bottom:242px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_3206{left:95px;bottom:225px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1v_3206{left:95px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1w_3206{left:69px;bottom:182px;}
#t1x_3206{left:95px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1y_3206{left:95px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1z_3206{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t20_3206{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t21_3206{left:91px;bottom:116px;letter-spacing:-0.14px;word-spacing:0.13px;}

.s1_3206{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3206{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3206{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3206{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3206{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3206{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3206{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3206{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_3206{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3206" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3206Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3206" style="-webkit-user-select: none;"><object width="935" height="1210" data="3206/3206.svg" type="image/svg+xml" id="pdf3206" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3206" class="t s1_3206">6-16 </span><span id="t2_3206" class="t s1_3206">Vol. 3A </span>
<span id="t3_3206" class="t s2_3206">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3206" class="t s3_3206">If shadow stack is enabled: </span>
<span id="t5_3206" class="t s3_3206">— </span><span id="t6_3206" class="t s3_3206">Compares the values on shadow stack at address SSP+8 (the LIP) and SSP+16 (the CS) to the CS and </span>
<span id="t7_3206" class="t s3_3206">(CS.base + EIP) popped from the stack and causes a control protection exception (#CP(FAR-RET/IRET)) if </span>
<span id="t8_3206" class="t s3_3206">they do not match. </span>
<span id="t9_3206" class="t s3_3206">— </span><span id="ta_3206" class="t s3_3206">Pops the top-of-stack value (the SSP prior to the interrupt or exception) from shadow stack into SSP </span>
<span id="tb_3206" class="t s3_3206">register. </span>
<span id="tc_3206" class="t s3_3206">When executing a return from an interrupt or exception handler from a different privilege level than the interrupted </span>
<span id="td_3206" class="t s3_3206">procedure, the processor performs the actions below. </span>
<span id="te_3206" class="t s4_3206">• </span><span id="tf_3206" class="t s3_3206">If shadow stack is enabled at current privilege level: </span>
<span id="tg_3206" class="t s3_3206">— </span><span id="th_3206" class="t s3_3206">If SSP is not aligned to 8 bytes then causes a control protection exception (#CP(FAR-RET/IRET)). </span>
<span id="ti_3206" class="t s3_3206">— </span><span id="tj_3206" class="t s3_3206">If privilege level of the procedure being returned to is less than 3 (returning to supervisor mode): </span>
<span id="tk_3206" class="t s5_3206">• </span><span id="tl_3206" class="t s3_3206">Compares the values on shadow stack at address SSP+8 (the LIP) and SSP+16 (the CS) to the CS and </span>
<span id="tm_3206" class="t s3_3206">(CS.base + EIP) popped from the stack and causes a control protection exception (#CP(FAR-RET/IRET)) </span>
<span id="tn_3206" class="t s3_3206">if they do not match. </span>
<span id="to_3206" class="t s5_3206">• </span><span id="tp_3206" class="t s3_3206">Temporarily saves the top-of-stack value (the SSP of the procedure being returned to) internally. </span>
<span id="tq_3206" class="t s3_3206">— </span><span id="tr_3206" class="t s3_3206">If a busy supervisor shadow stack token is present at address SSP+24, then marks the token free using </span>
<span id="ts_3206" class="t s3_3206">operations described in section Section 17.2.3 of the Intel </span>
<span id="tt_3206" class="t s6_3206">® </span>
<span id="tu_3206" class="t s3_3206">64 and IA-32 Architectures Software </span>
<span id="tv_3206" class="t s3_3206">Developer’s Manual, Volume 1. </span>
<span id="tw_3206" class="t s3_3206">— </span><span id="tx_3206" class="t s3_3206">If the privilege level of the procedure being returned to is less than 3 (returning to supervisor mode), </span>
<span id="ty_3206" class="t s3_3206">restores the SSP register from the internally saved value. </span>
<span id="tz_3206" class="t s3_3206">— </span><span id="t10_3206" class="t s3_3206">If the privilege level of the procedure being returned to is 3 (returning to user mode) and shadow stack is </span>
<span id="t11_3206" class="t s3_3206">enabled at privilege level 3, then restores the SSP register with value of IA32_PL3_SSP MSR. </span>
<span id="t12_3206" class="t s7_3206">6.12.1.2 </span><span id="t13_3206" class="t s7_3206">Protection of Exception- and Interrupt-Handler Procedures </span>
<span id="t14_3206" class="t s3_3206">The privilege-level protection for exception- and interrupt-handler procedures is similar to that used for ordinary </span>
<span id="t15_3206" class="t s3_3206">procedure calls when called through a call gate (see Section 5.8.4, “Accessing a Code Segment Through a Call </span>
<span id="t16_3206" class="t s3_3206">Gate”). The processor does not permit transfer of execution to an exception- or interrupt-handler procedure in a </span>
<span id="t17_3206" class="t s3_3206">less privileged code segment (numerically greater privilege level) than the CPL. </span>
<span id="t18_3206" class="t s3_3206">An attempt to violate this rule results in a general-protection exception (#GP). The protection mechanism for </span>
<span id="t19_3206" class="t s3_3206">exception- and interrupt-handler procedures is different in the following ways: </span>
<span id="t1a_3206" class="t s4_3206">• </span><span id="t1b_3206" class="t s3_3206">Because interrupt and exception vectors have no RPL, the RPL is not checked on implicit calls to exception and </span>
<span id="t1c_3206" class="t s3_3206">interrupt handlers. </span>
<span id="t1d_3206" class="t s4_3206">• </span><span id="t1e_3206" class="t s3_3206">The processor checks the DPL of the interrupt or trap gate only if an exception or interrupt is generated with an </span>
<span id="t1f_3206" class="t s3_3206">INT </span><span id="t1g_3206" class="t s8_3206">n</span><span id="t1h_3206" class="t s3_3206">, INT3, or INTO instruction. </span>
<span id="t1i_3206" class="t s6_3206">5 </span>
<span id="t1j_3206" class="t s3_3206">Here, the CPL must be less than or equal to the DPL of the gate. This </span>
<span id="t1k_3206" class="t s3_3206">restriction prevents application programs or procedures running at privilege level 3 from using a software </span>
<span id="t1l_3206" class="t s3_3206">interrupt to access critical exception handlers, such as the page-fault handler, providing that those handlers are </span>
<span id="t1m_3206" class="t s3_3206">placed in more privileged code segments (numerically lower privilege level). For hardware-generated interrupts </span>
<span id="t1n_3206" class="t s3_3206">and processor-detected exceptions, the processor ignores the DPL of interrupt and trap gates. </span>
<span id="t1o_3206" class="t s3_3206">Because exceptions and interrupts generally do not occur at predictable times, these privilege rules effectively </span>
<span id="t1p_3206" class="t s3_3206">impose restrictions on the privilege levels at which exception and interrupt- handling procedures can run. Either of </span>
<span id="t1q_3206" class="t s3_3206">the following techniques can be used to avoid privilege-level violations. </span>
<span id="t1r_3206" class="t s4_3206">• </span><span id="t1s_3206" class="t s3_3206">The exception or interrupt handler can be placed in a conforming code segment. This technique can be used for </span>
<span id="t1t_3206" class="t s3_3206">handlers that only need to access data available on the stack (for example, divide error exceptions). If the </span>
<span id="t1u_3206" class="t s3_3206">handler needs data from a data segment, the data segment needs to be accessible from privilege level 3, which </span>
<span id="t1v_3206" class="t s3_3206">would make it unprotected. </span>
<span id="t1w_3206" class="t s4_3206">• </span><span id="t1x_3206" class="t s3_3206">The handler can be placed in a nonconforming code segment with privilege level 0. This handler would always </span>
<span id="t1y_3206" class="t s3_3206">run, regardless of the CPL that the interrupted program or task is running at. </span>
<span id="t1z_3206" class="t s9_3206">5. </span><span id="t20_3206" class="t s9_3206">This check is not performed by execution of the INT1 instruction (opcode F1); it would be performed by execution of INT 1 (opcode </span>
<span id="t21_3206" class="t s9_3206">CD 01). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
