(ns systemverilog.datatype-test
  (:require [clojure.test :refer [deftest is testing]]
            [systemverilog.datatype :as datatype]))

(deftest type-classification-and-signal-construction
  (testing "logic/reg/wire are 4-state; bit/int/byte are 2-state"
    (is (datatype/four-state? :logic))
    (is (datatype/four-state? :wire))
    (is (not (datatype/four-state? :bit)))
    (is (datatype/two-state? :bit))
    (is (datatype/two-state? :int))
    (is (not (datatype/two-state? :logic))))
  (testing "signal defaults signed? to false, or takes it explicitly"
    (is (= {:name :counter :type :logic :width 8 :signed? false}
           (datatype/signal :counter :logic 8)))
    (is (= {:name :offset :type :int :width 32 :signed? true}
           (datatype/signal :offset :int 32 true)))))

(deftest packed-width-sums-struct-fields-and-maxes-union-members
  (testing "a packed struct's width is the sum of its field widths"
    (is (= 25 (datatype/packed-width
               (datatype/packed-agg :struct
                                     [{:name :opcode :type :logic :width 8}
                                      {:name :operand :type :logic :width 16}
                                      {:name :flag :type :bit :width 1}])))))
  (testing "a packed union's width is its widest member (bits overlay)"
    (is (= 32 (datatype/packed-width
               (datatype/packed-agg :union
                                     [{:name :as-byte :type :bit :width 8}
                                      {:name :as-word :type :logic :width 32}])))))
  (testing "an aggregate with no fields has zero width"
    (is (= 0 (datatype/packed-width (datatype/packed-agg :struct []))))))
