<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>bd_sys_sp_rd_lvds_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>SP</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SuperMario" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SuperMario_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_MOSI_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_MOSI_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_CLK_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_NRST_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_NRST_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_NRST_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_NRST_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_DIN_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_DIN_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_DIN_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_DIN_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_DOUT_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_DOUT_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_DOUT_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_DOUT_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_UPDATE_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_UPDATE_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_UPDATE_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_UPDATE_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_EOF_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_EOF_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_EOF_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_EOF_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_CS_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_CS_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_CS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_CS_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_MISO_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_MISO_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_MISO_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_MISO_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_SPI_MOSI_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_SPI_MOSI_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SP_CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SP_CLK_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DATA_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FIFO_WR" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FIFO_WR_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dout_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>wr_en</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dout_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>sp_rd_lvds</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:279a8c05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:279a8c05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_sys_sp_rd_lvds_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:279a8c05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>sp_rd_lvds</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03cfed9c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>bd_sys_sp_rd_lvds_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03cfed9c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>sp_rd_lvds</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:41:33 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:279a8c05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Mar 01 16:43:27 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:279a8c05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nrst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>debug</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_CLK_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_CLK_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_NRST_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_NRST_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_DIN_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_DIN_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_DOUT_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_DOUT_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_UPDATE_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_UPDATE_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_EOF_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_EOF_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_CS_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_CS_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_MISO_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_MISO_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_MOSI_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SP_SPI_MOSI_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sp_rd.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sp_rd.srcs/sources_1/ip/ila_sp_rd/ila_sp_rd.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/sp_rd.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/chip/src/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/sp_rd_lvds.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/bd_sys_sp_rd_lvds_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sp_rd.srcs/sources_1/ip/ila_sp_rd/ila_sp_rd.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/sp_rd.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/chip/src/spi.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3895/src/sp_rd_lvds.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/bd_sys_sp_rd_lvds_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sp_rd.srcs/sources_1/ip/ila_sp_rd/ila_sp_rd.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd_sys_sp_rd_lvds_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_sp_rd_lvds_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_sp_rd_lvds_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_sp_rd_lvds_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd_sys_sp_rd_lvds_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>sp_rd_lvds_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bd_sys_sp_rd_lvds_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>sp_rd_lvds_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57051275_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304b9954_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc3840_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fad43ea_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f418796_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e11139_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54166770_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa63d1a_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df8c429_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e2189_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3589501c_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d6bf_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591110e4_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fab78e_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96aed9d_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f06a0a_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333adbd4_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae4fea3_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62810e54_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e209dd4_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fc9f02_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e40c6f_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64454dc1_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a347b_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cacded0_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9c819f_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbdeba7_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2bb0c8_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de9217b_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e79d322_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c36f11_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1fe33f_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bd1fcc_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f013e2_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbc9203_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de59a11_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a65529b_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b96d68_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7040ac58_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8dcd94_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b136a6_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e48ffa4_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7386d0f8_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e27ea7_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b44f236_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a34d170_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f4ffac_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311562b3_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8fcb21_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ae6355_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c1d6a9_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e582664_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abaf79f_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1dceb1_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7fb7fa_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2349f349_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7125db8e_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58362feb_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7de6fa_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ea521e_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d301d2_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea62a21_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e25263c_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7231f0e6_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1057d6c6_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64639b38_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a768000_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594b3d1b_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a47c5b2_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bc716a_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500aa9b_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ef3d04_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ee0cd8_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376578f8_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1729e8ee_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74343a23_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5c1277_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb5006d_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a821875_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a28d20_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7c1921_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b28c9c9_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476af1a0_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c11dd6_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663cfb45_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370aed36_ARCHIVE_LOCATION">f:/SuperMario/fpga/sp_rd</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bc3de628"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b0ca9334"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a9eb2dc6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="77e91cd6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
