{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473824570242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473824570248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 23:42:49 2016 " "Processing started: Tue Sep 13 23:42:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473824570248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824570248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sxrRISC621 -c sxrRISC621 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824570248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473824572446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473824572447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621 " "Found entity 1: sxrRISC621" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824599378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824599378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621_rom " "Found entity 1: sxrRISC621_rom" {  } { { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824599382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824599382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621_ram " "Found entity 1: sxrRISC621_ram" {  } { { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824599384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824599384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621_mult " "Found entity 1: sxrRISC621_mult" {  } { { "sxrRISC621_mult.v" "" { Text "D:/sxrRISC621/sxrRISC621_mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824599387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824599387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621_div.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621_div " "Found entity 1: sxrRISC621_div" {  } { { "sxrRISC621_div.v" "" { Text "D:/sxrRISC621/sxrRISC621_div.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824599389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824599389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sxrRISC621 " "Elaborating entity \"sxrRISC621\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473824599513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(152) " "Verilog HDL assignment warning at sxrRISC621.v(152): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599527 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(173) " "Verilog HDL assignment warning at sxrRISC621.v(173): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599529 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(184) " "Verilog HDL assignment warning at sxrRISC621.v(184): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599530 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(373) " "Verilog HDL Case Statement warning at sxrRISC621.v(373): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 373 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599536 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(395) " "Verilog HDL Case Statement warning at sxrRISC621.v(395): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 395 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599537 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(417) " "Verilog HDL Case Statement warning at sxrRISC621.v(417): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 417 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599538 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(438) " "Verilog HDL Case Statement warning at sxrRISC621.v(438): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 438 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599539 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(457) " "Verilog HDL Case Statement warning at sxrRISC621.v(457): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 457 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599540 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(478) " "Verilog HDL Case Statement warning at sxrRISC621.v(478): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 478 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599540 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(504) " "Verilog HDL assignment warning at sxrRISC621.v(504): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599541 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(506) " "Verilog HDL assignment warning at sxrRISC621.v(506): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599541 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(508) " "Verilog HDL assignment warning at sxrRISC621.v(508): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599541 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(510) " "Verilog HDL assignment warning at sxrRISC621.v(510): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599541 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(512) " "Verilog HDL assignment warning at sxrRISC621.v(512): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599542 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(514) " "Verilog HDL assignment warning at sxrRISC621.v(514): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473824599542 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(499) " "Verilog HDL Case Statement warning at sxrRISC621.v(499): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 499 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599542 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(520) " "Verilog HDL Case Statement warning at sxrRISC621.v(520): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 520 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473824599543 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Display_pin sxrRISC621.v(7) " "Output port \"Display_pin\" at sxrRISC621.v(7) has no driver" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473824599571 "|sxrRISC621"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxrRISC621_rom sxrRISC621_rom:my_rom " "Elaborating entity \"sxrRISC621_rom\" for hierarchy \"sxrRISC621_rom:my_rom\"" {  } { { "sxrRISC621.v" "my_rom" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824599774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\"" {  } { { "sxrRISC621_rom.v" "altsyncram_component" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824600868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\"" {  } { { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824600926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file my_rom.mif " "Parameter \"init_file\" = \"my_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824600927 ""}  } { { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473824600927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjf1 " "Found entity 1: altsyncram_fjf1" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824601147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824601147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fjf1 sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated " "Elaborating entity \"altsyncram_fjf1\" for hierarchy \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxrRISC621_ram sxrRISC621_ram:my_ram " "Elaborating entity \"sxrRISC621_ram\" for hierarchy \"sxrRISC621_ram:my_ram\"" {  } { { "sxrRISC621.v" "my_ram" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\"" {  } { { "sxrRISC621_ram.v" "altsyncram_component" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\"" {  } { { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824601615 ""}  } { { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473824601615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epl1 " "Found entity 1: altsyncram_epl1" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824601699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824601699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epl1 sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated " "Elaborating entity \"altsyncram_epl1\" for hierarchy \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxrRISC621_mult sxrRISC621_mult:my_mult " "Elaborating entity \"sxrRISC621_mult\" for hierarchy \"sxrRISC621_mult:my_mult\"" {  } { { "sxrRISC621.v" "my_mult" { Text "D:/sxrRISC621/sxrRISC621.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component\"" {  } { { "sxrRISC621_mult.v" "lpm_mult_component" { Text "D:/sxrRISC621/sxrRISC621_mult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824601977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component\"" {  } { { "sxrRISC621_mult.v" "" { Text "D:/sxrRISC621/sxrRISC621_mult.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 13 " "Parameter \"lpm_widthp\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602006 ""}  } { { "sxrRISC621_mult.v" "" { Text "D:/sxrRISC621/sxrRISC621_mult.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473824602006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u0n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u0n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u0n " "Found entity 1: mult_u0n" {  } { { "db/mult_u0n.v" "" { Text "D:/sxrRISC621/db/mult_u0n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824602110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824602110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_u0n sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component\|mult_u0n:auto_generated " "Elaborating entity \"mult_u0n\" for hierarchy \"sxrRISC621_mult:my_mult\|lpm_mult:lpm_mult_component\|mult_u0n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxrRISC621_div sxrRISC621_div:my_div " "Elaborating entity \"sxrRISC621_div\" for hierarchy \"sxrRISC621_div:my_div\"" {  } { { "sxrRISC621.v" "my_div" { Text "D:/sxrRISC621/sxrRISC621.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "sxrRISC621_div.v" "LPM_DIVIDE_component" { Text "D:/sxrRISC621/sxrRISC621_div.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "sxrRISC621_div.v" "" { Text "D:/sxrRISC621/sxrRISC621_div.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 12 " "Parameter \"lpm_widthd\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 12 " "Parameter \"lpm_widthn\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473824602637 ""}  } { { "sxrRISC621_div.v" "" { Text "D:/sxrRISC621/sxrRISC621_div.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473824602637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f5s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f5s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f5s " "Found entity 1: lpm_divide_f5s" {  } { { "db/lpm_divide_f5s.tdf" "" { Text "D:/sxrRISC621/db/lpm_divide_f5s.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824602741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824602741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_f5s sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated " "Elaborating entity \"lpm_divide_f5s\" for hierarchy \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "D:/sxrRISC621/db/abs_divider_0dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824602768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824602768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_0dg sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider " "Elaborating entity \"abs_divider_0dg\" for hierarchy \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\"" {  } { { "db/lpm_divide_f5s.tdf" "divider" { Text "D:/sxrRISC621/db/lpm_divide_f5s.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/sxrRISC621/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824602821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824602821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_g2f sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|alt_u_div_g2f:divider " "Elaborating entity \"alt_u_div_g2f\" for hierarchy \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|alt_u_div_g2f:divider\"" {  } { { "db/abs_divider_0dg.tdf" "divider" { Text "D:/sxrRISC621/db/abs_divider_0dg.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2p9 " "Found entity 1: lpm_abs_2p9" {  } { { "db/lpm_abs_2p9.tdf" "" { Text "D:/sxrRISC621/db/lpm_abs_2p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473824602889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824602889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_2p9 sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|lpm_abs_2p9:my_abs_den " "Elaborating entity \"lpm_abs_2p9\" for hierarchy \"sxrRISC621_div:my_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|lpm_abs_2p9:my_abs_den\"" {  } { { "db/abs_divider_0dg.tdf" "my_abs_den" { Text "D:/sxrRISC621/db/abs_divider_0dg.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824602890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[0\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[1\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[2\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[3\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[4\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[5\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[6\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[7\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[8\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[9\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[10\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[11\] " "Synthesized away node \"sxrRISC621_ram:my_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_epl1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_ram.v" "" { Text "D:/sxrRISC621/sxrRISC621_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[0\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[1\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[2\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[3\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[4\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[5\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[6\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[7\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[8\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[9\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[10\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[11\] " "Synthesized away node \"sxrRISC621_rom:my_rom\|altsyncram:altsyncram_component\|altsyncram_fjf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_fjf1.tdf" "" { Text "D:/sxrRISC621/db/altsyncram_fjf1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sxrRISC621_rom.v" "" { Text "D:/sxrRISC621/sxrRISC621_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824603538 "|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_fjf1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1473824603538 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1473824603538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[0\] GND " "Pin \"Display_pin\[0\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[1\] GND " "Pin \"Display_pin\[1\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[2\] GND " "Pin \"Display_pin\[2\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[3\] GND " "Pin \"Display_pin\[3\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[4\] GND " "Pin \"Display_pin\[4\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[5\] GND " "Pin \"Display_pin\[5\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[6\] GND " "Pin \"Display_pin\[6\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[7\] GND " "Pin \"Display_pin\[7\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473824604689 "|sxrRISC621|Display_pin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473824604689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "295 " "295 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1473824605289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473824606299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473824606299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[0\] " "No output dependent on input pin \"SW_pin\[0\]\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|SW_pin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[1\] " "No output dependent on input pin \"SW_pin\[1\]\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|SW_pin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[2\] " "No output dependent on input pin \"SW_pin\[2\]\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|SW_pin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[3\] " "No output dependent on input pin \"SW_pin\[3\]\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|SW_pin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[4\] " "No output dependent on input pin \"SW_pin\[4\]\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|SW_pin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn_pin " "No output dependent on input pin \"Resetn_pin\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|Resetn_pin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_pin " "No output dependent on input pin \"Clock_pin\"" {  } { { "sxrRISC621.v" "" { Text "D:/sxrRISC621/sxrRISC621.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473824606675 "|sxrRISC621|Clock_pin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473824606675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473824606677 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473824606677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473824606677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473824606760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 23:43:26 2016 " "Processing ended: Tue Sep 13 23:43:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473824606760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473824606760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473824606760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473824606760 ""}
