{
  "name": "core::core_arch::aarch64::neon::generated::vcopyq_lane_u16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:5361:1: 5364:16",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcopyq_lane_u16(_1: core_arch::arm_shared::neon::uint16x8_t, _2: core_arch::arm_shared::neon::uint16x4_t) -> core_arch::arm_shared::neon::uint16x8_t {\n    let mut _0: core_arch::arm_shared::neon::uint16x8_t;\n    let  _3: core_arch::arm_shared::neon::uint16x8_t;\n    let mut _4: i32;\n    let mut _5: !;\n    debug a => _1;\n    debug b => _2;\n    debug b => _3;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x4_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_2, _2, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#2}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = BitAnd(LANE1, 7_i32);\n        switchInt(_4) -> [0: bb10, 1: bb9, 2: bb8, 3: bb7, 4: bb6, 5: bb5, 6: bb4, 7: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _5 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#10}) -> [return: bb18, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#9}) -> [return: bb17, unwind unreachable];\n    }\n    bb5: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#8}) -> [return: bb16, unwind unreachable];\n    }\n    bb6: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#7}) -> [return: bb15, unwind unreachable];\n    }\n    bb7: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#6}) -> [return: bb14, unwind unreachable];\n    }\n    bb8: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#5}) -> [return: bb13, unwind unreachable];\n    }\n    bb9: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#4}) -> [return: bb12, unwind unreachable];\n    }\n    bb10: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::uint16x8_t, core_arch::macros::SimdShuffleIdx<8>, core_arch::arm_shared::neon::uint16x8_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_u16::<LANE1, LANE2>::{constant#3}) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        goto -> bb19;\n    }\n    bb12: {\n        goto -> bb19;\n    }\n    bb13: {\n        goto -> bb19;\n    }\n    bb14: {\n        goto -> bb19;\n    }\n    bb15: {\n        goto -> bb19;\n    }\n    bb16: {\n        goto -> bb19;\n    }\n    bb17: {\n        goto -> bb19;\n    }\n    bb18: {\n        goto -> bb19;\n    }\n    bb19: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}