// Seed: 1319099916
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri0 id_2
    , id_18,
    input tri1 id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wor id_12,
    output wor id_13,
    output tri0 id_14,
    output supply0 id_15,
    output tri id_16
);
  assign id_13 = id_4;
  wire id_19;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  wire  id_9,
    input  wor   id_10
);
  wire id_12;
  module_0(
      id_10,
      id_6,
      id_8,
      id_5,
      id_1,
      id_5,
      id_5,
      id_7,
      id_1,
      id_0,
      id_0,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
