
Sam4sxpro_WINC1500_AP_SCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000045e0  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004045e0  004045e0  0000c5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  004045e8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00012ce4  20000884  00404e6c  00010884  2**2
                  ALLOC
  4 .stack        00003000  20013568  00417b50  00010884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b6b5  00000000  00000000  00010909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f82  00000000  00000000  0001bfbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000472f  00000000  00000000  0001df40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009b0  00000000  00000000  0002266f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008b0  00000000  00000000  0002301f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004c59  00000000  00000000  000238cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b7a5  00000000  00000000  00028528  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051d2b  00000000  00000000  00033ccd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002144  00000000  00000000  000859f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20016568 	.word	0x20016568
  400004:	00400b95 	.word	0x00400b95
  400008:	00400b91 	.word	0x00400b91
  40000c:	00400b91 	.word	0x00400b91
  400010:	00400b91 	.word	0x00400b91
  400014:	00400b91 	.word	0x00400b91
  400018:	00400b91 	.word	0x00400b91
	...
  40002c:	00400b91 	.word	0x00400b91
  400030:	00400b91 	.word	0x00400b91
  400034:	00000000 	.word	0x00000000
  400038:	00400b91 	.word	0x00400b91
  40003c:	00400b91 	.word	0x00400b91
  400040:	00400b91 	.word	0x00400b91
  400044:	00400b91 	.word	0x00400b91
  400048:	00400b91 	.word	0x00400b91
  40004c:	00400b91 	.word	0x00400b91
  400050:	00400b91 	.word	0x00400b91
  400054:	00400b91 	.word	0x00400b91
  400058:	00400b91 	.word	0x00400b91
  40005c:	00400b91 	.word	0x00400b91
  400060:	00400b91 	.word	0x00400b91
  400064:	00400b91 	.word	0x00400b91
  400068:	00000000 	.word	0x00000000
  40006c:	00400755 	.word	0x00400755
  400070:	00400769 	.word	0x00400769
  400074:	0040077d 	.word	0x0040077d
  400078:	00400b91 	.word	0x00400b91
  40007c:	00400b91 	.word	0x00400b91
	...
  400088:	00400b91 	.word	0x00400b91
  40008c:	00400b91 	.word	0x00400b91
  400090:	00400b91 	.word	0x00400b91
  400094:	00400b91 	.word	0x00400b91
  400098:	00400b91 	.word	0x00400b91
  40009c:	00400b91 	.word	0x00400b91
  4000a0:	00400b91 	.word	0x00400b91
  4000a4:	00400b91 	.word	0x00400b91
  4000a8:	00400b91 	.word	0x00400b91
  4000ac:	00400b91 	.word	0x00400b91
  4000b0:	00400b91 	.word	0x00400b91
  4000b4:	00400b91 	.word	0x00400b91
  4000b8:	00400b91 	.word	0x00400b91
  4000bc:	00400b91 	.word	0x00400b91
  4000c0:	00400b91 	.word	0x00400b91
  4000c4:	00400b91 	.word	0x00400b91
  4000c8:	00400b91 	.word	0x00400b91

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004045e8 	.word	0x004045e8

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004045e8 	.word	0x004045e8
  40011c:	20000888 	.word	0x20000888
  400120:	004045e8 	.word	0x004045e8
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00400d59 	.word	0x00400d59
  40016c:	004007f9 	.word	0x004007f9
  400170:	0040084d 	.word	0x0040084d
  400174:	0040085d 	.word	0x0040085d
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	0040086d 	.word	0x0040086d
  400184:	00400791 	.word	0x00400791
  400188:	00400c45 	.word	0x00400c45

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	2000095c 	.word	0x2000095c
  4001c4:	20000954 	.word	0x20000954

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000958 	.word	0x20000958
  400214:	2000095c 	.word	0x2000095c

00400218 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  400218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  40021a:	4841      	ldr	r0, [pc, #260]	; (400320 <board_init+0x108>)
  40021c:	4b41      	ldr	r3, [pc, #260]	; (400324 <board_init+0x10c>)
  40021e:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400220:	200b      	movs	r0, #11
  400222:	4c41      	ldr	r4, [pc, #260]	; (400328 <board_init+0x110>)
  400224:	47a0      	blx	r4
  400226:	200c      	movs	r0, #12
  400228:	47a0      	blx	r4
  40022a:	200d      	movs	r0, #13
  40022c:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40022e:	4b3f      	ldr	r3, [pc, #252]	; (40032c <board_init+0x114>)
  400230:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400234:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400236:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400238:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40023c:	4c3c      	ldr	r4, [pc, #240]	; (400330 <board_init+0x118>)
  40023e:	2604      	movs	r6, #4
  400240:	6166      	str	r6, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400242:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400246:	6666      	str	r6, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400248:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40024c:	6566      	str	r6, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40024e:	6266      	str	r6, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400250:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400254:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400256:	f022 0204 	bic.w	r2, r2, #4
  40025a:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40025c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40025e:	f022 0204 	bic.w	r2, r2, #4
  400262:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400264:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400268:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40026a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40026c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400270:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400274:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400276:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400278:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40027c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400280:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400282:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400284:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  400288:	482a      	ldr	r0, [pc, #168]	; (400334 <board_init+0x11c>)
  40028a:	210c      	movs	r1, #12
  40028c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400290:	4b29      	ldr	r3, [pc, #164]	; (400338 <board_init+0x120>)
  400292:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400294:	4f29      	ldr	r7, [pc, #164]	; (40033c <board_init+0x124>)
  400296:	2003      	movs	r0, #3
  400298:	4639      	mov	r1, r7
  40029a:	4d29      	ldr	r5, [pc, #164]	; (400340 <board_init+0x128>)
  40029c:	47a8      	blx	r5
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40029e:	4630      	mov	r0, r6
  4002a0:	4639      	mov	r1, r7
  4002a2:	47a8      	blx	r5
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4002a4:	200c      	movs	r0, #12
  4002a6:	4639      	mov	r1, r7
  4002a8:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002aa:	200d      	movs	r0, #13
  4002ac:	4639      	mov	r1, r7
  4002ae:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002b0:	200e      	movs	r0, #14
  4002b2:	4639      	mov	r1, r7
  4002b4:	47a8      	blx	r5
	 * Depending on the application requirements, the default PIN may not be available.
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */
#ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002b6:	200b      	movs	r0, #11
  4002b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002bc:	47a8      	blx	r5
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4002be:	6666      	str	r6, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4002c0:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4002c4:	6566      	str	r6, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4002c6:	6266      	str	r6, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4002c8:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4002cc:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4002ce:	f023 0304 	bic.w	r3, r3, #4
  4002d2:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4002d4:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4002d6:	f023 0304 	bic.w	r3, r3, #4
  4002da:	6763      	str	r3, [r4, #116]	; 0x74
#endif  

	//gpio_configure_pin(OV_SW_OVT_GPIO, OV_SW_OVT_FLAGS);
	//gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
	//gpio_configure_pin(OV_FSIN_GPIO, OV_FSIN_FLAGS);
	gpio_configure_pin(PIO_PA16_IDX, (PIO_INPUT | PIO_DEFAULT | PIO_IT_RISE_EDGE) );
  4002dc:	4c19      	ldr	r4, [pc, #100]	; (400344 <board_init+0x12c>)
  4002de:	2010      	movs	r0, #16
  4002e0:	4621      	mov	r1, r4
  4002e2:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA15_IDX, (PIO_INPUT | PIO_DEFAULT | PIO_IT_RISE_EDGE) );
  4002e4:	200f      	movs	r0, #15
  4002e6:	4621      	mov	r1, r4
  4002e8:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA24_IDX, (PIO_INPUT | PIO_PULLUP) );
  4002ea:	3c6f      	subs	r4, #111	; 0x6f
  4002ec:	2018      	movs	r0, #24
  4002ee:	4621      	mov	r1, r4
  4002f0:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA25_IDX, (PIO_INPUT | PIO_PULLUP) );
  4002f2:	2019      	movs	r0, #25
  4002f4:	4621      	mov	r1, r4
  4002f6:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA26_IDX, (PIO_INPUT | PIO_PULLUP) );
  4002f8:	201a      	movs	r0, #26
  4002fa:	4621      	mov	r1, r4
  4002fc:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA27_IDX, (PIO_INPUT | PIO_PULLUP) );
  4002fe:	201b      	movs	r0, #27
  400300:	4621      	mov	r1, r4
  400302:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA28_IDX, (PIO_INPUT | PIO_PULLUP) );
  400304:	201c      	movs	r0, #28
  400306:	4621      	mov	r1, r4
  400308:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA29_IDX, (PIO_INPUT | PIO_PULLUP) );
  40030a:	201d      	movs	r0, #29
  40030c:	4621      	mov	r1, r4
  40030e:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA30_IDX, (PIO_INPUT | PIO_PULLUP) );
  400310:	201e      	movs	r0, #30
  400312:	4621      	mov	r1, r4
  400314:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA31_IDX, (PIO_INPUT | PIO_PULLUP) );
  400316:	201f      	movs	r0, #31
  400318:	4621      	mov	r1, r4
  40031a:	47a8      	blx	r5
  40031c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40031e:	bf00      	nop
  400320:	400e1450 	.word	0x400e1450
  400324:	00400b89 	.word	0x00400b89
  400328:	0040087d 	.word	0x0040087d
  40032c:	400e1200 	.word	0x400e1200
  400330:	400e0e00 	.word	0x400e0e00
  400334:	400e1000 	.word	0x400e1000
  400338:	004005a1 	.word	0x004005a1
  40033c:	08000001 	.word	0x08000001
  400340:	0040047d 	.word	0x0040047d
  400344:	28000070 	.word	0x28000070

00400348 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400348:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40034a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40034e:	d02f      	beq.n	4003b0 <pio_set_peripheral+0x68>
  400350:	d807      	bhi.n	400362 <pio_set_peripheral+0x1a>
  400352:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400356:	d014      	beq.n	400382 <pio_set_peripheral+0x3a>
  400358:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40035c:	d01e      	beq.n	40039c <pio_set_peripheral+0x54>
  40035e:	b939      	cbnz	r1, 400370 <pio_set_peripheral+0x28>
  400360:	4770      	bx	lr
  400362:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400366:	d037      	beq.n	4003d8 <pio_set_peripheral+0x90>
  400368:	d804      	bhi.n	400374 <pio_set_peripheral+0x2c>
  40036a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40036e:	d029      	beq.n	4003c4 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400370:	6042      	str	r2, [r0, #4]
  400372:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400374:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400378:	d02e      	beq.n	4003d8 <pio_set_peripheral+0x90>
  40037a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40037e:	d02b      	beq.n	4003d8 <pio_set_peripheral+0x90>
  400380:	e7f6      	b.n	400370 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400382:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400384:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400386:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400388:	43d3      	mvns	r3, r2
  40038a:	4021      	ands	r1, r4
  40038c:	4019      	ands	r1, r3
  40038e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400390:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400392:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400394:	4021      	ands	r1, r4
  400396:	400b      	ands	r3, r1
  400398:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40039a:	e01a      	b.n	4003d2 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40039c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40039e:	4313      	orrs	r3, r2
  4003a0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003a2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4003a4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4003a6:	400b      	ands	r3, r1
  4003a8:	ea23 0302 	bic.w	r3, r3, r2
  4003ac:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003ae:	e7df      	b.n	400370 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4003b2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4003b4:	400b      	ands	r3, r1
  4003b6:	ea23 0302 	bic.w	r3, r3, r2
  4003ba:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003bc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003be:	4313      	orrs	r3, r2
  4003c0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003c2:	e7d5      	b.n	400370 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003c4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003c6:	4313      	orrs	r3, r2
  4003c8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003ca:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003cc:	4313      	orrs	r3, r2
  4003ce:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003d0:	e7ce      	b.n	400370 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4003d2:	6042      	str	r2, [r0, #4]
}
  4003d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003d8:	4770      	bx	lr
  4003da:	bf00      	nop

004003dc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003dc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003de:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4003e2:	bf14      	ite	ne
  4003e4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003e6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4003e8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4003ec:	bf14      	ite	ne
  4003ee:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4003f0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4003f2:	f012 0f02 	tst.w	r2, #2
  4003f6:	d002      	beq.n	4003fe <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4003f8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003fc:	e004      	b.n	400408 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4003fe:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400402:	bf18      	it	ne
  400404:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400408:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40040a:	6001      	str	r1, [r0, #0]
  40040c:	4770      	bx	lr
  40040e:	bf00      	nop

00400410 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400410:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400412:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400414:	9c01      	ldr	r4, [sp, #4]
  400416:	b10c      	cbz	r4, 40041c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400418:	6641      	str	r1, [r0, #100]	; 0x64
  40041a:	e000      	b.n	40041e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40041c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40041e:	b10b      	cbz	r3, 400424 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400420:	6501      	str	r1, [r0, #80]	; 0x50
  400422:	e000      	b.n	400426 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400424:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400426:	b10a      	cbz	r2, 40042c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400428:	6301      	str	r1, [r0, #48]	; 0x30
  40042a:	e000      	b.n	40042e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40042c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40042e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400430:	6001      	str	r1, [r0, #0]
}
  400432:	f85d 4b04 	ldr.w	r4, [sp], #4
  400436:	4770      	bx	lr

00400438 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400438:	f012 0f10 	tst.w	r2, #16
  40043c:	d010      	beq.n	400460 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40043e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400442:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400446:	bf14      	ite	ne
  400448:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40044c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400450:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400454:	bf14      	ite	ne
  400456:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40045a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40045e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400460:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400464:	4770      	bx	lr
  400466:	bf00      	nop

00400468 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400468:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40046a:	6401      	str	r1, [r0, #64]	; 0x40
  40046c:	4770      	bx	lr
  40046e:	bf00      	nop

00400470 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400470:	6441      	str	r1, [r0, #68]	; 0x44
  400472:	4770      	bx	lr

00400474 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400474:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400476:	4770      	bx	lr

00400478 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400478:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40047a:	4770      	bx	lr

0040047c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40047c:	b570      	push	{r4, r5, r6, lr}
  40047e:	b082      	sub	sp, #8
  400480:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400482:	0943      	lsrs	r3, r0, #5
  400484:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400488:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40048c:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40048e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400492:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400496:	d047      	beq.n	400528 <pio_configure_pin+0xac>
  400498:	d809      	bhi.n	4004ae <pio_configure_pin+0x32>
  40049a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40049e:	d021      	beq.n	4004e4 <pio_configure_pin+0x68>
  4004a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004a4:	d02f      	beq.n	400506 <pio_configure_pin+0x8a>
  4004a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004aa:	d16f      	bne.n	40058c <pio_configure_pin+0x110>
  4004ac:	e009      	b.n	4004c2 <pio_configure_pin+0x46>
  4004ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004b2:	d055      	beq.n	400560 <pio_configure_pin+0xe4>
  4004b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004b8:	d052      	beq.n	400560 <pio_configure_pin+0xe4>
  4004ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004be:	d044      	beq.n	40054a <pio_configure_pin+0xce>
  4004c0:	e064      	b.n	40058c <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4004c2:	f000 001f 	and.w	r0, r0, #31
  4004c6:	2601      	movs	r6, #1
  4004c8:	4086      	lsls	r6, r0
  4004ca:	4620      	mov	r0, r4
  4004cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004d0:	4632      	mov	r2, r6
  4004d2:	4b30      	ldr	r3, [pc, #192]	; (400594 <pio_configure_pin+0x118>)
  4004d4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004d6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004da:	bf14      	ite	ne
  4004dc:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004de:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004e0:	2001      	movs	r0, #1
  4004e2:	e054      	b.n	40058e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4004e4:	f000 001f 	and.w	r0, r0, #31
  4004e8:	2601      	movs	r6, #1
  4004ea:	4086      	lsls	r6, r0
  4004ec:	4620      	mov	r0, r4
  4004ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004f2:	4632      	mov	r2, r6
  4004f4:	4b27      	ldr	r3, [pc, #156]	; (400594 <pio_configure_pin+0x118>)
  4004f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004fc:	bf14      	ite	ne
  4004fe:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400500:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400502:	2001      	movs	r0, #1
  400504:	e043      	b.n	40058e <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400506:	f000 001f 	and.w	r0, r0, #31
  40050a:	2601      	movs	r6, #1
  40050c:	4086      	lsls	r6, r0
  40050e:	4620      	mov	r0, r4
  400510:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400514:	4632      	mov	r2, r6
  400516:	4b1f      	ldr	r3, [pc, #124]	; (400594 <pio_configure_pin+0x118>)
  400518:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40051a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40051e:	bf14      	ite	ne
  400520:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400522:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400524:	2001      	movs	r0, #1
  400526:	e032      	b.n	40058e <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400528:	f000 001f 	and.w	r0, r0, #31
  40052c:	2601      	movs	r6, #1
  40052e:	4086      	lsls	r6, r0
  400530:	4620      	mov	r0, r4
  400532:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400536:	4632      	mov	r2, r6
  400538:	4b16      	ldr	r3, [pc, #88]	; (400594 <pio_configure_pin+0x118>)
  40053a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40053c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400540:	bf14      	ite	ne
  400542:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400544:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400546:	2001      	movs	r0, #1
  400548:	e021      	b.n	40058e <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40054a:	f000 031f 	and.w	r3, r0, #31
  40054e:	2601      	movs	r6, #1
  400550:	4620      	mov	r0, r4
  400552:	fa06 f103 	lsl.w	r1, r6, r3
  400556:	462a      	mov	r2, r5
  400558:	4b0f      	ldr	r3, [pc, #60]	; (400598 <pio_configure_pin+0x11c>)
  40055a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40055c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40055e:	e016      	b.n	40058e <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400560:	f000 031f 	and.w	r3, r0, #31
  400564:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400566:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40056a:	ea05 0106 	and.w	r1, r5, r6
  40056e:	9100      	str	r1, [sp, #0]
  400570:	4620      	mov	r0, r4
  400572:	fa06 f103 	lsl.w	r1, r6, r3
  400576:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40057a:	bf14      	ite	ne
  40057c:	2200      	movne	r2, #0
  40057e:	2201      	moveq	r2, #1
  400580:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400584:	4c05      	ldr	r4, [pc, #20]	; (40059c <pio_configure_pin+0x120>)
  400586:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400588:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40058a:	e000      	b.n	40058e <pio_configure_pin+0x112>

	default:
		return 0;
  40058c:	2000      	movs	r0, #0
	}

	return 1;
}
  40058e:	b002      	add	sp, #8
  400590:	bd70      	pop	{r4, r5, r6, pc}
  400592:	bf00      	nop
  400594:	00400349 	.word	0x00400349
  400598:	004003dd 	.word	0x004003dd
  40059c:	00400411 	.word	0x00400411

004005a0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4005a0:	b570      	push	{r4, r5, r6, lr}
  4005a2:	b082      	sub	sp, #8
  4005a4:	4606      	mov	r6, r0
  4005a6:	460d      	mov	r5, r1
  4005a8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4005aa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4005ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005b2:	d038      	beq.n	400626 <pio_configure_pin_group+0x86>
  4005b4:	d809      	bhi.n	4005ca <pio_configure_pin_group+0x2a>
  4005b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005ba:	d01c      	beq.n	4005f6 <pio_configure_pin_group+0x56>
  4005bc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005c0:	d025      	beq.n	40060e <pio_configure_pin_group+0x6e>
  4005c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005c6:	d150      	bne.n	40066a <pio_configure_pin_group+0xca>
  4005c8:	e009      	b.n	4005de <pio_configure_pin_group+0x3e>
  4005ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005ce:	d03a      	beq.n	400646 <pio_configure_pin_group+0xa6>
  4005d0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005d4:	d037      	beq.n	400646 <pio_configure_pin_group+0xa6>
  4005d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005da:	d030      	beq.n	40063e <pio_configure_pin_group+0x9e>
  4005dc:	e045      	b.n	40066a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4005de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005e2:	462a      	mov	r2, r5
  4005e4:	4b22      	ldr	r3, [pc, #136]	; (400670 <pio_configure_pin_group+0xd0>)
  4005e6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005ec:	bf14      	ite	ne
  4005ee:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f0:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4005f2:	2001      	movs	r0, #1
  4005f4:	e03a      	b.n	40066c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4005f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005fa:	462a      	mov	r2, r5
  4005fc:	4b1c      	ldr	r3, [pc, #112]	; (400670 <pio_configure_pin_group+0xd0>)
  4005fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400600:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400604:	bf14      	ite	ne
  400606:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400608:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40060a:	2001      	movs	r0, #1
  40060c:	e02e      	b.n	40066c <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40060e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400612:	462a      	mov	r2, r5
  400614:	4b16      	ldr	r3, [pc, #88]	; (400670 <pio_configure_pin_group+0xd0>)
  400616:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400618:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40061c:	bf14      	ite	ne
  40061e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400620:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400622:	2001      	movs	r0, #1
  400624:	e022      	b.n	40066c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400626:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40062a:	462a      	mov	r2, r5
  40062c:	4b10      	ldr	r3, [pc, #64]	; (400670 <pio_configure_pin_group+0xd0>)
  40062e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400630:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400634:	bf14      	ite	ne
  400636:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400638:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40063a:	2001      	movs	r0, #1
  40063c:	e016      	b.n	40066c <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40063e:	4b0d      	ldr	r3, [pc, #52]	; (400674 <pio_configure_pin_group+0xd4>)
  400640:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400642:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400644:	e012      	b.n	40066c <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400646:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40064a:	f004 0301 	and.w	r3, r4, #1
  40064e:	9300      	str	r3, [sp, #0]
  400650:	4630      	mov	r0, r6
  400652:	4629      	mov	r1, r5
  400654:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400658:	bf14      	ite	ne
  40065a:	2200      	movne	r2, #0
  40065c:	2201      	moveq	r2, #1
  40065e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400662:	4c05      	ldr	r4, [pc, #20]	; (400678 <pio_configure_pin_group+0xd8>)
  400664:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400666:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400668:	e000      	b.n	40066c <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40066a:	2000      	movs	r0, #0
	}

	return 1;
}
  40066c:	b002      	add	sp, #8
  40066e:	bd70      	pop	{r4, r5, r6, pc}
  400670:	00400349 	.word	0x00400349
  400674:	004003dd 	.word	0x004003dd
  400678:	00400411 	.word	0x00400411

0040067c <pio_capture_enable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  40067c:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  400680:	f043 0301 	orr.w	r3, r3, #1
  400684:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = true;
  400688:	2201      	movs	r2, #1
  40068a:	4b01      	ldr	r3, [pc, #4]	; (400690 <pio_capture_enable+0x14>)
  40068c:	601a      	str	r2, [r3, #0]
  40068e:	4770      	bx	lr
  400690:	20000960 	.word	0x20000960

00400694 <pio_capture_disable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  400694:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  400698:	f023 0301 	bic.w	r3, r3, #1
  40069c:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = false;
  4006a0:	2200      	movs	r2, #0
  4006a2:	4b01      	ldr	r3, [pc, #4]	; (4006a8 <pio_capture_disable+0x14>)
  4006a4:	601a      	str	r2, [r3, #0]
  4006a6:	4770      	bx	lr
  4006a8:	20000960 	.word	0x20000960

004006ac <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4006ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006b0:	4681      	mov	r9, r0
  4006b2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4006b4:	4b12      	ldr	r3, [pc, #72]	; (400700 <pio_handler_process+0x54>)
  4006b6:	4798      	blx	r3
  4006b8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4006ba:	4648      	mov	r0, r9
  4006bc:	4b11      	ldr	r3, [pc, #68]	; (400704 <pio_handler_process+0x58>)
  4006be:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4006c0:	4005      	ands	r5, r0
  4006c2:	d013      	beq.n	4006ec <pio_handler_process+0x40>
  4006c4:	4c10      	ldr	r4, [pc, #64]	; (400708 <pio_handler_process+0x5c>)
  4006c6:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4006ca:	6823      	ldr	r3, [r4, #0]
  4006cc:	4543      	cmp	r3, r8
  4006ce:	d108      	bne.n	4006e2 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4006d0:	6861      	ldr	r1, [r4, #4]
  4006d2:	4229      	tst	r1, r5
  4006d4:	d005      	beq.n	4006e2 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4006d6:	68e3      	ldr	r3, [r4, #12]
  4006d8:	4640      	mov	r0, r8
  4006da:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4006dc:	6863      	ldr	r3, [r4, #4]
  4006de:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4006e2:	42b4      	cmp	r4, r6
  4006e4:	d002      	beq.n	4006ec <pio_handler_process+0x40>
  4006e6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4006e8:	2d00      	cmp	r5, #0
  4006ea:	d1ee      	bne.n	4006ca <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4006ec:	4b07      	ldr	r3, [pc, #28]	; (40070c <pio_handler_process+0x60>)
  4006ee:	681b      	ldr	r3, [r3, #0]
  4006f0:	b123      	cbz	r3, 4006fc <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4006f2:	4b07      	ldr	r3, [pc, #28]	; (400710 <pio_handler_process+0x64>)
  4006f4:	681b      	ldr	r3, [r3, #0]
  4006f6:	b10b      	cbz	r3, 4006fc <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4006f8:	4648      	mov	r0, r9
  4006fa:	4798      	blx	r3
  4006fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400700:	00400475 	.word	0x00400475
  400704:	00400479 	.word	0x00400479
  400708:	200008a8 	.word	0x200008a8
  40070c:	20000960 	.word	0x20000960
  400710:	200008a4 	.word	0x200008a4

00400714 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400716:	4c0c      	ldr	r4, [pc, #48]	; (400748 <pio_handler_set+0x34>)
  400718:	6824      	ldr	r4, [r4, #0]
  40071a:	2c06      	cmp	r4, #6
  40071c:	d811      	bhi.n	400742 <pio_handler_set+0x2e>
  40071e:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400720:	4f0a      	ldr	r7, [pc, #40]	; (40074c <pio_handler_set+0x38>)
  400722:	0122      	lsls	r2, r4, #4
  400724:	18be      	adds	r6, r7, r2
  400726:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400728:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  40072a:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  40072c:	9a06      	ldr	r2, [sp, #24]
  40072e:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400730:	3401      	adds	r4, #1
  400732:	4a05      	ldr	r2, [pc, #20]	; (400748 <pio_handler_set+0x34>)
  400734:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400736:	4629      	mov	r1, r5
  400738:	461a      	mov	r2, r3
  40073a:	4b05      	ldr	r3, [pc, #20]	; (400750 <pio_handler_set+0x3c>)
  40073c:	4798      	blx	r3

	return 0;
  40073e:	2000      	movs	r0, #0
  400740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400742:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400746:	bf00      	nop
  400748:	200008a0 	.word	0x200008a0
  40074c:	200008a8 	.word	0x200008a8
  400750:	00400439 	.word	0x00400439

00400754 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400754:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400756:	4802      	ldr	r0, [pc, #8]	; (400760 <PIOA_Handler+0xc>)
  400758:	210b      	movs	r1, #11
  40075a:	4b02      	ldr	r3, [pc, #8]	; (400764 <PIOA_Handler+0x10>)
  40075c:	4798      	blx	r3
  40075e:	bd08      	pop	{r3, pc}
  400760:	400e0e00 	.word	0x400e0e00
  400764:	004006ad 	.word	0x004006ad

00400768 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400768:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40076a:	4802      	ldr	r0, [pc, #8]	; (400774 <PIOB_Handler+0xc>)
  40076c:	210c      	movs	r1, #12
  40076e:	4b02      	ldr	r3, [pc, #8]	; (400778 <PIOB_Handler+0x10>)
  400770:	4798      	blx	r3
  400772:	bd08      	pop	{r3, pc}
  400774:	400e1000 	.word	0x400e1000
  400778:	004006ad 	.word	0x004006ad

0040077c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40077c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40077e:	4802      	ldr	r0, [pc, #8]	; (400788 <PIOC_Handler+0xc>)
  400780:	210d      	movs	r1, #13
  400782:	4b02      	ldr	r3, [pc, #8]	; (40078c <PIOC_Handler+0x10>)
  400784:	4798      	blx	r3
  400786:	bd08      	pop	{r3, pc}
  400788:	400e1200 	.word	0x400e1200
  40078c:	004006ad 	.word	0x004006ad

00400790 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400790:	4a18      	ldr	r2, [pc, #96]	; (4007f4 <pmc_switch_mck_to_pllack+0x64>)
  400792:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400798:	4318      	orrs	r0, r3
  40079a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40079c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40079e:	f013 0f08 	tst.w	r3, #8
  4007a2:	d003      	beq.n	4007ac <pmc_switch_mck_to_pllack+0x1c>
  4007a4:	e009      	b.n	4007ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007a6:	3b01      	subs	r3, #1
  4007a8:	d103      	bne.n	4007b2 <pmc_switch_mck_to_pllack+0x22>
  4007aa:	e01e      	b.n	4007ea <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007b0:	4910      	ldr	r1, [pc, #64]	; (4007f4 <pmc_switch_mck_to_pllack+0x64>)
  4007b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007b4:	f012 0f08 	tst.w	r2, #8
  4007b8:	d0f5      	beq.n	4007a6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4007ba:	4a0e      	ldr	r2, [pc, #56]	; (4007f4 <pmc_switch_mck_to_pllack+0x64>)
  4007bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007be:	f023 0303 	bic.w	r3, r3, #3
  4007c2:	f043 0302 	orr.w	r3, r3, #2
  4007c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007c8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4007ca:	f010 0008 	ands.w	r0, r0, #8
  4007ce:	d004      	beq.n	4007da <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4007d0:	2000      	movs	r0, #0
  4007d2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007d4:	3b01      	subs	r3, #1
  4007d6:	d103      	bne.n	4007e0 <pmc_switch_mck_to_pllack+0x50>
  4007d8:	e009      	b.n	4007ee <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007da:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007de:	4905      	ldr	r1, [pc, #20]	; (4007f4 <pmc_switch_mck_to_pllack+0x64>)
  4007e0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007e2:	f012 0f08 	tst.w	r2, #8
  4007e6:	d0f5      	beq.n	4007d4 <pmc_switch_mck_to_pllack+0x44>
  4007e8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007ea:	2001      	movs	r0, #1
  4007ec:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007f0:	4770      	bx	lr
  4007f2:	bf00      	nop
  4007f4:	400e0400 	.word	0x400e0400

004007f8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007f8:	b138      	cbz	r0, 40080a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007fa:	4911      	ldr	r1, [pc, #68]	; (400840 <pmc_switch_mainck_to_xtal+0x48>)
  4007fc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4007fe:	4a11      	ldr	r2, [pc, #68]	; (400844 <pmc_switch_mainck_to_xtal+0x4c>)
  400800:	401a      	ands	r2, r3
  400802:	4b11      	ldr	r3, [pc, #68]	; (400848 <pmc_switch_mainck_to_xtal+0x50>)
  400804:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400806:	620b      	str	r3, [r1, #32]
  400808:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40080a:	4a0d      	ldr	r2, [pc, #52]	; (400840 <pmc_switch_mainck_to_xtal+0x48>)
  40080c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40080e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400812:	f023 0303 	bic.w	r3, r3, #3
  400816:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40081a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40081e:	0209      	lsls	r1, r1, #8
  400820:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400822:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400824:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400826:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400828:	f013 0f01 	tst.w	r3, #1
  40082c:	d0fb      	beq.n	400826 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40082e:	4a04      	ldr	r2, [pc, #16]	; (400840 <pmc_switch_mainck_to_xtal+0x48>)
  400830:	6a13      	ldr	r3, [r2, #32]
  400832:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40083a:	6213      	str	r3, [r2, #32]
  40083c:	4770      	bx	lr
  40083e:	bf00      	nop
  400840:	400e0400 	.word	0x400e0400
  400844:	fec8fffc 	.word	0xfec8fffc
  400848:	01370002 	.word	0x01370002

0040084c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40084c:	4b02      	ldr	r3, [pc, #8]	; (400858 <pmc_osc_is_ready_mainck+0xc>)
  40084e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400850:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400854:	4770      	bx	lr
  400856:	bf00      	nop
  400858:	400e0400 	.word	0x400e0400

0040085c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40085c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400860:	4b01      	ldr	r3, [pc, #4]	; (400868 <pmc_disable_pllack+0xc>)
  400862:	629a      	str	r2, [r3, #40]	; 0x28
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	400e0400 	.word	0x400e0400

0040086c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40086c:	4b02      	ldr	r3, [pc, #8]	; (400878 <pmc_is_locked_pllack+0xc>)
  40086e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400870:	f000 0002 	and.w	r0, r0, #2
  400874:	4770      	bx	lr
  400876:	bf00      	nop
  400878:	400e0400 	.word	0x400e0400

0040087c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40087c:	2822      	cmp	r0, #34	; 0x22
  40087e:	d81e      	bhi.n	4008be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400880:	281f      	cmp	r0, #31
  400882:	d80c      	bhi.n	40089e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400884:	4b11      	ldr	r3, [pc, #68]	; (4008cc <pmc_enable_periph_clk+0x50>)
  400886:	699a      	ldr	r2, [r3, #24]
  400888:	2301      	movs	r3, #1
  40088a:	4083      	lsls	r3, r0
  40088c:	401a      	ands	r2, r3
  40088e:	4293      	cmp	r3, r2
  400890:	d017      	beq.n	4008c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400892:	2301      	movs	r3, #1
  400894:	4083      	lsls	r3, r0
  400896:	4a0d      	ldr	r2, [pc, #52]	; (4008cc <pmc_enable_periph_clk+0x50>)
  400898:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40089a:	2000      	movs	r0, #0
  40089c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40089e:	4b0b      	ldr	r3, [pc, #44]	; (4008cc <pmc_enable_periph_clk+0x50>)
  4008a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4008a4:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008a6:	2301      	movs	r3, #1
  4008a8:	4083      	lsls	r3, r0
  4008aa:	401a      	ands	r2, r3
  4008ac:	4293      	cmp	r3, r2
  4008ae:	d00a      	beq.n	4008c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4008b0:	2301      	movs	r3, #1
  4008b2:	4083      	lsls	r3, r0
  4008b4:	4a05      	ldr	r2, [pc, #20]	; (4008cc <pmc_enable_periph_clk+0x50>)
  4008b6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4008ba:	2000      	movs	r0, #0
  4008bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4008be:	2001      	movs	r0, #1
  4008c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4008c2:	2000      	movs	r0, #0
  4008c4:	4770      	bx	lr
  4008c6:	2000      	movs	r0, #0
}
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop
  4008cc:	400e0400 	.word	0x400e0400

004008d0 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4008d0:	4b0f      	ldr	r3, [pc, #60]	; (400910 <twi_set_speed+0x40>)
  4008d2:	4299      	cmp	r1, r3
  4008d4:	d819      	bhi.n	40090a <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4008d6:	0049      	lsls	r1, r1, #1
  4008d8:	fbb2 f2f1 	udiv	r2, r2, r1
  4008dc:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4008de:	2aff      	cmp	r2, #255	; 0xff
  4008e0:	d907      	bls.n	4008f2 <twi_set_speed+0x22>
  4008e2:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  4008e4:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4008e6:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4008e8:	2aff      	cmp	r2, #255	; 0xff
  4008ea:	d903      	bls.n	4008f4 <twi_set_speed+0x24>
  4008ec:	2b07      	cmp	r3, #7
  4008ee:	d1f9      	bne.n	4008e4 <twi_set_speed+0x14>
  4008f0:	e000      	b.n	4008f4 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4008f2:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4008f4:	0211      	lsls	r1, r2, #8
  4008f6:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  4008f8:	041b      	lsls	r3, r3, #16
  4008fa:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4008fe:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400900:	b2d2      	uxtb	r2, r2
  400902:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400904:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400906:	2000      	movs	r0, #0
  400908:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  40090a:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  40090c:	4770      	bx	lr
  40090e:	bf00      	nop
  400910:	00061a80 	.word	0x00061a80

00400914 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400914:	b538      	push	{r3, r4, r5, lr}
  400916:	4604      	mov	r4, r0
  400918:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  40091a:	f04f 33ff 	mov.w	r3, #4294967295
  40091e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400920:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400922:	2380      	movs	r3, #128	; 0x80
  400924:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400926:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400928:	2308      	movs	r3, #8
  40092a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  40092c:	2320      	movs	r3, #32
  40092e:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400930:	2304      	movs	r3, #4
  400932:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400934:	6849      	ldr	r1, [r1, #4]
  400936:	682a      	ldr	r2, [r5, #0]
  400938:	4b05      	ldr	r3, [pc, #20]	; (400950 <twi_master_init+0x3c>)
  40093a:	4798      	blx	r3
  40093c:	2801      	cmp	r0, #1
  40093e:	bf14      	ite	ne
  400940:	2000      	movne	r0, #0
  400942:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400944:	7a6b      	ldrb	r3, [r5, #9]
  400946:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400948:	bf04      	itt	eq
  40094a:	2340      	moveq	r3, #64	; 0x40
  40094c:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40094e:	bd38      	pop	{r3, r4, r5, pc}
  400950:	004008d1 	.word	0x004008d1

00400954 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400958:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  40095a:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  40095c:	2a00      	cmp	r2, #0
  40095e:	d048      	beq.n	4009f2 <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400960:	2600      	movs	r6, #0
  400962:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400964:	684b      	ldr	r3, [r1, #4]
  400966:	021b      	lsls	r3, r3, #8
  400968:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40096c:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400970:	7c0b      	ldrb	r3, [r1, #16]
  400972:	041b      	lsls	r3, r3, #16
  400974:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400978:	4323      	orrs	r3, r4
  40097a:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40097c:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40097e:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400980:	b15c      	cbz	r4, 40099a <twi_master_read+0x46>
		return 0;

	val = addr[0];
  400982:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  400984:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  400986:	bfc4      	itt	gt
  400988:	784e      	ldrbgt	r6, [r1, #1]
  40098a:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  40098e:	2c02      	cmp	r4, #2
  400990:	dd04      	ble.n	40099c <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  400992:	7889      	ldrb	r1, [r1, #2]
  400994:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400998:	e000      	b.n	40099c <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  40099a:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40099c:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40099e:	2a01      	cmp	r2, #1
  4009a0:	d103      	bne.n	4009aa <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4009a2:	2303      	movs	r3, #3
  4009a4:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  4009a6:	2701      	movs	r7, #1
  4009a8:	e02f      	b.n	400a0a <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4009aa:	2301      	movs	r3, #1
  4009ac:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  4009ae:	2700      	movs	r7, #0
  4009b0:	e02b      	b.n	400a0a <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4009b2:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4009b4:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  4009b6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4009ba:	d11d      	bne.n	4009f8 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4009bc:	1e4c      	subs	r4, r1, #1
  4009be:	b1f1      	cbz	r1, 4009fe <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4009c0:	2a01      	cmp	r2, #1
  4009c2:	d104      	bne.n	4009ce <twi_master_read+0x7a>
  4009c4:	bb77      	cbnz	r7, 400a24 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  4009c6:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  4009ca:	4667      	mov	r7, ip
  4009cc:	e02a      	b.n	400a24 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4009ce:	f013 0f02 	tst.w	r3, #2
  4009d2:	d005      	beq.n	4009e0 <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4009d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4009d6:	702b      	strb	r3, [r5, #0]

		cnt--;
  4009d8:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4009da:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4009dc:	4631      	mov	r1, r6
  4009de:	e000      	b.n	4009e2 <twi_master_read+0x8e>
  4009e0:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4009e2:	2a00      	cmp	r2, #0
  4009e4:	d1e6      	bne.n	4009b4 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4009e6:	6a03      	ldr	r3, [r0, #32]
  4009e8:	f013 0f01 	tst.w	r3, #1
  4009ec:	d0fb      	beq.n	4009e6 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  4009ee:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  4009f0:	e01c      	b.n	400a2c <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4009f2:	f04f 0e01 	mov.w	lr, #1
  4009f6:	e019      	b.n	400a2c <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4009f8:	f04f 0e05 	mov.w	lr, #5
  4009fc:	e016      	b.n	400a2c <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  4009fe:	f04f 0e09 	mov.w	lr, #9
  400a02:	e013      	b.n	400a2c <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400a04:	f04f 0e05 	mov.w	lr, #5
  400a08:	e010      	b.n	400a2c <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400a0a:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400a0c:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  400a10:	d1f8      	bne.n	400a04 <twi_master_read+0xb0>
  400a12:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400a16:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400a1a:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  400a1e:	f04f 0c01 	mov.w	ip, #1
  400a22:	e7cd      	b.n	4009c0 <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  400a24:	f013 0f02 	tst.w	r3, #2
  400a28:	d0c3      	beq.n	4009b2 <twi_master_read+0x5e>
  400a2a:	e7d3      	b.n	4009d4 <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400a2c:	4670      	mov	r0, lr
  400a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a32:	bf00      	nop

00400a34 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400a34:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400a36:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400a38:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400a3a:	2a00      	cmp	r2, #0
  400a3c:	d040      	beq.n	400ac0 <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400a3e:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400a40:	2600      	movs	r6, #0
  400a42:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400a44:	7c0c      	ldrb	r4, [r1, #16]
  400a46:	0424      	lsls	r4, r4, #16
  400a48:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400a4c:	684c      	ldr	r4, [r1, #4]
  400a4e:	0224      	lsls	r4, r4, #8
  400a50:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400a54:	432c      	orrs	r4, r5
  400a56:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400a58:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400a5a:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400a5c:	b15d      	cbz	r5, 400a76 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  400a5e:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  400a60:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  400a62:	bfc4      	itt	gt
  400a64:	784e      	ldrbgt	r6, [r1, #1]
  400a66:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  400a6a:	2d02      	cmp	r5, #2
  400a6c:	dd04      	ble.n	400a78 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  400a6e:	7889      	ldrb	r1, [r1, #2]
  400a70:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  400a74:	e000      	b.n	400a78 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400a76:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400a78:	60dc      	str	r4, [r3, #12]
  400a7a:	e00b      	b.n	400a94 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400a7c:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400a7e:	f411 7f80 	tst.w	r1, #256	; 0x100
  400a82:	d11f      	bne.n	400ac4 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400a84:	f011 0f04 	tst.w	r1, #4
  400a88:	d0f8      	beq.n	400a7c <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400a8a:	f810 1b01 	ldrb.w	r1, [r0], #1
  400a8e:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400a90:	3a01      	subs	r2, #1
  400a92:	d007      	beq.n	400aa4 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400a94:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400a96:	f411 7f80 	tst.w	r1, #256	; 0x100
  400a9a:	d115      	bne.n	400ac8 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400a9c:	f011 0f04 	tst.w	r1, #4
  400aa0:	d0ec      	beq.n	400a7c <twi_master_write+0x48>
  400aa2:	e7f2      	b.n	400a8a <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400aa4:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400aa6:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400aaa:	d10f      	bne.n	400acc <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400aac:	f012 0f04 	tst.w	r2, #4
  400ab0:	d0f8      	beq.n	400aa4 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400ab2:	2202      	movs	r2, #2
  400ab4:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400ab6:	6a1a      	ldr	r2, [r3, #32]
  400ab8:	f012 0f01 	tst.w	r2, #1
  400abc:	d0fb      	beq.n	400ab6 <twi_master_write+0x82>
  400abe:	e006      	b.n	400ace <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400ac0:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400ac2:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400ac4:	2005      	movs	r0, #5
  400ac6:	e002      	b.n	400ace <twi_master_write+0x9a>
  400ac8:	2005      	movs	r0, #5
  400aca:	e000      	b.n	400ace <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400acc:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400ace:	bc70      	pop	{r4, r5, r6}
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop

00400ad4 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  400ad4:	b500      	push	{lr}
  400ad6:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  400ad8:	2300      	movs	r3, #0
  400ada:	aa06      	add	r2, sp, #24
  400adc:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  400ae0:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  400ae2:	2201      	movs	r2, #1
  400ae4:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  400ae6:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  400aea:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  400aee:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  400af0:	a901      	add	r1, sp, #4
  400af2:	4b02      	ldr	r3, [pc, #8]	; (400afc <twi_probe+0x28>)
  400af4:	4798      	blx	r3
}
  400af6:	b007      	add	sp, #28
  400af8:	f85d fb04 	ldr.w	pc, [sp], #4
  400afc:	00400a35 	.word	0x00400a35

00400b00 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400b00:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400b02:	23ac      	movs	r3, #172	; 0xac
  400b04:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400b06:	680b      	ldr	r3, [r1, #0]
  400b08:	684a      	ldr	r2, [r1, #4]
  400b0a:	fbb3 f3f2 	udiv	r3, r3, r2
  400b0e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400b10:	1e5c      	subs	r4, r3, #1
  400b12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400b16:	4294      	cmp	r4, r2
  400b18:	d80a      	bhi.n	400b30 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400b1a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400b1c:	688b      	ldr	r3, [r1, #8]
  400b1e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400b20:	f240 2302 	movw	r3, #514	; 0x202
  400b24:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400b28:	2350      	movs	r3, #80	; 0x50
  400b2a:	6003      	str	r3, [r0, #0]

	return 0;
  400b2c:	2000      	movs	r0, #0
  400b2e:	e000      	b.n	400b32 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400b30:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400b32:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b36:	4770      	bx	lr

00400b38 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400b38:	6943      	ldr	r3, [r0, #20]
  400b3a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400b3e:	bf1a      	itte	ne
  400b40:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b42:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400b44:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400b46:	4770      	bx	lr

00400b48 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400b48:	6943      	ldr	r3, [r0, #20]
  400b4a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400b4e:	bf1d      	ittte	ne
  400b50:	6983      	ldrne	r3, [r0, #24]
  400b52:	700b      	strbne	r3, [r1, #0]
	return 0;
  400b54:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400b56:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400b58:	4770      	bx	lr
  400b5a:	bf00      	nop

00400b5c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b5c:	6943      	ldr	r3, [r0, #20]
  400b5e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b62:	bf1d      	ittte	ne
  400b64:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b68:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b6a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400b6c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400b6e:	4770      	bx	lr

00400b70 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b70:	6943      	ldr	r3, [r0, #20]
  400b72:	f013 0f01 	tst.w	r3, #1
  400b76:	d005      	beq.n	400b84 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b78:	6983      	ldr	r3, [r0, #24]
  400b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b7e:	600b      	str	r3, [r1, #0]

	return 0;
  400b80:	2000      	movs	r0, #0
  400b82:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400b84:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400b86:	4770      	bx	lr

00400b88 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400b88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b8c:	6043      	str	r3, [r0, #4]
  400b8e:	4770      	bx	lr

00400b90 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400b90:	e7fe      	b.n	400b90 <Dummy_Handler>
  400b92:	bf00      	nop

00400b94 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400b94:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400b96:	4b20      	ldr	r3, [pc, #128]	; (400c18 <Reset_Handler+0x84>)
  400b98:	4a20      	ldr	r2, [pc, #128]	; (400c1c <Reset_Handler+0x88>)
  400b9a:	429a      	cmp	r2, r3
  400b9c:	d913      	bls.n	400bc6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400b9e:	4b20      	ldr	r3, [pc, #128]	; (400c20 <Reset_Handler+0x8c>)
  400ba0:	4a1d      	ldr	r2, [pc, #116]	; (400c18 <Reset_Handler+0x84>)
  400ba2:	429a      	cmp	r2, r3
  400ba4:	d21f      	bcs.n	400be6 <Reset_Handler+0x52>
  400ba6:	4611      	mov	r1, r2
  400ba8:	3204      	adds	r2, #4
  400baa:	3303      	adds	r3, #3
  400bac:	1a9b      	subs	r3, r3, r2
  400bae:	f023 0303 	bic.w	r3, r3, #3
  400bb2:	3304      	adds	r3, #4
  400bb4:	4a19      	ldr	r2, [pc, #100]	; (400c1c <Reset_Handler+0x88>)
  400bb6:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400bb8:	f852 0b04 	ldr.w	r0, [r2], #4
  400bbc:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400bc0:	429a      	cmp	r2, r3
  400bc2:	d1f9      	bne.n	400bb8 <Reset_Handler+0x24>
  400bc4:	e00f      	b.n	400be6 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400bc6:	4b14      	ldr	r3, [pc, #80]	; (400c18 <Reset_Handler+0x84>)
  400bc8:	4a14      	ldr	r2, [pc, #80]	; (400c1c <Reset_Handler+0x88>)
  400bca:	429a      	cmp	r2, r3
  400bcc:	d20b      	bcs.n	400be6 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400bce:	4b14      	ldr	r3, [pc, #80]	; (400c20 <Reset_Handler+0x8c>)
  400bd0:	4a11      	ldr	r2, [pc, #68]	; (400c18 <Reset_Handler+0x84>)
  400bd2:	1a9a      	subs	r2, r3, r2
  400bd4:	4813      	ldr	r0, [pc, #76]	; (400c24 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400bd6:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400bd8:	b12a      	cbz	r2, 400be6 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400bda:	f851 2904 	ldr.w	r2, [r1], #-4
  400bde:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400be2:	4281      	cmp	r1, r0
  400be4:	d1f9      	bne.n	400bda <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400be6:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400be8:	4b0f      	ldr	r3, [pc, #60]	; (400c28 <Reset_Handler+0x94>)
  400bea:	4a10      	ldr	r2, [pc, #64]	; (400c2c <Reset_Handler+0x98>)
  400bec:	429a      	cmp	r2, r3
  400bee:	d20b      	bcs.n	400c08 <Reset_Handler+0x74>
  400bf0:	1d13      	adds	r3, r2, #4
  400bf2:	4a0f      	ldr	r2, [pc, #60]	; (400c30 <Reset_Handler+0x9c>)
  400bf4:	1ad2      	subs	r2, r2, r3
  400bf6:	f022 0203 	bic.w	r2, r2, #3
  400bfa:	441a      	add	r2, r3
  400bfc:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400bfe:	2100      	movs	r1, #0
  400c00:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c04:	4293      	cmp	r3, r2
  400c06:	d1fb      	bne.n	400c00 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400c08:	4b0a      	ldr	r3, [pc, #40]	; (400c34 <Reset_Handler+0xa0>)
  400c0a:	4a0b      	ldr	r2, [pc, #44]	; (400c38 <Reset_Handler+0xa4>)
  400c0c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400c0e:	4b0b      	ldr	r3, [pc, #44]	; (400c3c <Reset_Handler+0xa8>)
  400c10:	4798      	blx	r3

	/* Branch to main function */
	main();
  400c12:	4b0b      	ldr	r3, [pc, #44]	; (400c40 <Reset_Handler+0xac>)
  400c14:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400c16:	e7fe      	b.n	400c16 <Reset_Handler+0x82>
  400c18:	20000000 	.word	0x20000000
  400c1c:	004045e8 	.word	0x004045e8
  400c20:	20000884 	.word	0x20000884
  400c24:	004045e4 	.word	0x004045e4
  400c28:	20013568 	.word	0x20013568
  400c2c:	20000884 	.word	0x20000884
  400c30:	2001356b 	.word	0x2001356b
  400c34:	e000ed00 	.word	0xe000ed00
  400c38:	00400000 	.word	0x00400000
  400c3c:	00401321 	.word	0x00401321
  400c40:	00400fd5 	.word	0x00400fd5

00400c44 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400c44:	4b3d      	ldr	r3, [pc, #244]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c48:	f003 0303 	and.w	r3, r3, #3
  400c4c:	2b03      	cmp	r3, #3
  400c4e:	d85d      	bhi.n	400d0c <SystemCoreClockUpdate+0xc8>
  400c50:	e8df f003 	tbb	[pc, r3]
  400c54:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400c58:	4b39      	ldr	r3, [pc, #228]	; (400d40 <SystemCoreClockUpdate+0xfc>)
  400c5a:	695b      	ldr	r3, [r3, #20]
  400c5c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c60:	bf14      	ite	ne
  400c62:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400c66:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400c6a:	4b36      	ldr	r3, [pc, #216]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400c6c:	601a      	str	r2, [r3, #0]
  400c6e:	e04d      	b.n	400d0c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400c70:	4b32      	ldr	r3, [pc, #200]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400c72:	6a1b      	ldr	r3, [r3, #32]
  400c74:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c78:	d003      	beq.n	400c82 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400c7a:	4a33      	ldr	r2, [pc, #204]	; (400d48 <SystemCoreClockUpdate+0x104>)
  400c7c:	4b31      	ldr	r3, [pc, #196]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400c7e:	601a      	str	r2, [r3, #0]
  400c80:	e044      	b.n	400d0c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c82:	4a32      	ldr	r2, [pc, #200]	; (400d4c <SystemCoreClockUpdate+0x108>)
  400c84:	4b2f      	ldr	r3, [pc, #188]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400c86:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400c88:	4b2c      	ldr	r3, [pc, #176]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400c8a:	6a1b      	ldr	r3, [r3, #32]
  400c8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c90:	2b10      	cmp	r3, #16
  400c92:	d002      	beq.n	400c9a <SystemCoreClockUpdate+0x56>
  400c94:	2b20      	cmp	r3, #32
  400c96:	d004      	beq.n	400ca2 <SystemCoreClockUpdate+0x5e>
  400c98:	e038      	b.n	400d0c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400c9a:	4a2d      	ldr	r2, [pc, #180]	; (400d50 <SystemCoreClockUpdate+0x10c>)
  400c9c:	4b29      	ldr	r3, [pc, #164]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400c9e:	601a      	str	r2, [r3, #0]
			break;
  400ca0:	e034      	b.n	400d0c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ca2:	4a29      	ldr	r2, [pc, #164]	; (400d48 <SystemCoreClockUpdate+0x104>)
  400ca4:	4b27      	ldr	r3, [pc, #156]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400ca6:	601a      	str	r2, [r3, #0]
			break;
  400ca8:	e030      	b.n	400d0c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400caa:	4b24      	ldr	r3, [pc, #144]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400cac:	6a1b      	ldr	r3, [r3, #32]
  400cae:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400cb2:	d003      	beq.n	400cbc <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400cb4:	4a24      	ldr	r2, [pc, #144]	; (400d48 <SystemCoreClockUpdate+0x104>)
  400cb6:	4b23      	ldr	r3, [pc, #140]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400cb8:	601a      	str	r2, [r3, #0]
  400cba:	e012      	b.n	400ce2 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400cbc:	4a23      	ldr	r2, [pc, #140]	; (400d4c <SystemCoreClockUpdate+0x108>)
  400cbe:	4b21      	ldr	r3, [pc, #132]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400cc0:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400cc2:	4b1e      	ldr	r3, [pc, #120]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400cc4:	6a1b      	ldr	r3, [r3, #32]
  400cc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400cca:	2b10      	cmp	r3, #16
  400ccc:	d002      	beq.n	400cd4 <SystemCoreClockUpdate+0x90>
  400cce:	2b20      	cmp	r3, #32
  400cd0:	d004      	beq.n	400cdc <SystemCoreClockUpdate+0x98>
  400cd2:	e006      	b.n	400ce2 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400cd4:	4a1e      	ldr	r2, [pc, #120]	; (400d50 <SystemCoreClockUpdate+0x10c>)
  400cd6:	4b1b      	ldr	r3, [pc, #108]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400cd8:	601a      	str	r2, [r3, #0]
					break;
  400cda:	e002      	b.n	400ce2 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400cdc:	4a1a      	ldr	r2, [pc, #104]	; (400d48 <SystemCoreClockUpdate+0x104>)
  400cde:	4b19      	ldr	r3, [pc, #100]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400ce0:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400ce2:	4b16      	ldr	r3, [pc, #88]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ce6:	f003 0303 	and.w	r3, r3, #3
  400cea:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400cec:	4a13      	ldr	r2, [pc, #76]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400cee:	bf07      	ittee	eq
  400cf0:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400cf2:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400cf4:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400cf6:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400cf8:	4812      	ldr	r0, [pc, #72]	; (400d44 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400cfa:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400cfe:	6803      	ldr	r3, [r0, #0]
  400d00:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400d04:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400d06:	fbb3 f3f2 	udiv	r3, r3, r2
  400d0a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400d0c:	4b0b      	ldr	r3, [pc, #44]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d14:	2b70      	cmp	r3, #112	; 0x70
  400d16:	d107      	bne.n	400d28 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400d18:	4a0a      	ldr	r2, [pc, #40]	; (400d44 <SystemCoreClockUpdate+0x100>)
  400d1a:	6813      	ldr	r3, [r2, #0]
  400d1c:	490d      	ldr	r1, [pc, #52]	; (400d54 <SystemCoreClockUpdate+0x110>)
  400d1e:	fba1 1303 	umull	r1, r3, r1, r3
  400d22:	085b      	lsrs	r3, r3, #1
  400d24:	6013      	str	r3, [r2, #0]
  400d26:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d28:	4b04      	ldr	r3, [pc, #16]	; (400d3c <SystemCoreClockUpdate+0xf8>)
  400d2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d2c:	4905      	ldr	r1, [pc, #20]	; (400d44 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d2e:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d32:	680b      	ldr	r3, [r1, #0]
  400d34:	40d3      	lsrs	r3, r2
  400d36:	600b      	str	r3, [r1, #0]
  400d38:	4770      	bx	lr
  400d3a:	bf00      	nop
  400d3c:	400e0400 	.word	0x400e0400
  400d40:	400e1410 	.word	0x400e1410
  400d44:	2000000c 	.word	0x2000000c
  400d48:	00b71b00 	.word	0x00b71b00
  400d4c:	003d0900 	.word	0x003d0900
  400d50:	007a1200 	.word	0x007a1200
  400d54:	aaaaaaab 	.word	0xaaaaaaab

00400d58 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400d58:	4b1a      	ldr	r3, [pc, #104]	; (400dc4 <system_init_flash+0x6c>)
  400d5a:	4298      	cmp	r0, r3
  400d5c:	d807      	bhi.n	400d6e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d5e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400d62:	4a19      	ldr	r2, [pc, #100]	; (400dc8 <system_init_flash+0x70>)
  400d64:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d66:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d6a:	6013      	str	r3, [r2, #0]
  400d6c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400d6e:	4b17      	ldr	r3, [pc, #92]	; (400dcc <system_init_flash+0x74>)
  400d70:	4298      	cmp	r0, r3
  400d72:	d806      	bhi.n	400d82 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d74:	4b16      	ldr	r3, [pc, #88]	; (400dd0 <system_init_flash+0x78>)
  400d76:	4a14      	ldr	r2, [pc, #80]	; (400dc8 <system_init_flash+0x70>)
  400d78:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d7a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d7e:	6013      	str	r3, [r2, #0]
  400d80:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400d82:	4b14      	ldr	r3, [pc, #80]	; (400dd4 <system_init_flash+0x7c>)
  400d84:	4298      	cmp	r0, r3
  400d86:	d806      	bhi.n	400d96 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d88:	4b13      	ldr	r3, [pc, #76]	; (400dd8 <system_init_flash+0x80>)
  400d8a:	4a0f      	ldr	r2, [pc, #60]	; (400dc8 <system_init_flash+0x70>)
  400d8c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d8e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d92:	6013      	str	r3, [r2, #0]
  400d94:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400d96:	4b11      	ldr	r3, [pc, #68]	; (400ddc <system_init_flash+0x84>)
  400d98:	4298      	cmp	r0, r3
  400d9a:	d806      	bhi.n	400daa <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400d9c:	4b10      	ldr	r3, [pc, #64]	; (400de0 <system_init_flash+0x88>)
  400d9e:	4a0a      	ldr	r2, [pc, #40]	; (400dc8 <system_init_flash+0x70>)
  400da0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400da2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400da6:	6013      	str	r3, [r2, #0]
  400da8:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400daa:	4b0e      	ldr	r3, [pc, #56]	; (400de4 <system_init_flash+0x8c>)
  400dac:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400dae:	bf94      	ite	ls
  400db0:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400db4:	4b0c      	ldrhi	r3, [pc, #48]	; (400de8 <system_init_flash+0x90>)
  400db6:	4a04      	ldr	r2, [pc, #16]	; (400dc8 <system_init_flash+0x70>)
  400db8:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400dba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dbe:	6013      	str	r3, [r2, #0]
  400dc0:	4770      	bx	lr
  400dc2:	bf00      	nop
  400dc4:	01312cff 	.word	0x01312cff
  400dc8:	400e0a00 	.word	0x400e0a00
  400dcc:	026259ff 	.word	0x026259ff
  400dd0:	04000100 	.word	0x04000100
  400dd4:	039386ff 	.word	0x039386ff
  400dd8:	04000200 	.word	0x04000200
  400ddc:	04c4b3ff 	.word	0x04c4b3ff
  400de0:	04000300 	.word	0x04000300
  400de4:	05f5e0ff 	.word	0x05f5e0ff
  400de8:	04000500 	.word	0x04000500

00400dec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400dec:	4b09      	ldr	r3, [pc, #36]	; (400e14 <_sbrk+0x28>)
  400dee:	681b      	ldr	r3, [r3, #0]
  400df0:	b913      	cbnz	r3, 400df8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400df2:	4a09      	ldr	r2, [pc, #36]	; (400e18 <_sbrk+0x2c>)
  400df4:	4b07      	ldr	r3, [pc, #28]	; (400e14 <_sbrk+0x28>)
  400df6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400df8:	4b06      	ldr	r3, [pc, #24]	; (400e14 <_sbrk+0x28>)
  400dfa:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400dfc:	181a      	adds	r2, r3, r0
  400dfe:	4907      	ldr	r1, [pc, #28]	; (400e1c <_sbrk+0x30>)
  400e00:	4291      	cmp	r1, r2
  400e02:	db04      	blt.n	400e0e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400e04:	4610      	mov	r0, r2
  400e06:	4a03      	ldr	r2, [pc, #12]	; (400e14 <_sbrk+0x28>)
  400e08:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400e0a:	4618      	mov	r0, r3
  400e0c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400e0e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400e12:	4770      	bx	lr
  400e14:	20000918 	.word	0x20000918
  400e18:	20016568 	.word	0x20016568
  400e1c:	20027ffc 	.word	0x20027ffc

00400e20 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400e20:	f04f 30ff 	mov.w	r0, #4294967295
  400e24:	4770      	bx	lr
  400e26:	bf00      	nop

00400e28 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400e2c:	604b      	str	r3, [r1, #4]

	return 0;
}
  400e2e:	2000      	movs	r0, #0
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop

00400e34 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400e34:	2001      	movs	r0, #1
  400e36:	4770      	bx	lr

00400e38 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400e38:	2000      	movs	r0, #0
  400e3a:	4770      	bx	lr

00400e3c <vsync_handler>:
static void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  400e3c:	2201      	movs	r2, #1
  400e3e:	4b01      	ldr	r3, [pc, #4]	; (400e44 <vsync_handler+0x8>)
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	4770      	bx	lr
  400e44:	2000091c 	.word	0x2000091c

00400e48 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400e48:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e4a:	b083      	sub	sp, #12
  400e4c:	4605      	mov	r5, r0
  400e4e:	460c      	mov	r4, r1
	uint32_t val = 0;
  400e50:	2300      	movs	r3, #0
  400e52:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e54:	4b18      	ldr	r3, [pc, #96]	; (400eb8 <usart_serial_getchar+0x70>)
  400e56:	4298      	cmp	r0, r3
  400e58:	d107      	bne.n	400e6a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400e5a:	461f      	mov	r7, r3
  400e5c:	4e17      	ldr	r6, [pc, #92]	; (400ebc <usart_serial_getchar+0x74>)
  400e5e:	4638      	mov	r0, r7
  400e60:	4621      	mov	r1, r4
  400e62:	47b0      	blx	r6
  400e64:	2800      	cmp	r0, #0
  400e66:	d1fa      	bne.n	400e5e <usart_serial_getchar+0x16>
  400e68:	e017      	b.n	400e9a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400e6a:	4b15      	ldr	r3, [pc, #84]	; (400ec0 <usart_serial_getchar+0x78>)
  400e6c:	4298      	cmp	r0, r3
  400e6e:	d107      	bne.n	400e80 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400e70:	461e      	mov	r6, r3
  400e72:	4d12      	ldr	r5, [pc, #72]	; (400ebc <usart_serial_getchar+0x74>)
  400e74:	4630      	mov	r0, r6
  400e76:	4621      	mov	r1, r4
  400e78:	47a8      	blx	r5
  400e7a:	2800      	cmp	r0, #0
  400e7c:	d1fa      	bne.n	400e74 <usart_serial_getchar+0x2c>
  400e7e:	e018      	b.n	400eb2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400e80:	4b10      	ldr	r3, [pc, #64]	; (400ec4 <usart_serial_getchar+0x7c>)
  400e82:	4298      	cmp	r0, r3
  400e84:	d109      	bne.n	400e9a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400e86:	461e      	mov	r6, r3
  400e88:	4d0f      	ldr	r5, [pc, #60]	; (400ec8 <usart_serial_getchar+0x80>)
  400e8a:	4630      	mov	r0, r6
  400e8c:	a901      	add	r1, sp, #4
  400e8e:	47a8      	blx	r5
  400e90:	2800      	cmp	r0, #0
  400e92:	d1fa      	bne.n	400e8a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400e94:	9b01      	ldr	r3, [sp, #4]
  400e96:	7023      	strb	r3, [r4, #0]
  400e98:	e00b      	b.n	400eb2 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400e9a:	4b0c      	ldr	r3, [pc, #48]	; (400ecc <usart_serial_getchar+0x84>)
  400e9c:	429d      	cmp	r5, r3
  400e9e:	d108      	bne.n	400eb2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400ea0:	461e      	mov	r6, r3
  400ea2:	4d09      	ldr	r5, [pc, #36]	; (400ec8 <usart_serial_getchar+0x80>)
  400ea4:	4630      	mov	r0, r6
  400ea6:	a901      	add	r1, sp, #4
  400ea8:	47a8      	blx	r5
  400eaa:	2800      	cmp	r0, #0
  400eac:	d1fa      	bne.n	400ea4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400eae:	9b01      	ldr	r3, [sp, #4]
  400eb0:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400eb2:	b003      	add	sp, #12
  400eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400eb6:	bf00      	nop
  400eb8:	400e0600 	.word	0x400e0600
  400ebc:	00400b49 	.word	0x00400b49
  400ec0:	400e0800 	.word	0x400e0800
  400ec4:	40024000 	.word	0x40024000
  400ec8:	00400b71 	.word	0x00400b71
  400ecc:	40028000 	.word	0x40028000

00400ed0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400ed0:	b570      	push	{r4, r5, r6, lr}
  400ed2:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ed4:	4b18      	ldr	r3, [pc, #96]	; (400f38 <usart_serial_putchar+0x68>)
  400ed6:	4298      	cmp	r0, r3
  400ed8:	d108      	bne.n	400eec <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eda:	461e      	mov	r6, r3
  400edc:	4d17      	ldr	r5, [pc, #92]	; (400f3c <usart_serial_putchar+0x6c>)
  400ede:	4630      	mov	r0, r6
  400ee0:	4621      	mov	r1, r4
  400ee2:	47a8      	blx	r5
  400ee4:	2800      	cmp	r0, #0
  400ee6:	d1fa      	bne.n	400ede <usart_serial_putchar+0xe>
		return 1;
  400ee8:	2001      	movs	r0, #1
  400eea:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400eec:	4b14      	ldr	r3, [pc, #80]	; (400f40 <usart_serial_putchar+0x70>)
  400eee:	4298      	cmp	r0, r3
  400ef0:	d108      	bne.n	400f04 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ef2:	461e      	mov	r6, r3
  400ef4:	4d11      	ldr	r5, [pc, #68]	; (400f3c <usart_serial_putchar+0x6c>)
  400ef6:	4630      	mov	r0, r6
  400ef8:	4621      	mov	r1, r4
  400efa:	47a8      	blx	r5
  400efc:	2800      	cmp	r0, #0
  400efe:	d1fa      	bne.n	400ef6 <usart_serial_putchar+0x26>
		return 1;
  400f00:	2001      	movs	r0, #1
  400f02:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f04:	4b0f      	ldr	r3, [pc, #60]	; (400f44 <usart_serial_putchar+0x74>)
  400f06:	4298      	cmp	r0, r3
  400f08:	d108      	bne.n	400f1c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400f0a:	461e      	mov	r6, r3
  400f0c:	4d0e      	ldr	r5, [pc, #56]	; (400f48 <usart_serial_putchar+0x78>)
  400f0e:	4630      	mov	r0, r6
  400f10:	4621      	mov	r1, r4
  400f12:	47a8      	blx	r5
  400f14:	2800      	cmp	r0, #0
  400f16:	d1fa      	bne.n	400f0e <usart_serial_putchar+0x3e>
		return 1;
  400f18:	2001      	movs	r0, #1
  400f1a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f1c:	4b0b      	ldr	r3, [pc, #44]	; (400f4c <usart_serial_putchar+0x7c>)
  400f1e:	4298      	cmp	r0, r3
  400f20:	d108      	bne.n	400f34 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400f22:	461e      	mov	r6, r3
  400f24:	4d08      	ldr	r5, [pc, #32]	; (400f48 <usart_serial_putchar+0x78>)
  400f26:	4630      	mov	r0, r6
  400f28:	4621      	mov	r1, r4
  400f2a:	47a8      	blx	r5
  400f2c:	2800      	cmp	r0, #0
  400f2e:	d1fa      	bne.n	400f26 <usart_serial_putchar+0x56>
		return 1;
  400f30:	2001      	movs	r0, #1
  400f32:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f34:	2000      	movs	r0, #0
}
  400f36:	bd70      	pop	{r4, r5, r6, pc}
  400f38:	400e0600 	.word	0x400e0600
  400f3c:	00400b39 	.word	0x00400b39
  400f40:	400e0800 	.word	0x400e0800
  400f44:	40024000 	.word	0x40024000
  400f48:	00400b5d 	.word	0x00400b5d
  400f4c:	40028000 	.word	0x40028000

00400f50 <cmos_write_regs>:
const cmos_reg *p_cmos_conf = SM2010_QVGA_CONF;


		
uint32_t cmos_write_regs(Twi* const p_twi, const cmos_reg *p_reg_list)
{
  400f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f54:	b086      	sub	sp, #24
  400f56:	460c      	mov	r4, r1
	uint32_t ul_err;
	uint32_t ul_size = 0;
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");
  400f58:	4817      	ldr	r0, [pc, #92]	; (400fb8 <cmos_write_regs+0x68>)
  400f5a:	4b18      	ldr	r3, [pc, #96]	; (400fbc <cmos_write_regs+0x6c>)
  400f5c:	4798      	blx	r3
  400f5e:	3401      	adds	r4, #1
			twi_packet_regs.addr_length = 1;
			twi_packet_regs.chip = 0x6e;
			twi_packet_regs.length = 1;
			twi_packet_regs.buffer = &(p_next->val);

			ul_err = twi_master_write(TWI0, &twi_packet_regs);
  400f60:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400fd0 <cmos_write_regs+0x80>
  400f64:	4f16      	ldr	r7, [pc, #88]	; (400fc0 <cmos_write_regs+0x70>)
			delay_ms(5);
  400f66:	4e17      	ldr	r6, [pc, #92]	; (400fc4 <cmos_write_regs+0x74>)
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");

	while (!((p_next->reg == 0xff) && (p_next->val == 0xff))) {
  400f68:	e017      	b.n	400f9a <cmos_write_regs+0x4a>
		//if (p_next->reg == 0xFD) {
		//	delay_ms(5);
		//} else {
			twi_packet_regs.addr[0] = p_next->reg;
  400f6a:	f88d 3004 	strb.w	r3, [sp, #4]
			twi_packet_regs.addr_length = 1;
  400f6e:	2301      	movs	r3, #1
  400f70:	9302      	str	r3, [sp, #8]
			twi_packet_regs.chip = 0x6e;
  400f72:	216e      	movs	r1, #110	; 0x6e
  400f74:	f88d 1014 	strb.w	r1, [sp, #20]
			twi_packet_regs.length = 1;
  400f78:	9304      	str	r3, [sp, #16]
			twi_packet_regs.buffer = &(p_next->val);
  400f7a:	9203      	str	r2, [sp, #12]

			ul_err = twi_master_write(TWI0, &twi_packet_regs);
  400f7c:	4640      	mov	r0, r8
  400f7e:	a901      	add	r1, sp, #4
  400f80:	47b8      	blx	r7
  400f82:	4605      	mov	r5, r0
			delay_ms(5);
  400f84:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400f88:	47b0      	blx	r6
  400f8a:	3402      	adds	r4, #2
			//printf("[%x]: %x\r\n", twi_packet_regs.addr[0], p_next->val);
			ul_size++;

			if (ul_err == TWI_BUSY) {
  400f8c:	2d08      	cmp	r5, #8
  400f8e:	d104      	bne.n	400f9a <cmos_write_regs+0x4a>
				printf("error writing TWI\r\n");
  400f90:	480d      	ldr	r0, [pc, #52]	; (400fc8 <cmos_write_regs+0x78>)
  400f92:	4b0a      	ldr	r3, [pc, #40]	; (400fbc <cmos_write_regs+0x6c>)
  400f94:	4798      	blx	r3
				return ul_err;
  400f96:	2008      	movs	r0, #8
  400f98:	e00b      	b.n	400fb2 <cmos_write_regs+0x62>
  400f9a:	4622      	mov	r2, r4
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");

	while (!((p_next->reg == 0xff) && (p_next->val == 0xff))) {
  400f9c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  400fa0:	2bff      	cmp	r3, #255	; 0xff
  400fa2:	d1e2      	bne.n	400f6a <cmos_write_regs+0x1a>
  400fa4:	7821      	ldrb	r1, [r4, #0]
  400fa6:	29ff      	cmp	r1, #255	; 0xff
  400fa8:	d1df      	bne.n	400f6a <cmos_write_regs+0x1a>
			}
		//}

		p_next++;
	}
	printf("Done writing\r\n");
  400faa:	4808      	ldr	r0, [pc, #32]	; (400fcc <cmos_write_regs+0x7c>)
  400fac:	4b03      	ldr	r3, [pc, #12]	; (400fbc <cmos_write_regs+0x6c>)
  400fae:	4798      	blx	r3
	return 0;
  400fb0:	2000      	movs	r0, #0
}
  400fb2:	b006      	add	sp, #24
  400fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fb8:	004043e4 	.word	0x004043e4
  400fbc:	00401371 	.word	0x00401371
  400fc0:	00400a35 	.word	0x00400a35
  400fc4:	20000001 	.word	0x20000001
  400fc8:	004043f4 	.word	0x004043f4
  400fcc:	00404408 	.word	0x00404408
  400fd0:	40018000 	.word	0x40018000

00400fd4 <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
  400fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fd6:	b08f      	sub	sp, #60	; 0x3c
	//tstrWifiInitParam param;
	int8_t ret;

	/* Initialize the board. */
	sysclk_init();
  400fd8:	4b9e      	ldr	r3, [pc, #632]	; (401254 <main+0x280>)
  400fda:	4798      	blx	r3
	board_init();
  400fdc:	4b9e      	ldr	r3, [pc, #632]	; (401258 <main+0x284>)
  400fde:	4798      	blx	r3
  400fe0:	2009      	movs	r0, #9
  400fe2:	4c9e      	ldr	r4, [pc, #632]	; (40125c <main+0x288>)
  400fe4:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400fe6:	4e9e      	ldr	r6, [pc, #632]	; (401260 <main+0x28c>)
  400fe8:	4b9e      	ldr	r3, [pc, #632]	; (401264 <main+0x290>)
  400fea:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400fec:	4a9e      	ldr	r2, [pc, #632]	; (401268 <main+0x294>)
  400fee:	4b9f      	ldr	r3, [pc, #636]	; (40126c <main+0x298>)
  400ff0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400ff2:	4a9f      	ldr	r2, [pc, #636]	; (401270 <main+0x29c>)
  400ff4:	4b9f      	ldr	r3, [pc, #636]	; (401274 <main+0x2a0>)
  400ff6:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400ff8:	4d9f      	ldr	r5, [pc, #636]	; (401278 <main+0x2a4>)
  400ffa:	9502      	str	r5, [sp, #8]
	uart_settings.ul_baudrate = opt->baudrate;
  400ffc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401000:	9303      	str	r3, [sp, #12]
	uart_settings.ul_mode = opt->paritytype;
  401002:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401006:	9304      	str	r3, [sp, #16]
  401008:	2009      	movs	r0, #9
  40100a:	47a0      	blx	r4
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40100c:	4630      	mov	r0, r6
  40100e:	a902      	add	r1, sp, #8
  401010:	4b9a      	ldr	r3, [pc, #616]	; (40127c <main+0x2a8>)
  401012:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401014:	4f9a      	ldr	r7, [pc, #616]	; (401280 <main+0x2ac>)
  401016:	683b      	ldr	r3, [r7, #0]
  401018:	6898      	ldr	r0, [r3, #8]
  40101a:	2100      	movs	r1, #0
  40101c:	4e99      	ldr	r6, [pc, #612]	; (401284 <main+0x2b0>)
  40101e:	47b0      	blx	r6
	setbuf(stdin, NULL);
  401020:	683b      	ldr	r3, [r7, #0]
  401022:	6858      	ldr	r0, [r3, #4]
  401024:	2100      	movs	r1, #0
  401026:	47b0      	blx	r6

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401028:	4897      	ldr	r0, [pc, #604]	; (401288 <main+0x2b4>)
  40102a:	4b98      	ldr	r3, [pc, #608]	; (40128c <main+0x2b8>)
  40102c:	4798      	blx	r3

		
	/*--------------- Initialize the TWI ---------------	*/
	twi_options_t opt;
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_TWI0);
  40102e:	2013      	movs	r0, #19
  401030:	47a0      	blx	r4

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401032:	950b      	str	r5, [sp, #44]	; 0x2c
	opt.speed  = (400000UL);
  401034:	4b96      	ldr	r3, [pc, #600]	; (401290 <main+0x2bc>)
  401036:	930c      	str	r3, [sp, #48]	; 0x30
	opt.chip = 0x6e;
  401038:	246e      	movs	r4, #110	; 0x6e
  40103a:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
	twi_master_init(TWI0, &opt);
  40103e:	4d95      	ldr	r5, [pc, #596]	; (401294 <main+0x2c0>)
  401040:	4628      	mov	r0, r5
  401042:	a90b      	add	r1, sp, #44	; 0x2c
  401044:	4b94      	ldr	r3, [pc, #592]	; (401298 <main+0x2c4>)
  401046:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401048:	4b94      	ldr	r3, [pc, #592]	; (40129c <main+0x2c8>)
  40104a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40104e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401052:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401056:	2100      	movs	r1, #0
  401058:	f883 1313 	strb.w	r1, [r3, #787]	; 0x313
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40105c:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TWI0_IRQn);
	NVIC_ClearPendingIRQ(TWI0_IRQn);
	NVIC_SetPriority(TWI0_IRQn, 0);
	NVIC_EnableIRQ(TWI0_IRQn);

	if (twi_probe(TWI0, 0x6e) == TWI_SUCCESS) {
  40105e:	4628      	mov	r0, r5
  401060:	4621      	mov	r1, r4
  401062:	4b8f      	ldr	r3, [pc, #572]	; (4012a0 <main+0x2cc>)
  401064:	4798      	blx	r3
  401066:	b918      	cbnz	r0, 401070 <main+0x9c>
		printf("cmos sensor found\r\n");
  401068:	488e      	ldr	r0, [pc, #568]	; (4012a4 <main+0x2d0>)
  40106a:	4b88      	ldr	r3, [pc, #544]	; (40128c <main+0x2b8>)
  40106c:	4798      	blx	r3
  40106e:	e002      	b.n	401076 <main+0xa2>
	} else {
		printf("not found\r\n");
  401070:	488d      	ldr	r0, [pc, #564]	; (4012a8 <main+0x2d4>)
  401072:	4b86      	ldr	r3, [pc, #536]	; (40128c <main+0x2b8>)
  401074:	4798      	blx	r3
	twi_packet_t twi_cmos_packet;
	uint8_t cmos_reg_buf;
	uint32_t cmos_read_status;
	uint32_t i;
	
	twi_cmos_packet.addr_length = 1;
  401076:	2301      	movs	r3, #1
  401078:	9307      	str	r3, [sp, #28]
	twi_cmos_packet.chip = 0x6e;
  40107a:	226e      	movs	r2, #110	; 0x6e
  40107c:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	twi_cmos_packet.length = 1;
  401080:	9309      	str	r3, [sp, #36]	; 0x24
	twi_cmos_packet.buffer = &cmos_reg_buf;
  401082:	f10d 0317 	add.w	r3, sp, #23
  401086:	9308      	str	r3, [sp, #32]
	
	for (i = 0; i <= 0xfd; i++){
  401088:	2400      	movs	r4, #0
		twi_cmos_packet.addr[0] = i;
		cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  40108a:	4e82      	ldr	r6, [pc, #520]	; (401294 <main+0x2c0>)
  40108c:	4d87      	ldr	r5, [pc, #540]	; (4012ac <main+0x2d8>)
		
		if (cmos_read_status == TWI_SUCCESS){
			printf("[%x]: %x\r\n", i, cmos_reg_buf);
		} else {
			printf("%x = NA\r\n", i);
  40108e:	4f88      	ldr	r7, [pc, #544]	; (4012b0 <main+0x2dc>)
	twi_cmos_packet.chip = 0x6e;
	twi_cmos_packet.length = 1;
	twi_cmos_packet.buffer = &cmos_reg_buf;
	
	for (i = 0; i <= 0xfd; i++){
		twi_cmos_packet.addr[0] = i;
  401090:	a90e      	add	r1, sp, #56	; 0x38
  401092:	f801 4d20 	strb.w	r4, [r1, #-32]!
		cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  401096:	4630      	mov	r0, r6
  401098:	47a8      	blx	r5
		
		if (cmos_read_status == TWI_SUCCESS){
  40109a:	b930      	cbnz	r0, 4010aa <main+0xd6>
			printf("[%x]: %x\r\n", i, cmos_reg_buf);
  40109c:	4885      	ldr	r0, [pc, #532]	; (4012b4 <main+0x2e0>)
  40109e:	4621      	mov	r1, r4
  4010a0:	f89d 2017 	ldrb.w	r2, [sp, #23]
  4010a4:	4b79      	ldr	r3, [pc, #484]	; (40128c <main+0x2b8>)
  4010a6:	4798      	blx	r3
  4010a8:	e003      	b.n	4010b2 <main+0xde>
		} else {
			printf("%x = NA\r\n", i);
  4010aa:	4638      	mov	r0, r7
  4010ac:	4621      	mov	r1, r4
  4010ae:	4b77      	ldr	r3, [pc, #476]	; (40128c <main+0x2b8>)
  4010b0:	4798      	blx	r3
		}		
		delay_ms(5);
  4010b2:	f24a 706a 	movw	r0, #42858	; 0xa76a
  4010b6:	4b80      	ldr	r3, [pc, #512]	; (4012b8 <main+0x2e4>)
  4010b8:	4798      	blx	r3
	twi_cmos_packet.addr_length = 1;
	twi_cmos_packet.chip = 0x6e;
	twi_cmos_packet.length = 1;
	twi_cmos_packet.buffer = &cmos_reg_buf;
	
	for (i = 0; i <= 0xfd; i++){
  4010ba:	3401      	adds	r4, #1
  4010bc:	2cfe      	cmp	r4, #254	; 0xfe
  4010be:	d1e7      	bne.n	401090 <main+0xbc>
		} else {
			printf("%x = NA\r\n", i);
		}		
		delay_ms(5);
	}
	uint8_t cmos_val = 0x02;
  4010c0:	2302      	movs	r3, #2
  4010c2:	f88d 3016 	strb.w	r3, [sp, #22]
	twi_cmos_packet.addr[0] = 0x09;	
  4010c6:	2309      	movs	r3, #9
  4010c8:	f88d 3018 	strb.w	r3, [sp, #24]
	twi_cmos_packet.buffer = &cmos_val;
  4010cc:	f10d 0316 	add.w	r3, sp, #22
  4010d0:	9308      	str	r3, [sp, #32]
	twi_master_write(TWI0, &twi_cmos_packet);
  4010d2:	4d70      	ldr	r5, [pc, #448]	; (401294 <main+0x2c0>)
  4010d4:	4628      	mov	r0, r5
  4010d6:	a906      	add	r1, sp, #24
  4010d8:	4b78      	ldr	r3, [pc, #480]	; (4012bc <main+0x2e8>)
  4010da:	4798      	blx	r3
	delay_ms(5);
  4010dc:	f24a 706a 	movw	r0, #42858	; 0xa76a
  4010e0:	4c75      	ldr	r4, [pc, #468]	; (4012b8 <main+0x2e4>)
  4010e2:	47a0      	blx	r4
	
	cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  4010e4:	4628      	mov	r0, r5
  4010e6:	a906      	add	r1, sp, #24
  4010e8:	4b70      	ldr	r3, [pc, #448]	; (4012ac <main+0x2d8>)
  4010ea:	4798      	blx	r3
	printf("read value [%x]: %x\r\n", twi_cmos_packet.addr[0], cmos_val);
  4010ec:	4874      	ldr	r0, [pc, #464]	; (4012c0 <main+0x2ec>)
  4010ee:	f89d 1018 	ldrb.w	r1, [sp, #24]
  4010f2:	f89d 2016 	ldrb.w	r2, [sp, #22]
  4010f6:	4b65      	ldr	r3, [pc, #404]	; (40128c <main+0x2b8>)
  4010f8:	4798      	blx	r3
	delay_ms(50);
  4010fa:	4872      	ldr	r0, [pc, #456]	; (4012c4 <main+0x2f0>)
  4010fc:	47a0      	blx	r4
	
	// set to YUV422 QVGA mode
	cmos_write_regs( TWI0, p_cmos_conf );
  4010fe:	4628      	mov	r0, r5
  401100:	4b71      	ldr	r3, [pc, #452]	; (4012c8 <main+0x2f4>)
  401102:	6819      	ldr	r1, [r3, #0]
  401104:	4b71      	ldr	r3, [pc, #452]	; (4012cc <main+0x2f8>)
  401106:	4798      	blx	r3

	delay_ms(3000);
  401108:	4871      	ldr	r0, [pc, #452]	; (4012d0 <main+0x2fc>)
  40110a:	47a0      	blx	r4

	/*--------------- Initialize Camera ---------------	*/
	
	volatile uint8_t *p_uc_data = (uint8_t *)g_p_uc_cap_dest_buf;
  40110c:	4b71      	ldr	r3, [pc, #452]	; (4012d4 <main+0x300>)
  40110e:	681c      	ldr	r4, [r3, #0]
}

static void init_vsync_interrupts(void)
{
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h */
	pio_handler_set(PIOA, ID_PIOA, PIO_PA15, PIO_DEFAULT, vsync_handler);
  401110:	f505 2548 	add.w	r5, r5, #819200	; 0xc8000
  401114:	f505 6560 	add.w	r5, r5, #3584	; 0xe00
  401118:	4b6f      	ldr	r3, [pc, #444]	; (4012d8 <main+0x304>)
  40111a:	9300      	str	r3, [sp, #0]
  40111c:	4628      	mov	r0, r5
  40111e:	210b      	movs	r1, #11
  401120:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401124:	2300      	movs	r3, #0
  401126:	4e6d      	ldr	r6, [pc, #436]	; (4012dc <main+0x308>)
  401128:	47b0      	blx	r6
  40112a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40112e:	4b5b      	ldr	r3, [pc, #364]	; (40129c <main+0x2c8>)
  401130:	601a      	str	r2, [r3, #0]
}

static void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  401132:	200b      	movs	r0, #11
  401134:	4b49      	ldr	r3, [pc, #292]	; (40125c <main+0x288>)
  401136:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  401138:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  40113c:	f023 0301 	bic.w	r3, r3, #1
  401140:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401144:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
  401148:	f043 0308 	orr.w	r3, r3, #8
  40114c:	f8c5 3158 	str.w	r3, [r5, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  401150:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401154:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  401158:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  40115c:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401160:	f043 0320 	orr.w	r3, r3, #32
  401164:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);	//set ALWYS = 0
  401168:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  40116c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  401170:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  401174:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401178:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  40117c:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	//#if !defined(DEFAULT_MODE_COLORED)
	/* Samples only data with even index */
	p_pio->PIO_PCMR |= PIO_PCMR_HALFS;				//set HALFS = 1
  401180:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401184:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401188:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_FRSTS);	//set FRSTS = 0
  40118c:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401190:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401194:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	pio_capture_init(PIOA, ID_PIOA);
	
	//enable vsync interrupt and wait in while loop. 
	//after vsync interrupt, disable vsync interrupt. 
	
	pio_enable_interrupt(PIOA, PIO_PA15);
  401198:	4628      	mov	r0, r5
  40119a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40119e:	4b50      	ldr	r3, [pc, #320]	; (4012e0 <main+0x30c>)
  4011a0:	4798      	blx	r3
	while (!g_ul_vsync_flag) {
  4011a2:	4b50      	ldr	r3, [pc, #320]	; (4012e4 <main+0x310>)
  4011a4:	681a      	ldr	r2, [r3, #0]
  4011a6:	2a00      	cmp	r2, #0
  4011a8:	d0fc      	beq.n	4011a4 <main+0x1d0>
	}
	printf("disabling vsync\r\n");
  4011aa:	484f      	ldr	r0, [pc, #316]	; (4012e8 <main+0x314>)
  4011ac:	4b37      	ldr	r3, [pc, #220]	; (40128c <main+0x2b8>)
  4011ae:	4798      	blx	r3
	pio_disable_interrupt(PIOA, PIO_PA15);
  4011b0:	4d4e      	ldr	r5, [pc, #312]	; (4012ec <main+0x318>)
  4011b2:	4628      	mov	r0, r5
  4011b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4011b8:	4b4d      	ldr	r3, [pc, #308]	; (4012f0 <main+0x31c>)
  4011ba:	4798      	blx	r3
	
	//4. Write PIO_PCMR to set PCEN bit to one in order to enable the parallel capture mode
	//WITHOUT changing the previous configuration.
	//-----pio_capture_enable (lib)
	
	pio_capture_enable(PIOA);
  4011bc:	4628      	mov	r0, r5
  4011be:	4b4d      	ldr	r3, [pc, #308]	; (4012f4 <main+0x320>)
  4011c0:	4798      	blx	r3
	
	//2. Configure PDC transfer in PDC registers.
	//g_p_uc_cap_dest_buf = (uint8_t *)CAP_DEST;
	pio_capture_to_buffer(PIOA, g_p_uc_cap_dest_buf, (g_us_cap_line*g_us_cap_rows)>>2 );
  4011c2:	4b44      	ldr	r3, [pc, #272]	; (4012d4 <main+0x300>)
  4011c4:	6819      	ldr	r1, [r3, #0]
  4011c6:	4b4c      	ldr	r3, [pc, #304]	; (4012f8 <main+0x324>)
  4011c8:	881a      	ldrh	r2, [r3, #0]
  4011ca:	4b4c      	ldr	r3, [pc, #304]	; (4012fc <main+0x328>)
  4011cc:	881b      	ldrh	r3, [r3, #0]
  4011ce:	fb03 f302 	mul.w	r3, r3, r2
  4011d2:	109b      	asrs	r3, r3, #2
 * \param ul_size Data frame size.
 */
static uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size)
{
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4011d4:	f8d5 216c 	ldr.w	r2, [r5, #364]	; 0x16c
  4011d8:	b96a      	cbnz	r2, 4011f6 <main+0x222>
  4011da:	f8d5 217c 	ldr.w	r2, [r5, #380]	; 0x17c
  4011de:	b952      	cbnz	r2, 4011f6 <main+0x222>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  4011e0:	f8c5 1168 	str.w	r1, [r5, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  4011e4:	f8c5 316c 	str.w	r3, [r5, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  4011e8:	2301      	movs	r3, #1
  4011ea:	f8c5 3188 	str.w	r3, [r5, #392]	; 0x188
		printf("pio_capture_free_1\r\n");
  4011ee:	4844      	ldr	r0, [pc, #272]	; (401300 <main+0x32c>)
  4011f0:	4b26      	ldr	r3, [pc, #152]	; (40128c <main+0x2b8>)
  4011f2:	4798      	blx	r3
  4011f4:	e00f      	b.n	401216 <main+0x242>
		return 1;
	} else if (p_pio->PIO_RNCR == 0) {
  4011f6:	4a3d      	ldr	r2, [pc, #244]	; (4012ec <main+0x318>)
  4011f8:	f8d2 217c 	ldr.w	r2, [r2, #380]	; 0x17c
  4011fc:	b942      	cbnz	r2, 401210 <main+0x23c>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  4011fe:	4a3b      	ldr	r2, [pc, #236]	; (4012ec <main+0x318>)
  401200:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401204:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		printf("pio_capture_free_2\r\n");	
  401208:	483e      	ldr	r0, [pc, #248]	; (401304 <main+0x330>)
  40120a:	4b20      	ldr	r3, [pc, #128]	; (40128c <main+0x2b8>)
  40120c:	4798      	blx	r3
  40120e:	e002      	b.n	401216 <main+0x242>
		return 1;
	} else {
		printf("pdc not configured\r\n");	
  401210:	483d      	ldr	r0, [pc, #244]	; (401308 <main+0x334>)
  401212:	4b1e      	ldr	r3, [pc, #120]	; (40128c <main+0x2b8>)
  401214:	4798      	blx	r3
	//PIO_PCISR.
	//6. Check OVRE flag in PIO_PCISR.
	//-----while loop to wait end of capture
	
	/* Wait end of capture*/
	while (!((PIOA->PIO_PCISR & PIO_PCIMR_RXBUFF) == PIO_PCIMR_RXBUFF)) {
  401216:	4b35      	ldr	r3, [pc, #212]	; (4012ec <main+0x318>)
  401218:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
  40121c:	f012 0f08 	tst.w	r2, #8
  401220:	d0fa      	beq.n	401218 <main+0x244>
	}	
	printf("frame capture done\r\n");
  401222:	483a      	ldr	r0, [pc, #232]	; (40130c <main+0x338>)
  401224:	4d19      	ldr	r5, [pc, #100]	; (40128c <main+0x2b8>)
  401226:	47a8      	blx	r5

	/* Disable pio capture*/
	pio_capture_disable(PIOA);
  401228:	4830      	ldr	r0, [pc, #192]	; (4012ec <main+0x318>)
  40122a:	4b39      	ldr	r3, [pc, #228]	; (401310 <main+0x33c>)
  40122c:	4798      	blx	r3

	/* Reset vsync flag*/
	g_ul_vsync_flag = false;
  40122e:	2200      	movs	r2, #0
  401230:	4b2c      	ldr	r3, [pc, #176]	; (4012e4 <main+0x310>)
  401232:	601a      	str	r2, [r3, #0]
	//}

	/* Request scan. */
	//m2m_wifi_request_scan(M2M_WIFI_CH_ALL);

	printf("entering forever loop\r\n");
  401234:	4837      	ldr	r0, [pc, #220]	; (401314 <main+0x340>)
  401236:	47a8      	blx	r5
  401238:	f504 3796 	add.w	r7, r4, #76800	; 0x12c00
	
	uint32_t ul_cursor;
	for (ul_cursor = 76800; ul_cursor != 0; ul_cursor -= 1, p_uc_data += 1) {
		printf("%#02x,", *p_uc_data);
  40123c:	4e36      	ldr	r6, [pc, #216]	; (401318 <main+0x344>)
  40123e:	f814 1b01 	ldrb.w	r1, [r4], #1
  401242:	4630      	mov	r0, r6
  401244:	47a8      	blx	r5
	//m2m_wifi_request_scan(M2M_WIFI_CH_ALL);

	printf("entering forever loop\r\n");
	
	uint32_t ul_cursor;
	for (ul_cursor = 76800; ul_cursor != 0; ul_cursor -= 1, p_uc_data += 1) {
  401246:	42bc      	cmp	r4, r7
  401248:	d1f9      	bne.n	40123e <main+0x26a>
		printf("%#02x,", *p_uc_data);
	}
	
	printf("busy waiting\r\n");
  40124a:	4834      	ldr	r0, [pc, #208]	; (40131c <main+0x348>)
  40124c:	4b0f      	ldr	r3, [pc, #60]	; (40128c <main+0x2b8>)
  40124e:	4798      	blx	r3
	while (1) {
		/* Handle pending events from network controller. */
		//while (m2m_wifi_handle_events(NULL) != M2M_SUCCESS) {
		//}
	}
  401250:	e7fe      	b.n	401250 <main+0x27c>
  401252:	bf00      	nop
  401254:	00400129 	.word	0x00400129
  401258:	00400219 	.word	0x00400219
  40125c:	0040087d 	.word	0x0040087d
  401260:	400e0800 	.word	0x400e0800
  401264:	2000095c 	.word	0x2000095c
  401268:	00400ed1 	.word	0x00400ed1
  40126c:	20000958 	.word	0x20000958
  401270:	00400e49 	.word	0x00400e49
  401274:	20000954 	.word	0x20000954
  401278:	07270e00 	.word	0x07270e00
  40127c:	00400b01 	.word	0x00400b01
  401280:	20000448 	.word	0x20000448
  401284:	00401435 	.word	0x00401435
  401288:	00404418 	.word	0x00404418
  40128c:	00401371 	.word	0x00401371
  401290:	00061a80 	.word	0x00061a80
  401294:	40018000 	.word	0x40018000
  401298:	00400915 	.word	0x00400915
  40129c:	e000e100 	.word	0xe000e100
  4012a0:	00400ad5 	.word	0x00400ad5
  4012a4:	00404470 	.word	0x00404470
  4012a8:	00404484 	.word	0x00404484
  4012ac:	00400955 	.word	0x00400955
  4012b0:	0040449c 	.word	0x0040449c
  4012b4:	00404490 	.word	0x00404490
  4012b8:	20000001 	.word	0x20000001
  4012bc:	00400a35 	.word	0x00400a35
  4012c0:	004044a8 	.word	0x004044a8
  4012c4:	00068a1c 	.word	0x00068a1c
  4012c8:	20000014 	.word	0x20000014
  4012cc:	00400f51 	.word	0x00400f51
  4012d0:	01885e6e 	.word	0x01885e6e
  4012d4:	20000018 	.word	0x20000018
  4012d8:	00400e3d 	.word	0x00400e3d
  4012dc:	00400715 	.word	0x00400715
  4012e0:	00400469 	.word	0x00400469
  4012e4:	2000091c 	.word	0x2000091c
  4012e8:	004044c0 	.word	0x004044c0
  4012ec:	400e0e00 	.word	0x400e0e00
  4012f0:	00400471 	.word	0x00400471
  4012f4:	0040067d 	.word	0x0040067d
  4012f8:	20000012 	.word	0x20000012
  4012fc:	20000010 	.word	0x20000010
  401300:	004044d4 	.word	0x004044d4
  401304:	004044ec 	.word	0x004044ec
  401308:	00404504 	.word	0x00404504
  40130c:	0040451c 	.word	0x0040451c
  401310:	00400695 	.word	0x00400695
  401314:	00404534 	.word	0x00404534
  401318:	0040454c 	.word	0x0040454c
  40131c:	00404554 	.word	0x00404554

00401320 <__libc_init_array>:
  401320:	b570      	push	{r4, r5, r6, lr}
  401322:	4e0f      	ldr	r6, [pc, #60]	; (401360 <__libc_init_array+0x40>)
  401324:	4d0f      	ldr	r5, [pc, #60]	; (401364 <__libc_init_array+0x44>)
  401326:	1b76      	subs	r6, r6, r5
  401328:	10b6      	asrs	r6, r6, #2
  40132a:	bf18      	it	ne
  40132c:	2400      	movne	r4, #0
  40132e:	d005      	beq.n	40133c <__libc_init_array+0x1c>
  401330:	3401      	adds	r4, #1
  401332:	f855 3b04 	ldr.w	r3, [r5], #4
  401336:	4798      	blx	r3
  401338:	42a6      	cmp	r6, r4
  40133a:	d1f9      	bne.n	401330 <__libc_init_array+0x10>
  40133c:	4e0a      	ldr	r6, [pc, #40]	; (401368 <__libc_init_array+0x48>)
  40133e:	4d0b      	ldr	r5, [pc, #44]	; (40136c <__libc_init_array+0x4c>)
  401340:	1b76      	subs	r6, r6, r5
  401342:	f003 f93b 	bl	4045bc <_init>
  401346:	10b6      	asrs	r6, r6, #2
  401348:	bf18      	it	ne
  40134a:	2400      	movne	r4, #0
  40134c:	d006      	beq.n	40135c <__libc_init_array+0x3c>
  40134e:	3401      	adds	r4, #1
  401350:	f855 3b04 	ldr.w	r3, [r5], #4
  401354:	4798      	blx	r3
  401356:	42a6      	cmp	r6, r4
  401358:	d1f9      	bne.n	40134e <__libc_init_array+0x2e>
  40135a:	bd70      	pop	{r4, r5, r6, pc}
  40135c:	bd70      	pop	{r4, r5, r6, pc}
  40135e:	bf00      	nop
  401360:	004045c8 	.word	0x004045c8
  401364:	004045c8 	.word	0x004045c8
  401368:	004045d0 	.word	0x004045d0
  40136c:	004045c8 	.word	0x004045c8

00401370 <iprintf>:
  401370:	b40f      	push	{r0, r1, r2, r3}
  401372:	b500      	push	{lr}
  401374:	4907      	ldr	r1, [pc, #28]	; (401394 <iprintf+0x24>)
  401376:	b083      	sub	sp, #12
  401378:	ab04      	add	r3, sp, #16
  40137a:	6808      	ldr	r0, [r1, #0]
  40137c:	f853 2b04 	ldr.w	r2, [r3], #4
  401380:	6881      	ldr	r1, [r0, #8]
  401382:	9301      	str	r3, [sp, #4]
  401384:	f000 f916 	bl	4015b4 <_vfiprintf_r>
  401388:	b003      	add	sp, #12
  40138a:	f85d eb04 	ldr.w	lr, [sp], #4
  40138e:	b004      	add	sp, #16
  401390:	4770      	bx	lr
  401392:	bf00      	nop
  401394:	20000448 	.word	0x20000448

00401398 <memset>:
  401398:	b470      	push	{r4, r5, r6}
  40139a:	0784      	lsls	r4, r0, #30
  40139c:	d046      	beq.n	40142c <memset+0x94>
  40139e:	1e54      	subs	r4, r2, #1
  4013a0:	2a00      	cmp	r2, #0
  4013a2:	d041      	beq.n	401428 <memset+0x90>
  4013a4:	b2cd      	uxtb	r5, r1
  4013a6:	4603      	mov	r3, r0
  4013a8:	e002      	b.n	4013b0 <memset+0x18>
  4013aa:	1e62      	subs	r2, r4, #1
  4013ac:	b3e4      	cbz	r4, 401428 <memset+0x90>
  4013ae:	4614      	mov	r4, r2
  4013b0:	f803 5b01 	strb.w	r5, [r3], #1
  4013b4:	079a      	lsls	r2, r3, #30
  4013b6:	d1f8      	bne.n	4013aa <memset+0x12>
  4013b8:	2c03      	cmp	r4, #3
  4013ba:	d92e      	bls.n	40141a <memset+0x82>
  4013bc:	b2cd      	uxtb	r5, r1
  4013be:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4013c2:	2c0f      	cmp	r4, #15
  4013c4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4013c8:	d919      	bls.n	4013fe <memset+0x66>
  4013ca:	f103 0210 	add.w	r2, r3, #16
  4013ce:	4626      	mov	r6, r4
  4013d0:	3e10      	subs	r6, #16
  4013d2:	2e0f      	cmp	r6, #15
  4013d4:	f842 5c10 	str.w	r5, [r2, #-16]
  4013d8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4013dc:	f842 5c08 	str.w	r5, [r2, #-8]
  4013e0:	f842 5c04 	str.w	r5, [r2, #-4]
  4013e4:	f102 0210 	add.w	r2, r2, #16
  4013e8:	d8f2      	bhi.n	4013d0 <memset+0x38>
  4013ea:	f1a4 0210 	sub.w	r2, r4, #16
  4013ee:	f022 020f 	bic.w	r2, r2, #15
  4013f2:	f004 040f 	and.w	r4, r4, #15
  4013f6:	3210      	adds	r2, #16
  4013f8:	2c03      	cmp	r4, #3
  4013fa:	4413      	add	r3, r2
  4013fc:	d90d      	bls.n	40141a <memset+0x82>
  4013fe:	461e      	mov	r6, r3
  401400:	4622      	mov	r2, r4
  401402:	3a04      	subs	r2, #4
  401404:	2a03      	cmp	r2, #3
  401406:	f846 5b04 	str.w	r5, [r6], #4
  40140a:	d8fa      	bhi.n	401402 <memset+0x6a>
  40140c:	1f22      	subs	r2, r4, #4
  40140e:	f022 0203 	bic.w	r2, r2, #3
  401412:	3204      	adds	r2, #4
  401414:	4413      	add	r3, r2
  401416:	f004 0403 	and.w	r4, r4, #3
  40141a:	b12c      	cbz	r4, 401428 <memset+0x90>
  40141c:	b2c9      	uxtb	r1, r1
  40141e:	441c      	add	r4, r3
  401420:	f803 1b01 	strb.w	r1, [r3], #1
  401424:	42a3      	cmp	r3, r4
  401426:	d1fb      	bne.n	401420 <memset+0x88>
  401428:	bc70      	pop	{r4, r5, r6}
  40142a:	4770      	bx	lr
  40142c:	4614      	mov	r4, r2
  40142e:	4603      	mov	r3, r0
  401430:	e7c2      	b.n	4013b8 <memset+0x20>
  401432:	bf00      	nop

00401434 <setbuf>:
  401434:	2900      	cmp	r1, #0
  401436:	bf0c      	ite	eq
  401438:	2202      	moveq	r2, #2
  40143a:	2200      	movne	r2, #0
  40143c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401440:	f000 b800 	b.w	401444 <setvbuf>

00401444 <setvbuf>:
  401444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401448:	4c3a      	ldr	r4, [pc, #232]	; (401534 <setvbuf+0xf0>)
  40144a:	6826      	ldr	r6, [r4, #0]
  40144c:	460d      	mov	r5, r1
  40144e:	4604      	mov	r4, r0
  401450:	4690      	mov	r8, r2
  401452:	461f      	mov	r7, r3
  401454:	b116      	cbz	r6, 40145c <setvbuf+0x18>
  401456:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401458:	2b00      	cmp	r3, #0
  40145a:	d03c      	beq.n	4014d6 <setvbuf+0x92>
  40145c:	f1b8 0f02 	cmp.w	r8, #2
  401460:	d82f      	bhi.n	4014c2 <setvbuf+0x7e>
  401462:	2f00      	cmp	r7, #0
  401464:	db2d      	blt.n	4014c2 <setvbuf+0x7e>
  401466:	4621      	mov	r1, r4
  401468:	4630      	mov	r0, r6
  40146a:	f001 f803 	bl	402474 <_fflush_r>
  40146e:	89a1      	ldrh	r1, [r4, #12]
  401470:	2300      	movs	r3, #0
  401472:	6063      	str	r3, [r4, #4]
  401474:	61a3      	str	r3, [r4, #24]
  401476:	060b      	lsls	r3, r1, #24
  401478:	d427      	bmi.n	4014ca <setvbuf+0x86>
  40147a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40147e:	b289      	uxth	r1, r1
  401480:	f1b8 0f02 	cmp.w	r8, #2
  401484:	81a1      	strh	r1, [r4, #12]
  401486:	d02a      	beq.n	4014de <setvbuf+0x9a>
  401488:	2d00      	cmp	r5, #0
  40148a:	d036      	beq.n	4014fa <setvbuf+0xb6>
  40148c:	f1b8 0f01 	cmp.w	r8, #1
  401490:	d011      	beq.n	4014b6 <setvbuf+0x72>
  401492:	b289      	uxth	r1, r1
  401494:	f001 0008 	and.w	r0, r1, #8
  401498:	4b27      	ldr	r3, [pc, #156]	; (401538 <setvbuf+0xf4>)
  40149a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40149c:	b280      	uxth	r0, r0
  40149e:	6025      	str	r5, [r4, #0]
  4014a0:	6125      	str	r5, [r4, #16]
  4014a2:	6167      	str	r7, [r4, #20]
  4014a4:	b178      	cbz	r0, 4014c6 <setvbuf+0x82>
  4014a6:	f011 0f03 	tst.w	r1, #3
  4014aa:	bf18      	it	ne
  4014ac:	2700      	movne	r7, #0
  4014ae:	60a7      	str	r7, [r4, #8]
  4014b0:	2000      	movs	r0, #0
  4014b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014b6:	f041 0101 	orr.w	r1, r1, #1
  4014ba:	427b      	negs	r3, r7
  4014bc:	81a1      	strh	r1, [r4, #12]
  4014be:	61a3      	str	r3, [r4, #24]
  4014c0:	e7e7      	b.n	401492 <setvbuf+0x4e>
  4014c2:	f04f 30ff 	mov.w	r0, #4294967295
  4014c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014ca:	6921      	ldr	r1, [r4, #16]
  4014cc:	4630      	mov	r0, r6
  4014ce:	f001 f93d 	bl	40274c <_free_r>
  4014d2:	89a1      	ldrh	r1, [r4, #12]
  4014d4:	e7d1      	b.n	40147a <setvbuf+0x36>
  4014d6:	4630      	mov	r0, r6
  4014d8:	f001 f860 	bl	40259c <__sinit>
  4014dc:	e7be      	b.n	40145c <setvbuf+0x18>
  4014de:	2000      	movs	r0, #0
  4014e0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4014e4:	f041 0102 	orr.w	r1, r1, #2
  4014e8:	2500      	movs	r5, #0
  4014ea:	2201      	movs	r2, #1
  4014ec:	81a1      	strh	r1, [r4, #12]
  4014ee:	60a5      	str	r5, [r4, #8]
  4014f0:	6023      	str	r3, [r4, #0]
  4014f2:	6123      	str	r3, [r4, #16]
  4014f4:	6162      	str	r2, [r4, #20]
  4014f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014fa:	2f00      	cmp	r7, #0
  4014fc:	bf08      	it	eq
  4014fe:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401502:	4638      	mov	r0, r7
  401504:	f001 fc2a 	bl	402d5c <malloc>
  401508:	4605      	mov	r5, r0
  40150a:	b128      	cbz	r0, 401518 <setvbuf+0xd4>
  40150c:	89a1      	ldrh	r1, [r4, #12]
  40150e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401512:	b289      	uxth	r1, r1
  401514:	81a1      	strh	r1, [r4, #12]
  401516:	e7b9      	b.n	40148c <setvbuf+0x48>
  401518:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40151c:	f001 fc1e 	bl	402d5c <malloc>
  401520:	4605      	mov	r5, r0
  401522:	b918      	cbnz	r0, 40152c <setvbuf+0xe8>
  401524:	89a1      	ldrh	r1, [r4, #12]
  401526:	f04f 30ff 	mov.w	r0, #4294967295
  40152a:	e7d9      	b.n	4014e0 <setvbuf+0x9c>
  40152c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401530:	e7ec      	b.n	40150c <setvbuf+0xc8>
  401532:	bf00      	nop
  401534:	20000448 	.word	0x20000448
  401538:	004024a1 	.word	0x004024a1

0040153c <__sprint_r.part.0>:
  40153c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40153e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401542:	049c      	lsls	r4, r3, #18
  401544:	460f      	mov	r7, r1
  401546:	4692      	mov	sl, r2
  401548:	d52b      	bpl.n	4015a2 <__sprint_r.part.0+0x66>
  40154a:	6893      	ldr	r3, [r2, #8]
  40154c:	6812      	ldr	r2, [r2, #0]
  40154e:	b333      	cbz	r3, 40159e <__sprint_r.part.0+0x62>
  401550:	4680      	mov	r8, r0
  401552:	f102 0908 	add.w	r9, r2, #8
  401556:	e919 0060 	ldmdb	r9, {r5, r6}
  40155a:	08b6      	lsrs	r6, r6, #2
  40155c:	d017      	beq.n	40158e <__sprint_r.part.0+0x52>
  40155e:	3d04      	subs	r5, #4
  401560:	2400      	movs	r4, #0
  401562:	e001      	b.n	401568 <__sprint_r.part.0+0x2c>
  401564:	42a6      	cmp	r6, r4
  401566:	d010      	beq.n	40158a <__sprint_r.part.0+0x4e>
  401568:	4640      	mov	r0, r8
  40156a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40156e:	463a      	mov	r2, r7
  401570:	f001 f88c 	bl	40268c <_fputwc_r>
  401574:	1c43      	adds	r3, r0, #1
  401576:	f104 0401 	add.w	r4, r4, #1
  40157a:	d1f3      	bne.n	401564 <__sprint_r.part.0+0x28>
  40157c:	2300      	movs	r3, #0
  40157e:	f8ca 3008 	str.w	r3, [sl, #8]
  401582:	f8ca 3004 	str.w	r3, [sl, #4]
  401586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40158a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40158e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401592:	f8ca 3008 	str.w	r3, [sl, #8]
  401596:	f109 0908 	add.w	r9, r9, #8
  40159a:	2b00      	cmp	r3, #0
  40159c:	d1db      	bne.n	401556 <__sprint_r.part.0+0x1a>
  40159e:	2000      	movs	r0, #0
  4015a0:	e7ec      	b.n	40157c <__sprint_r.part.0+0x40>
  4015a2:	f001 f9ab 	bl	4028fc <__sfvwrite_r>
  4015a6:	2300      	movs	r3, #0
  4015a8:	f8ca 3008 	str.w	r3, [sl, #8]
  4015ac:	f8ca 3004 	str.w	r3, [sl, #4]
  4015b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004015b4 <_vfiprintf_r>:
  4015b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015b8:	b0ab      	sub	sp, #172	; 0xac
  4015ba:	461c      	mov	r4, r3
  4015bc:	9100      	str	r1, [sp, #0]
  4015be:	4693      	mov	fp, r2
  4015c0:	9304      	str	r3, [sp, #16]
  4015c2:	9001      	str	r0, [sp, #4]
  4015c4:	b118      	cbz	r0, 4015ce <_vfiprintf_r+0x1a>
  4015c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4015c8:	2b00      	cmp	r3, #0
  4015ca:	f000 80e3 	beq.w	401794 <_vfiprintf_r+0x1e0>
  4015ce:	9b00      	ldr	r3, [sp, #0]
  4015d0:	8999      	ldrh	r1, [r3, #12]
  4015d2:	b28a      	uxth	r2, r1
  4015d4:	0490      	lsls	r0, r2, #18
  4015d6:	d408      	bmi.n	4015ea <_vfiprintf_r+0x36>
  4015d8:	4618      	mov	r0, r3
  4015da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  4015dc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4015e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4015e4:	8182      	strh	r2, [r0, #12]
  4015e6:	6643      	str	r3, [r0, #100]	; 0x64
  4015e8:	b292      	uxth	r2, r2
  4015ea:	0711      	lsls	r1, r2, #28
  4015ec:	f140 80b2 	bpl.w	401754 <_vfiprintf_r+0x1a0>
  4015f0:	9b00      	ldr	r3, [sp, #0]
  4015f2:	691b      	ldr	r3, [r3, #16]
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	f000 80ad 	beq.w	401754 <_vfiprintf_r+0x1a0>
  4015fa:	f002 021a 	and.w	r2, r2, #26
  4015fe:	2a0a      	cmp	r2, #10
  401600:	f000 80b4 	beq.w	40176c <_vfiprintf_r+0x1b8>
  401604:	2300      	movs	r3, #0
  401606:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  40160a:	9309      	str	r3, [sp, #36]	; 0x24
  40160c:	930f      	str	r3, [sp, #60]	; 0x3c
  40160e:	930e      	str	r3, [sp, #56]	; 0x38
  401610:	9302      	str	r3, [sp, #8]
  401612:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  401616:	4654      	mov	r4, sl
  401618:	f89b 3000 	ldrb.w	r3, [fp]
  40161c:	2b00      	cmp	r3, #0
  40161e:	f000 84a3 	beq.w	401f68 <_vfiprintf_r+0x9b4>
  401622:	2b25      	cmp	r3, #37	; 0x25
  401624:	f000 84a0 	beq.w	401f68 <_vfiprintf_r+0x9b4>
  401628:	465a      	mov	r2, fp
  40162a:	e001      	b.n	401630 <_vfiprintf_r+0x7c>
  40162c:	2b25      	cmp	r3, #37	; 0x25
  40162e:	d003      	beq.n	401638 <_vfiprintf_r+0x84>
  401630:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401634:	2b00      	cmp	r3, #0
  401636:	d1f9      	bne.n	40162c <_vfiprintf_r+0x78>
  401638:	ebcb 0602 	rsb	r6, fp, r2
  40163c:	4615      	mov	r5, r2
  40163e:	b196      	cbz	r6, 401666 <_vfiprintf_r+0xb2>
  401640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401642:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401644:	f8c4 b000 	str.w	fp, [r4]
  401648:	3301      	adds	r3, #1
  40164a:	4432      	add	r2, r6
  40164c:	2b07      	cmp	r3, #7
  40164e:	6066      	str	r6, [r4, #4]
  401650:	920f      	str	r2, [sp, #60]	; 0x3c
  401652:	930e      	str	r3, [sp, #56]	; 0x38
  401654:	dd79      	ble.n	40174a <_vfiprintf_r+0x196>
  401656:	2a00      	cmp	r2, #0
  401658:	f040 84af 	bne.w	401fba <_vfiprintf_r+0xa06>
  40165c:	9b02      	ldr	r3, [sp, #8]
  40165e:	920e      	str	r2, [sp, #56]	; 0x38
  401660:	4433      	add	r3, r6
  401662:	4654      	mov	r4, sl
  401664:	9302      	str	r3, [sp, #8]
  401666:	782b      	ldrb	r3, [r5, #0]
  401668:	2b00      	cmp	r3, #0
  40166a:	f000 8360 	beq.w	401d2e <_vfiprintf_r+0x77a>
  40166e:	2100      	movs	r1, #0
  401670:	f04f 0300 	mov.w	r3, #0
  401674:	f04f 3cff 	mov.w	ip, #4294967295
  401678:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40167c:	1c68      	adds	r0, r5, #1
  40167e:	786b      	ldrb	r3, [r5, #1]
  401680:	4688      	mov	r8, r1
  401682:	460d      	mov	r5, r1
  401684:	4666      	mov	r6, ip
  401686:	f100 0b01 	add.w	fp, r0, #1
  40168a:	f1a3 0220 	sub.w	r2, r3, #32
  40168e:	2a58      	cmp	r2, #88	; 0x58
  401690:	f200 82ab 	bhi.w	401bea <_vfiprintf_r+0x636>
  401694:	e8df f012 	tbh	[pc, r2, lsl #1]
  401698:	02a9029b 	.word	0x02a9029b
  40169c:	02a302a9 	.word	0x02a302a9
  4016a0:	02a902a9 	.word	0x02a902a9
  4016a4:	02a902a9 	.word	0x02a902a9
  4016a8:	02a902a9 	.word	0x02a902a9
  4016ac:	02620255 	.word	0x02620255
  4016b0:	010d02a9 	.word	0x010d02a9
  4016b4:	02a9026e 	.word	0x02a9026e
  4016b8:	012f0129 	.word	0x012f0129
  4016bc:	012f012f 	.word	0x012f012f
  4016c0:	012f012f 	.word	0x012f012f
  4016c4:	012f012f 	.word	0x012f012f
  4016c8:	012f012f 	.word	0x012f012f
  4016cc:	02a902a9 	.word	0x02a902a9
  4016d0:	02a902a9 	.word	0x02a902a9
  4016d4:	02a902a9 	.word	0x02a902a9
  4016d8:	02a902a9 	.word	0x02a902a9
  4016dc:	02a902a9 	.word	0x02a902a9
  4016e0:	02a9013d 	.word	0x02a9013d
  4016e4:	02a902a9 	.word	0x02a902a9
  4016e8:	02a902a9 	.word	0x02a902a9
  4016ec:	02a902a9 	.word	0x02a902a9
  4016f0:	02a902a9 	.word	0x02a902a9
  4016f4:	017402a9 	.word	0x017402a9
  4016f8:	02a902a9 	.word	0x02a902a9
  4016fc:	02a902a9 	.word	0x02a902a9
  401700:	018b02a9 	.word	0x018b02a9
  401704:	02a902a9 	.word	0x02a902a9
  401708:	02a901a3 	.word	0x02a901a3
  40170c:	02a902a9 	.word	0x02a902a9
  401710:	02a902a9 	.word	0x02a902a9
  401714:	02a902a9 	.word	0x02a902a9
  401718:	02a902a9 	.word	0x02a902a9
  40171c:	01c702a9 	.word	0x01c702a9
  401720:	02a901da 	.word	0x02a901da
  401724:	02a902a9 	.word	0x02a902a9
  401728:	01da0123 	.word	0x01da0123
  40172c:	02a902a9 	.word	0x02a902a9
  401730:	02a9024c 	.word	0x02a9024c
  401734:	0113028a 	.word	0x0113028a
  401738:	020701f3 	.word	0x020701f3
  40173c:	020d02a9 	.word	0x020d02a9
  401740:	008102a9 	.word	0x008102a9
  401744:	02a902a9 	.word	0x02a902a9
  401748:	0233      	.short	0x0233
  40174a:	3408      	adds	r4, #8
  40174c:	9b02      	ldr	r3, [sp, #8]
  40174e:	4433      	add	r3, r6
  401750:	9302      	str	r3, [sp, #8]
  401752:	e788      	b.n	401666 <_vfiprintf_r+0xb2>
  401754:	9801      	ldr	r0, [sp, #4]
  401756:	9900      	ldr	r1, [sp, #0]
  401758:	f000 fd70 	bl	40223c <__swsetup_r>
  40175c:	b9a8      	cbnz	r0, 40178a <_vfiprintf_r+0x1d6>
  40175e:	9b00      	ldr	r3, [sp, #0]
  401760:	899a      	ldrh	r2, [r3, #12]
  401762:	f002 021a 	and.w	r2, r2, #26
  401766:	2a0a      	cmp	r2, #10
  401768:	f47f af4c 	bne.w	401604 <_vfiprintf_r+0x50>
  40176c:	9b00      	ldr	r3, [sp, #0]
  40176e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  401772:	2b00      	cmp	r3, #0
  401774:	f6ff af46 	blt.w	401604 <_vfiprintf_r+0x50>
  401778:	9801      	ldr	r0, [sp, #4]
  40177a:	9900      	ldr	r1, [sp, #0]
  40177c:	465a      	mov	r2, fp
  40177e:	4623      	mov	r3, r4
  401780:	f000 fd20 	bl	4021c4 <__sbprintf>
  401784:	b02b      	add	sp, #172	; 0xac
  401786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40178a:	f04f 30ff 	mov.w	r0, #4294967295
  40178e:	b02b      	add	sp, #172	; 0xac
  401790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401794:	f000 ff02 	bl	40259c <__sinit>
  401798:	e719      	b.n	4015ce <_vfiprintf_r+0x1a>
  40179a:	f018 0f20 	tst.w	r8, #32
  40179e:	9503      	str	r5, [sp, #12]
  4017a0:	46b4      	mov	ip, r6
  4017a2:	f000 810c 	beq.w	4019be <_vfiprintf_r+0x40a>
  4017a6:	9b04      	ldr	r3, [sp, #16]
  4017a8:	3307      	adds	r3, #7
  4017aa:	f023 0307 	bic.w	r3, r3, #7
  4017ae:	f103 0208 	add.w	r2, r3, #8
  4017b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4017b6:	9204      	str	r2, [sp, #16]
  4017b8:	2301      	movs	r3, #1
  4017ba:	f04f 0200 	mov.w	r2, #0
  4017be:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4017c2:	46e1      	mov	r9, ip
  4017c4:	2500      	movs	r5, #0
  4017c6:	f1bc 0f00 	cmp.w	ip, #0
  4017ca:	bfa8      	it	ge
  4017cc:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4017d0:	ea56 0207 	orrs.w	r2, r6, r7
  4017d4:	f040 80c4 	bne.w	401960 <_vfiprintf_r+0x3ac>
  4017d8:	f1bc 0f00 	cmp.w	ip, #0
  4017dc:	f000 8381 	beq.w	401ee2 <_vfiprintf_r+0x92e>
  4017e0:	2b01      	cmp	r3, #1
  4017e2:	f000 80c5 	beq.w	401970 <_vfiprintf_r+0x3bc>
  4017e6:	2b02      	cmp	r3, #2
  4017e8:	f000 8387 	beq.w	401efa <_vfiprintf_r+0x946>
  4017ec:	4651      	mov	r1, sl
  4017ee:	08f2      	lsrs	r2, r6, #3
  4017f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4017f4:	08f8      	lsrs	r0, r7, #3
  4017f6:	f006 0307 	and.w	r3, r6, #7
  4017fa:	4607      	mov	r7, r0
  4017fc:	4616      	mov	r6, r2
  4017fe:	3330      	adds	r3, #48	; 0x30
  401800:	ea56 0207 	orrs.w	r2, r6, r7
  401804:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401808:	d1f1      	bne.n	4017ee <_vfiprintf_r+0x23a>
  40180a:	f018 0f01 	tst.w	r8, #1
  40180e:	9107      	str	r1, [sp, #28]
  401810:	f040 83fc 	bne.w	40200c <_vfiprintf_r+0xa58>
  401814:	ebc1 090a 	rsb	r9, r1, sl
  401818:	45e1      	cmp	r9, ip
  40181a:	464e      	mov	r6, r9
  40181c:	bfb8      	it	lt
  40181e:	4666      	movlt	r6, ip
  401820:	b105      	cbz	r5, 401824 <_vfiprintf_r+0x270>
  401822:	3601      	adds	r6, #1
  401824:	f018 0302 	ands.w	r3, r8, #2
  401828:	9305      	str	r3, [sp, #20]
  40182a:	bf18      	it	ne
  40182c:	3602      	addne	r6, #2
  40182e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  401832:	9306      	str	r3, [sp, #24]
  401834:	f040 81fa 	bne.w	401c2c <_vfiprintf_r+0x678>
  401838:	9b03      	ldr	r3, [sp, #12]
  40183a:	1b9d      	subs	r5, r3, r6
  40183c:	2d00      	cmp	r5, #0
  40183e:	f340 81f5 	ble.w	401c2c <_vfiprintf_r+0x678>
  401842:	2d10      	cmp	r5, #16
  401844:	f340 848c 	ble.w	402160 <_vfiprintf_r+0xbac>
  401848:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  40184c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40184e:	4fc6      	ldr	r7, [pc, #792]	; (401b68 <_vfiprintf_r+0x5b4>)
  401850:	4620      	mov	r0, r4
  401852:	2310      	movs	r3, #16
  401854:	4664      	mov	r4, ip
  401856:	4671      	mov	r1, lr
  401858:	4684      	mov	ip, r0
  40185a:	e007      	b.n	40186c <_vfiprintf_r+0x2b8>
  40185c:	f101 0e02 	add.w	lr, r1, #2
  401860:	f10c 0c08 	add.w	ip, ip, #8
  401864:	4601      	mov	r1, r0
  401866:	3d10      	subs	r5, #16
  401868:	2d10      	cmp	r5, #16
  40186a:	dd13      	ble.n	401894 <_vfiprintf_r+0x2e0>
  40186c:	1c48      	adds	r0, r1, #1
  40186e:	3210      	adds	r2, #16
  401870:	2807      	cmp	r0, #7
  401872:	920f      	str	r2, [sp, #60]	; 0x3c
  401874:	f8cc 7000 	str.w	r7, [ip]
  401878:	f8cc 3004 	str.w	r3, [ip, #4]
  40187c:	900e      	str	r0, [sp, #56]	; 0x38
  40187e:	dded      	ble.n	40185c <_vfiprintf_r+0x2a8>
  401880:	2a00      	cmp	r2, #0
  401882:	f040 81c3 	bne.w	401c0c <_vfiprintf_r+0x658>
  401886:	3d10      	subs	r5, #16
  401888:	2d10      	cmp	r5, #16
  40188a:	4611      	mov	r1, r2
  40188c:	f04f 0e01 	mov.w	lr, #1
  401890:	46d4      	mov	ip, sl
  401892:	dceb      	bgt.n	40186c <_vfiprintf_r+0x2b8>
  401894:	4663      	mov	r3, ip
  401896:	4671      	mov	r1, lr
  401898:	46a4      	mov	ip, r4
  40189a:	461c      	mov	r4, r3
  40189c:	442a      	add	r2, r5
  40189e:	2907      	cmp	r1, #7
  4018a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4018a2:	6027      	str	r7, [r4, #0]
  4018a4:	6065      	str	r5, [r4, #4]
  4018a6:	910e      	str	r1, [sp, #56]	; 0x38
  4018a8:	f300 8346 	bgt.w	401f38 <_vfiprintf_r+0x984>
  4018ac:	3408      	adds	r4, #8
  4018ae:	1c48      	adds	r0, r1, #1
  4018b0:	e1bf      	b.n	401c32 <_vfiprintf_r+0x67e>
  4018b2:	4658      	mov	r0, fp
  4018b4:	f048 0804 	orr.w	r8, r8, #4
  4018b8:	f89b 3000 	ldrb.w	r3, [fp]
  4018bc:	e6e3      	b.n	401686 <_vfiprintf_r+0xd2>
  4018be:	f018 0320 	ands.w	r3, r8, #32
  4018c2:	9503      	str	r5, [sp, #12]
  4018c4:	46b4      	mov	ip, r6
  4018c6:	d062      	beq.n	40198e <_vfiprintf_r+0x3da>
  4018c8:	9b04      	ldr	r3, [sp, #16]
  4018ca:	3307      	adds	r3, #7
  4018cc:	f023 0307 	bic.w	r3, r3, #7
  4018d0:	f103 0208 	add.w	r2, r3, #8
  4018d4:	e9d3 6700 	ldrd	r6, r7, [r3]
  4018d8:	9204      	str	r2, [sp, #16]
  4018da:	2300      	movs	r3, #0
  4018dc:	e76d      	b.n	4017ba <_vfiprintf_r+0x206>
  4018de:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  4018e2:	f89b 3000 	ldrb.w	r3, [fp]
  4018e6:	4658      	mov	r0, fp
  4018e8:	e6cd      	b.n	401686 <_vfiprintf_r+0xd2>
  4018ea:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  4018ee:	f89b 3000 	ldrb.w	r3, [fp]
  4018f2:	4658      	mov	r0, fp
  4018f4:	e6c7      	b.n	401686 <_vfiprintf_r+0xd2>
  4018f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4018fa:	2500      	movs	r5, #0
  4018fc:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401900:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401904:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401908:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40190c:	2a09      	cmp	r2, #9
  40190e:	d9f5      	bls.n	4018fc <_vfiprintf_r+0x348>
  401910:	e6bb      	b.n	40168a <_vfiprintf_r+0xd6>
  401912:	f048 0810 	orr.w	r8, r8, #16
  401916:	f018 0f20 	tst.w	r8, #32
  40191a:	9503      	str	r5, [sp, #12]
  40191c:	46b4      	mov	ip, r6
  40191e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401922:	f000 809b 	beq.w	401a5c <_vfiprintf_r+0x4a8>
  401926:	9904      	ldr	r1, [sp, #16]
  401928:	3107      	adds	r1, #7
  40192a:	f021 0107 	bic.w	r1, r1, #7
  40192e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401932:	3108      	adds	r1, #8
  401934:	9104      	str	r1, [sp, #16]
  401936:	4616      	mov	r6, r2
  401938:	461f      	mov	r7, r3
  40193a:	2a00      	cmp	r2, #0
  40193c:	f173 0300 	sbcs.w	r3, r3, #0
  401940:	f2c0 83a6 	blt.w	402090 <_vfiprintf_r+0xadc>
  401944:	f1bc 0f00 	cmp.w	ip, #0
  401948:	bfa8      	it	ge
  40194a:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40194e:	ea56 0207 	orrs.w	r2, r6, r7
  401952:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401956:	46e1      	mov	r9, ip
  401958:	f04f 0301 	mov.w	r3, #1
  40195c:	f43f af3c 	beq.w	4017d8 <_vfiprintf_r+0x224>
  401960:	2b01      	cmp	r3, #1
  401962:	f47f af40 	bne.w	4017e6 <_vfiprintf_r+0x232>
  401966:	2f00      	cmp	r7, #0
  401968:	bf08      	it	eq
  40196a:	2e0a      	cmpeq	r6, #10
  40196c:	f080 8334 	bcs.w	401fd8 <_vfiprintf_r+0xa24>
  401970:	ab2a      	add	r3, sp, #168	; 0xa8
  401972:	3630      	adds	r6, #48	; 0x30
  401974:	f803 6d41 	strb.w	r6, [r3, #-65]!
  401978:	ebc3 090a 	rsb	r9, r3, sl
  40197c:	9307      	str	r3, [sp, #28]
  40197e:	e74b      	b.n	401818 <_vfiprintf_r+0x264>
  401980:	f048 0810 	orr.w	r8, r8, #16
  401984:	f018 0320 	ands.w	r3, r8, #32
  401988:	9503      	str	r5, [sp, #12]
  40198a:	46b4      	mov	ip, r6
  40198c:	d19c      	bne.n	4018c8 <_vfiprintf_r+0x314>
  40198e:	f018 0210 	ands.w	r2, r8, #16
  401992:	f040 82f7 	bne.w	401f84 <_vfiprintf_r+0x9d0>
  401996:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  40199a:	f000 82f3 	beq.w	401f84 <_vfiprintf_r+0x9d0>
  40199e:	9904      	ldr	r1, [sp, #16]
  4019a0:	4613      	mov	r3, r2
  4019a2:	460a      	mov	r2, r1
  4019a4:	3204      	adds	r2, #4
  4019a6:	880e      	ldrh	r6, [r1, #0]
  4019a8:	9204      	str	r2, [sp, #16]
  4019aa:	2700      	movs	r7, #0
  4019ac:	e705      	b.n	4017ba <_vfiprintf_r+0x206>
  4019ae:	f048 0810 	orr.w	r8, r8, #16
  4019b2:	f018 0f20 	tst.w	r8, #32
  4019b6:	9503      	str	r5, [sp, #12]
  4019b8:	46b4      	mov	ip, r6
  4019ba:	f47f aef4 	bne.w	4017a6 <_vfiprintf_r+0x1f2>
  4019be:	9a04      	ldr	r2, [sp, #16]
  4019c0:	f018 0f10 	tst.w	r8, #16
  4019c4:	4613      	mov	r3, r2
  4019c6:	f040 82e4 	bne.w	401f92 <_vfiprintf_r+0x9de>
  4019ca:	f018 0f40 	tst.w	r8, #64	; 0x40
  4019ce:	f000 82e0 	beq.w	401f92 <_vfiprintf_r+0x9de>
  4019d2:	8816      	ldrh	r6, [r2, #0]
  4019d4:	3204      	adds	r2, #4
  4019d6:	2700      	movs	r7, #0
  4019d8:	2301      	movs	r3, #1
  4019da:	9204      	str	r2, [sp, #16]
  4019dc:	e6ed      	b.n	4017ba <_vfiprintf_r+0x206>
  4019de:	4a63      	ldr	r2, [pc, #396]	; (401b6c <_vfiprintf_r+0x5b8>)
  4019e0:	9503      	str	r5, [sp, #12]
  4019e2:	f018 0f20 	tst.w	r8, #32
  4019e6:	46b4      	mov	ip, r6
  4019e8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4019ec:	9209      	str	r2, [sp, #36]	; 0x24
  4019ee:	f000 8090 	beq.w	401b12 <_vfiprintf_r+0x55e>
  4019f2:	9a04      	ldr	r2, [sp, #16]
  4019f4:	3207      	adds	r2, #7
  4019f6:	f022 0207 	bic.w	r2, r2, #7
  4019fa:	e9d2 6700 	ldrd	r6, r7, [r2]
  4019fe:	f102 0108 	add.w	r1, r2, #8
  401a02:	9104      	str	r1, [sp, #16]
  401a04:	f018 0f01 	tst.w	r8, #1
  401a08:	f000 8290 	beq.w	401f2c <_vfiprintf_r+0x978>
  401a0c:	ea56 0207 	orrs.w	r2, r6, r7
  401a10:	f000 828c 	beq.w	401f2c <_vfiprintf_r+0x978>
  401a14:	2230      	movs	r2, #48	; 0x30
  401a16:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401a1a:	f048 0802 	orr.w	r8, r8, #2
  401a1e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  401a22:	2302      	movs	r3, #2
  401a24:	e6c9      	b.n	4017ba <_vfiprintf_r+0x206>
  401a26:	9a04      	ldr	r2, [sp, #16]
  401a28:	9503      	str	r5, [sp, #12]
  401a2a:	6813      	ldr	r3, [r2, #0]
  401a2c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401a30:	4613      	mov	r3, r2
  401a32:	3304      	adds	r3, #4
  401a34:	2601      	movs	r6, #1
  401a36:	f04f 0100 	mov.w	r1, #0
  401a3a:	9304      	str	r3, [sp, #16]
  401a3c:	ab10      	add	r3, sp, #64	; 0x40
  401a3e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a42:	46b1      	mov	r9, r6
  401a44:	9307      	str	r3, [sp, #28]
  401a46:	f04f 0c00 	mov.w	ip, #0
  401a4a:	e6eb      	b.n	401824 <_vfiprintf_r+0x270>
  401a4c:	f018 0f20 	tst.w	r8, #32
  401a50:	9503      	str	r5, [sp, #12]
  401a52:	46b4      	mov	ip, r6
  401a54:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a58:	f47f af65 	bne.w	401926 <_vfiprintf_r+0x372>
  401a5c:	f018 0f10 	tst.w	r8, #16
  401a60:	f040 82a2 	bne.w	401fa8 <_vfiprintf_r+0x9f4>
  401a64:	f018 0f40 	tst.w	r8, #64	; 0x40
  401a68:	f000 829e 	beq.w	401fa8 <_vfiprintf_r+0x9f4>
  401a6c:	9904      	ldr	r1, [sp, #16]
  401a6e:	f9b1 6000 	ldrsh.w	r6, [r1]
  401a72:	3104      	adds	r1, #4
  401a74:	17f7      	asrs	r7, r6, #31
  401a76:	4632      	mov	r2, r6
  401a78:	463b      	mov	r3, r7
  401a7a:	9104      	str	r1, [sp, #16]
  401a7c:	e75d      	b.n	40193a <_vfiprintf_r+0x386>
  401a7e:	9904      	ldr	r1, [sp, #16]
  401a80:	9503      	str	r5, [sp, #12]
  401a82:	2330      	movs	r3, #48	; 0x30
  401a84:	460a      	mov	r2, r1
  401a86:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  401a8a:	2378      	movs	r3, #120	; 0x78
  401a8c:	3204      	adds	r2, #4
  401a8e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401a92:	4b37      	ldr	r3, [pc, #220]	; (401b70 <_vfiprintf_r+0x5bc>)
  401a94:	9309      	str	r3, [sp, #36]	; 0x24
  401a96:	46b4      	mov	ip, r6
  401a98:	f048 0802 	orr.w	r8, r8, #2
  401a9c:	680e      	ldr	r6, [r1, #0]
  401a9e:	9204      	str	r2, [sp, #16]
  401aa0:	2700      	movs	r7, #0
  401aa2:	2302      	movs	r3, #2
  401aa4:	e689      	b.n	4017ba <_vfiprintf_r+0x206>
  401aa6:	f048 0820 	orr.w	r8, r8, #32
  401aaa:	f89b 3000 	ldrb.w	r3, [fp]
  401aae:	4658      	mov	r0, fp
  401ab0:	e5e9      	b.n	401686 <_vfiprintf_r+0xd2>
  401ab2:	9a04      	ldr	r2, [sp, #16]
  401ab4:	9503      	str	r5, [sp, #12]
  401ab6:	6813      	ldr	r3, [r2, #0]
  401ab8:	9307      	str	r3, [sp, #28]
  401aba:	f04f 0100 	mov.w	r1, #0
  401abe:	46b4      	mov	ip, r6
  401ac0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401ac4:	1d16      	adds	r6, r2, #4
  401ac6:	2b00      	cmp	r3, #0
  401ac8:	f000 8350 	beq.w	40216c <_vfiprintf_r+0xbb8>
  401acc:	f1bc 0f00 	cmp.w	ip, #0
  401ad0:	f2c0 832a 	blt.w	402128 <_vfiprintf_r+0xb74>
  401ad4:	9d07      	ldr	r5, [sp, #28]
  401ad6:	f8cd c010 	str.w	ip, [sp, #16]
  401ada:	4662      	mov	r2, ip
  401adc:	4628      	mov	r0, r5
  401ade:	2100      	movs	r1, #0
  401ae0:	f001 fbd6 	bl	403290 <memchr>
  401ae4:	f8dd c010 	ldr.w	ip, [sp, #16]
  401ae8:	2800      	cmp	r0, #0
  401aea:	f000 8350 	beq.w	40218e <_vfiprintf_r+0xbda>
  401aee:	ebc5 0900 	rsb	r9, r5, r0
  401af2:	9604      	str	r6, [sp, #16]
  401af4:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401af8:	f04f 0c00 	mov.w	ip, #0
  401afc:	e68c      	b.n	401818 <_vfiprintf_r+0x264>
  401afe:	4a1c      	ldr	r2, [pc, #112]	; (401b70 <_vfiprintf_r+0x5bc>)
  401b00:	9503      	str	r5, [sp, #12]
  401b02:	f018 0f20 	tst.w	r8, #32
  401b06:	46b4      	mov	ip, r6
  401b08:	9209      	str	r2, [sp, #36]	; 0x24
  401b0a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401b0e:	f47f af70 	bne.w	4019f2 <_vfiprintf_r+0x43e>
  401b12:	9904      	ldr	r1, [sp, #16]
  401b14:	f018 0f10 	tst.w	r8, #16
  401b18:	460a      	mov	r2, r1
  401b1a:	f040 8240 	bne.w	401f9e <_vfiprintf_r+0x9ea>
  401b1e:	f018 0f40 	tst.w	r8, #64	; 0x40
  401b22:	f000 823c 	beq.w	401f9e <_vfiprintf_r+0x9ea>
  401b26:	3204      	adds	r2, #4
  401b28:	880e      	ldrh	r6, [r1, #0]
  401b2a:	9204      	str	r2, [sp, #16]
  401b2c:	2700      	movs	r7, #0
  401b2e:	e769      	b.n	401a04 <_vfiprintf_r+0x450>
  401b30:	f89b 3000 	ldrb.w	r3, [fp]
  401b34:	2b6c      	cmp	r3, #108	; 0x6c
  401b36:	f000 82ea 	beq.w	40210e <_vfiprintf_r+0xb5a>
  401b3a:	f048 0810 	orr.w	r8, r8, #16
  401b3e:	4658      	mov	r0, fp
  401b40:	e5a1      	b.n	401686 <_vfiprintf_r+0xd2>
  401b42:	9a04      	ldr	r2, [sp, #16]
  401b44:	6815      	ldr	r5, [r2, #0]
  401b46:	4613      	mov	r3, r2
  401b48:	2d00      	cmp	r5, #0
  401b4a:	f103 0304 	add.w	r3, r3, #4
  401b4e:	f2c0 82e6 	blt.w	40211e <_vfiprintf_r+0xb6a>
  401b52:	9304      	str	r3, [sp, #16]
  401b54:	f89b 3000 	ldrb.w	r3, [fp]
  401b58:	4658      	mov	r0, fp
  401b5a:	e594      	b.n	401686 <_vfiprintf_r+0xd2>
  401b5c:	f89b 3000 	ldrb.w	r3, [fp]
  401b60:	4658      	mov	r0, fp
  401b62:	212b      	movs	r1, #43	; 0x2b
  401b64:	e58f      	b.n	401686 <_vfiprintf_r+0xd2>
  401b66:	bf00      	nop
  401b68:	004045ac 	.word	0x004045ac
  401b6c:	0040457c 	.word	0x0040457c
  401b70:	00404590 	.word	0x00404590
  401b74:	f89b 3000 	ldrb.w	r3, [fp]
  401b78:	2b2a      	cmp	r3, #42	; 0x2a
  401b7a:	f10b 0001 	add.w	r0, fp, #1
  401b7e:	f000 830f 	beq.w	4021a0 <_vfiprintf_r+0xbec>
  401b82:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401b86:	2a09      	cmp	r2, #9
  401b88:	4683      	mov	fp, r0
  401b8a:	f04f 0600 	mov.w	r6, #0
  401b8e:	f63f ad7c 	bhi.w	40168a <_vfiprintf_r+0xd6>
  401b92:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401b96:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401b9a:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  401b9e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401ba2:	2a09      	cmp	r2, #9
  401ba4:	d9f5      	bls.n	401b92 <_vfiprintf_r+0x5de>
  401ba6:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  401baa:	e56e      	b.n	40168a <_vfiprintf_r+0xd6>
  401bac:	f018 0f20 	tst.w	r8, #32
  401bb0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401bb4:	f000 8283 	beq.w	4020be <_vfiprintf_r+0xb0a>
  401bb8:	9a04      	ldr	r2, [sp, #16]
  401bba:	9902      	ldr	r1, [sp, #8]
  401bbc:	6813      	ldr	r3, [r2, #0]
  401bbe:	17cf      	asrs	r7, r1, #31
  401bc0:	4608      	mov	r0, r1
  401bc2:	3204      	adds	r2, #4
  401bc4:	4639      	mov	r1, r7
  401bc6:	9204      	str	r2, [sp, #16]
  401bc8:	e9c3 0100 	strd	r0, r1, [r3]
  401bcc:	e524      	b.n	401618 <_vfiprintf_r+0x64>
  401bce:	4658      	mov	r0, fp
  401bd0:	f89b 3000 	ldrb.w	r3, [fp]
  401bd4:	2900      	cmp	r1, #0
  401bd6:	f47f ad56 	bne.w	401686 <_vfiprintf_r+0xd2>
  401bda:	2120      	movs	r1, #32
  401bdc:	e553      	b.n	401686 <_vfiprintf_r+0xd2>
  401bde:	f048 0801 	orr.w	r8, r8, #1
  401be2:	4658      	mov	r0, fp
  401be4:	f89b 3000 	ldrb.w	r3, [fp]
  401be8:	e54d      	b.n	401686 <_vfiprintf_r+0xd2>
  401bea:	9503      	str	r5, [sp, #12]
  401bec:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401bf0:	2b00      	cmp	r3, #0
  401bf2:	f000 809c 	beq.w	401d2e <_vfiprintf_r+0x77a>
  401bf6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401bfa:	f04f 0300 	mov.w	r3, #0
  401bfe:	2601      	movs	r6, #1
  401c00:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401c04:	ab10      	add	r3, sp, #64	; 0x40
  401c06:	46b1      	mov	r9, r6
  401c08:	9307      	str	r3, [sp, #28]
  401c0a:	e71c      	b.n	401a46 <_vfiprintf_r+0x492>
  401c0c:	9801      	ldr	r0, [sp, #4]
  401c0e:	9900      	ldr	r1, [sp, #0]
  401c10:	9308      	str	r3, [sp, #32]
  401c12:	aa0d      	add	r2, sp, #52	; 0x34
  401c14:	f7ff fc92 	bl	40153c <__sprint_r.part.0>
  401c18:	2800      	cmp	r0, #0
  401c1a:	f040 808f 	bne.w	401d3c <_vfiprintf_r+0x788>
  401c1e:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c22:	9b08      	ldr	r3, [sp, #32]
  401c24:	f101 0e01 	add.w	lr, r1, #1
  401c28:	46d4      	mov	ip, sl
  401c2a:	e61c      	b.n	401866 <_vfiprintf_r+0x2b2>
  401c2c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c30:	1c48      	adds	r0, r1, #1
  401c32:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401c36:	b16b      	cbz	r3, 401c54 <_vfiprintf_r+0x6a0>
  401c38:	3201      	adds	r2, #1
  401c3a:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  401c3e:	2101      	movs	r1, #1
  401c40:	2807      	cmp	r0, #7
  401c42:	920f      	str	r2, [sp, #60]	; 0x3c
  401c44:	900e      	str	r0, [sp, #56]	; 0x38
  401c46:	6023      	str	r3, [r4, #0]
  401c48:	6061      	str	r1, [r4, #4]
  401c4a:	f300 8134 	bgt.w	401eb6 <_vfiprintf_r+0x902>
  401c4e:	4601      	mov	r1, r0
  401c50:	3408      	adds	r4, #8
  401c52:	3001      	adds	r0, #1
  401c54:	9b05      	ldr	r3, [sp, #20]
  401c56:	b163      	cbz	r3, 401c72 <_vfiprintf_r+0x6be>
  401c58:	3202      	adds	r2, #2
  401c5a:	a90c      	add	r1, sp, #48	; 0x30
  401c5c:	2302      	movs	r3, #2
  401c5e:	2807      	cmp	r0, #7
  401c60:	920f      	str	r2, [sp, #60]	; 0x3c
  401c62:	900e      	str	r0, [sp, #56]	; 0x38
  401c64:	e884 000a 	stmia.w	r4, {r1, r3}
  401c68:	f300 8134 	bgt.w	401ed4 <_vfiprintf_r+0x920>
  401c6c:	4601      	mov	r1, r0
  401c6e:	3408      	adds	r4, #8
  401c70:	3001      	adds	r0, #1
  401c72:	9b06      	ldr	r3, [sp, #24]
  401c74:	2b80      	cmp	r3, #128	; 0x80
  401c76:	f000 80d4 	beq.w	401e22 <_vfiprintf_r+0x86e>
  401c7a:	ebc9 070c 	rsb	r7, r9, ip
  401c7e:	2f00      	cmp	r7, #0
  401c80:	dd2b      	ble.n	401cda <_vfiprintf_r+0x726>
  401c82:	2f10      	cmp	r7, #16
  401c84:	4daa      	ldr	r5, [pc, #680]	; (401f30 <_vfiprintf_r+0x97c>)
  401c86:	dd1f      	ble.n	401cc8 <_vfiprintf_r+0x714>
  401c88:	46a6      	mov	lr, r4
  401c8a:	2310      	movs	r3, #16
  401c8c:	9c01      	ldr	r4, [sp, #4]
  401c8e:	e007      	b.n	401ca0 <_vfiprintf_r+0x6ec>
  401c90:	f101 0c02 	add.w	ip, r1, #2
  401c94:	f10e 0e08 	add.w	lr, lr, #8
  401c98:	4601      	mov	r1, r0
  401c9a:	3f10      	subs	r7, #16
  401c9c:	2f10      	cmp	r7, #16
  401c9e:	dd11      	ble.n	401cc4 <_vfiprintf_r+0x710>
  401ca0:	1c48      	adds	r0, r1, #1
  401ca2:	3210      	adds	r2, #16
  401ca4:	2807      	cmp	r0, #7
  401ca6:	920f      	str	r2, [sp, #60]	; 0x3c
  401ca8:	f8ce 5000 	str.w	r5, [lr]
  401cac:	f8ce 3004 	str.w	r3, [lr, #4]
  401cb0:	900e      	str	r0, [sp, #56]	; 0x38
  401cb2:	dded      	ble.n	401c90 <_vfiprintf_r+0x6dc>
  401cb4:	bb6a      	cbnz	r2, 401d12 <_vfiprintf_r+0x75e>
  401cb6:	3f10      	subs	r7, #16
  401cb8:	2f10      	cmp	r7, #16
  401cba:	f04f 0c01 	mov.w	ip, #1
  401cbe:	4611      	mov	r1, r2
  401cc0:	46d6      	mov	lr, sl
  401cc2:	dced      	bgt.n	401ca0 <_vfiprintf_r+0x6ec>
  401cc4:	4674      	mov	r4, lr
  401cc6:	4660      	mov	r0, ip
  401cc8:	443a      	add	r2, r7
  401cca:	2807      	cmp	r0, #7
  401ccc:	920f      	str	r2, [sp, #60]	; 0x3c
  401cce:	e884 00a0 	stmia.w	r4, {r5, r7}
  401cd2:	900e      	str	r0, [sp, #56]	; 0x38
  401cd4:	dc3b      	bgt.n	401d4e <_vfiprintf_r+0x79a>
  401cd6:	3408      	adds	r4, #8
  401cd8:	3001      	adds	r0, #1
  401cda:	eb02 0309 	add.w	r3, r2, r9
  401cde:	9a07      	ldr	r2, [sp, #28]
  401ce0:	930f      	str	r3, [sp, #60]	; 0x3c
  401ce2:	2807      	cmp	r0, #7
  401ce4:	e884 0204 	stmia.w	r4, {r2, r9}
  401ce8:	900e      	str	r0, [sp, #56]	; 0x38
  401cea:	dd3d      	ble.n	401d68 <_vfiprintf_r+0x7b4>
  401cec:	2b00      	cmp	r3, #0
  401cee:	f040 813e 	bne.w	401f6e <_vfiprintf_r+0x9ba>
  401cf2:	f018 0f04 	tst.w	r8, #4
  401cf6:	930e      	str	r3, [sp, #56]	; 0x38
  401cf8:	f040 812f 	bne.w	401f5a <_vfiprintf_r+0x9a6>
  401cfc:	9b02      	ldr	r3, [sp, #8]
  401cfe:	9a03      	ldr	r2, [sp, #12]
  401d00:	4296      	cmp	r6, r2
  401d02:	bfac      	ite	ge
  401d04:	199b      	addge	r3, r3, r6
  401d06:	189b      	addlt	r3, r3, r2
  401d08:	9302      	str	r3, [sp, #8]
  401d0a:	2300      	movs	r3, #0
  401d0c:	930e      	str	r3, [sp, #56]	; 0x38
  401d0e:	4654      	mov	r4, sl
  401d10:	e482      	b.n	401618 <_vfiprintf_r+0x64>
  401d12:	4620      	mov	r0, r4
  401d14:	9900      	ldr	r1, [sp, #0]
  401d16:	9305      	str	r3, [sp, #20]
  401d18:	aa0d      	add	r2, sp, #52	; 0x34
  401d1a:	f7ff fc0f 	bl	40153c <__sprint_r.part.0>
  401d1e:	b968      	cbnz	r0, 401d3c <_vfiprintf_r+0x788>
  401d20:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d24:	9b05      	ldr	r3, [sp, #20]
  401d26:	f101 0c01 	add.w	ip, r1, #1
  401d2a:	46d6      	mov	lr, sl
  401d2c:	e7b5      	b.n	401c9a <_vfiprintf_r+0x6e6>
  401d2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401d30:	b123      	cbz	r3, 401d3c <_vfiprintf_r+0x788>
  401d32:	9801      	ldr	r0, [sp, #4]
  401d34:	9900      	ldr	r1, [sp, #0]
  401d36:	aa0d      	add	r2, sp, #52	; 0x34
  401d38:	f7ff fc00 	bl	40153c <__sprint_r.part.0>
  401d3c:	9b00      	ldr	r3, [sp, #0]
  401d3e:	899b      	ldrh	r3, [r3, #12]
  401d40:	065b      	lsls	r3, r3, #25
  401d42:	f53f ad22 	bmi.w	40178a <_vfiprintf_r+0x1d6>
  401d46:	9802      	ldr	r0, [sp, #8]
  401d48:	b02b      	add	sp, #172	; 0xac
  401d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d4e:	2a00      	cmp	r2, #0
  401d50:	f040 8191 	bne.w	402076 <_vfiprintf_r+0xac2>
  401d54:	2201      	movs	r2, #1
  401d56:	9907      	ldr	r1, [sp, #28]
  401d58:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  401d5c:	464b      	mov	r3, r9
  401d5e:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401d62:	911a      	str	r1, [sp, #104]	; 0x68
  401d64:	920e      	str	r2, [sp, #56]	; 0x38
  401d66:	4654      	mov	r4, sl
  401d68:	f104 0208 	add.w	r2, r4, #8
  401d6c:	f018 0f04 	tst.w	r8, #4
  401d70:	d039      	beq.n	401de6 <_vfiprintf_r+0x832>
  401d72:	9903      	ldr	r1, [sp, #12]
  401d74:	1b8d      	subs	r5, r1, r6
  401d76:	2d00      	cmp	r5, #0
  401d78:	dd35      	ble.n	401de6 <_vfiprintf_r+0x832>
  401d7a:	2d10      	cmp	r5, #16
  401d7c:	f340 8202 	ble.w	402184 <_vfiprintf_r+0xbd0>
  401d80:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d82:	4f6c      	ldr	r7, [pc, #432]	; (401f34 <_vfiprintf_r+0x980>)
  401d84:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401d88:	f8dd 9000 	ldr.w	r9, [sp]
  401d8c:	2410      	movs	r4, #16
  401d8e:	e006      	b.n	401d9e <_vfiprintf_r+0x7ea>
  401d90:	f100 0e02 	add.w	lr, r0, #2
  401d94:	3208      	adds	r2, #8
  401d96:	4608      	mov	r0, r1
  401d98:	3d10      	subs	r5, #16
  401d9a:	2d10      	cmp	r5, #16
  401d9c:	dd10      	ble.n	401dc0 <_vfiprintf_r+0x80c>
  401d9e:	1c41      	adds	r1, r0, #1
  401da0:	3310      	adds	r3, #16
  401da2:	2907      	cmp	r1, #7
  401da4:	930f      	str	r3, [sp, #60]	; 0x3c
  401da6:	6017      	str	r7, [r2, #0]
  401da8:	6054      	str	r4, [r2, #4]
  401daa:	910e      	str	r1, [sp, #56]	; 0x38
  401dac:	ddf0      	ble.n	401d90 <_vfiprintf_r+0x7dc>
  401dae:	2b00      	cmp	r3, #0
  401db0:	d12a      	bne.n	401e08 <_vfiprintf_r+0x854>
  401db2:	3d10      	subs	r5, #16
  401db4:	2d10      	cmp	r5, #16
  401db6:	f04f 0e01 	mov.w	lr, #1
  401dba:	4618      	mov	r0, r3
  401dbc:	4652      	mov	r2, sl
  401dbe:	dcee      	bgt.n	401d9e <_vfiprintf_r+0x7ea>
  401dc0:	442b      	add	r3, r5
  401dc2:	f1be 0f07 	cmp.w	lr, #7
  401dc6:	930f      	str	r3, [sp, #60]	; 0x3c
  401dc8:	6017      	str	r7, [r2, #0]
  401dca:	6055      	str	r5, [r2, #4]
  401dcc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401dd0:	dd09      	ble.n	401de6 <_vfiprintf_r+0x832>
  401dd2:	2b00      	cmp	r3, #0
  401dd4:	d092      	beq.n	401cfc <_vfiprintf_r+0x748>
  401dd6:	9801      	ldr	r0, [sp, #4]
  401dd8:	9900      	ldr	r1, [sp, #0]
  401dda:	aa0d      	add	r2, sp, #52	; 0x34
  401ddc:	f7ff fbae 	bl	40153c <__sprint_r.part.0>
  401de0:	2800      	cmp	r0, #0
  401de2:	d1ab      	bne.n	401d3c <_vfiprintf_r+0x788>
  401de4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401de6:	9a02      	ldr	r2, [sp, #8]
  401de8:	9903      	ldr	r1, [sp, #12]
  401dea:	428e      	cmp	r6, r1
  401dec:	bfac      	ite	ge
  401dee:	1992      	addge	r2, r2, r6
  401df0:	1852      	addlt	r2, r2, r1
  401df2:	9202      	str	r2, [sp, #8]
  401df4:	2b00      	cmp	r3, #0
  401df6:	d088      	beq.n	401d0a <_vfiprintf_r+0x756>
  401df8:	9801      	ldr	r0, [sp, #4]
  401dfa:	9900      	ldr	r1, [sp, #0]
  401dfc:	aa0d      	add	r2, sp, #52	; 0x34
  401dfe:	f7ff fb9d 	bl	40153c <__sprint_r.part.0>
  401e02:	2800      	cmp	r0, #0
  401e04:	d081      	beq.n	401d0a <_vfiprintf_r+0x756>
  401e06:	e799      	b.n	401d3c <_vfiprintf_r+0x788>
  401e08:	4640      	mov	r0, r8
  401e0a:	4649      	mov	r1, r9
  401e0c:	aa0d      	add	r2, sp, #52	; 0x34
  401e0e:	f7ff fb95 	bl	40153c <__sprint_r.part.0>
  401e12:	2800      	cmp	r0, #0
  401e14:	d192      	bne.n	401d3c <_vfiprintf_r+0x788>
  401e16:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401e1a:	f100 0e01 	add.w	lr, r0, #1
  401e1e:	4652      	mov	r2, sl
  401e20:	e7ba      	b.n	401d98 <_vfiprintf_r+0x7e4>
  401e22:	9b03      	ldr	r3, [sp, #12]
  401e24:	1b9f      	subs	r7, r3, r6
  401e26:	2f00      	cmp	r7, #0
  401e28:	f77f af27 	ble.w	401c7a <_vfiprintf_r+0x6c6>
  401e2c:	2f10      	cmp	r7, #16
  401e2e:	4d40      	ldr	r5, [pc, #256]	; (401f30 <_vfiprintf_r+0x97c>)
  401e30:	f340 81b4 	ble.w	40219c <_vfiprintf_r+0xbe8>
  401e34:	4620      	mov	r0, r4
  401e36:	2310      	movs	r3, #16
  401e38:	4664      	mov	r4, ip
  401e3a:	4684      	mov	ip, r0
  401e3c:	e007      	b.n	401e4e <_vfiprintf_r+0x89a>
  401e3e:	f101 0e02 	add.w	lr, r1, #2
  401e42:	f10c 0c08 	add.w	ip, ip, #8
  401e46:	4601      	mov	r1, r0
  401e48:	3f10      	subs	r7, #16
  401e4a:	2f10      	cmp	r7, #16
  401e4c:	dd11      	ble.n	401e72 <_vfiprintf_r+0x8be>
  401e4e:	1c48      	adds	r0, r1, #1
  401e50:	3210      	adds	r2, #16
  401e52:	2807      	cmp	r0, #7
  401e54:	920f      	str	r2, [sp, #60]	; 0x3c
  401e56:	f8cc 5000 	str.w	r5, [ip]
  401e5a:	f8cc 3004 	str.w	r3, [ip, #4]
  401e5e:	900e      	str	r0, [sp, #56]	; 0x38
  401e60:	dded      	ble.n	401e3e <_vfiprintf_r+0x88a>
  401e62:	b9c2      	cbnz	r2, 401e96 <_vfiprintf_r+0x8e2>
  401e64:	3f10      	subs	r7, #16
  401e66:	2f10      	cmp	r7, #16
  401e68:	f04f 0e01 	mov.w	lr, #1
  401e6c:	4611      	mov	r1, r2
  401e6e:	46d4      	mov	ip, sl
  401e70:	dced      	bgt.n	401e4e <_vfiprintf_r+0x89a>
  401e72:	4663      	mov	r3, ip
  401e74:	46a4      	mov	ip, r4
  401e76:	461c      	mov	r4, r3
  401e78:	443a      	add	r2, r7
  401e7a:	f1be 0f07 	cmp.w	lr, #7
  401e7e:	920f      	str	r2, [sp, #60]	; 0x3c
  401e80:	e884 00a0 	stmia.w	r4, {r5, r7}
  401e84:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401e88:	f300 80ef 	bgt.w	40206a <_vfiprintf_r+0xab6>
  401e8c:	3408      	adds	r4, #8
  401e8e:	f10e 0001 	add.w	r0, lr, #1
  401e92:	4671      	mov	r1, lr
  401e94:	e6f1      	b.n	401c7a <_vfiprintf_r+0x6c6>
  401e96:	9801      	ldr	r0, [sp, #4]
  401e98:	9900      	ldr	r1, [sp, #0]
  401e9a:	9305      	str	r3, [sp, #20]
  401e9c:	aa0d      	add	r2, sp, #52	; 0x34
  401e9e:	f7ff fb4d 	bl	40153c <__sprint_r.part.0>
  401ea2:	2800      	cmp	r0, #0
  401ea4:	f47f af4a 	bne.w	401d3c <_vfiprintf_r+0x788>
  401ea8:	990e      	ldr	r1, [sp, #56]	; 0x38
  401eaa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401eac:	9b05      	ldr	r3, [sp, #20]
  401eae:	f101 0e01 	add.w	lr, r1, #1
  401eb2:	46d4      	mov	ip, sl
  401eb4:	e7c8      	b.n	401e48 <_vfiprintf_r+0x894>
  401eb6:	2a00      	cmp	r2, #0
  401eb8:	f040 80c6 	bne.w	402048 <_vfiprintf_r+0xa94>
  401ebc:	9b05      	ldr	r3, [sp, #20]
  401ebe:	2b00      	cmp	r3, #0
  401ec0:	f000 8086 	beq.w	401fd0 <_vfiprintf_r+0xa1c>
  401ec4:	aa0c      	add	r2, sp, #48	; 0x30
  401ec6:	2302      	movs	r3, #2
  401ec8:	921a      	str	r2, [sp, #104]	; 0x68
  401eca:	4608      	mov	r0, r1
  401ecc:	931b      	str	r3, [sp, #108]	; 0x6c
  401ece:	461a      	mov	r2, r3
  401ed0:	4654      	mov	r4, sl
  401ed2:	e6cb      	b.n	401c6c <_vfiprintf_r+0x6b8>
  401ed4:	2a00      	cmp	r2, #0
  401ed6:	f040 80a6 	bne.w	402026 <_vfiprintf_r+0xa72>
  401eda:	2001      	movs	r0, #1
  401edc:	4611      	mov	r1, r2
  401ede:	4654      	mov	r4, sl
  401ee0:	e6c7      	b.n	401c72 <_vfiprintf_r+0x6be>
  401ee2:	bb03      	cbnz	r3, 401f26 <_vfiprintf_r+0x972>
  401ee4:	f018 0f01 	tst.w	r8, #1
  401ee8:	d01d      	beq.n	401f26 <_vfiprintf_r+0x972>
  401eea:	ab2a      	add	r3, sp, #168	; 0xa8
  401eec:	2230      	movs	r2, #48	; 0x30
  401eee:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401ef2:	ebc3 090a 	rsb	r9, r3, sl
  401ef6:	9307      	str	r3, [sp, #28]
  401ef8:	e48e      	b.n	401818 <_vfiprintf_r+0x264>
  401efa:	9809      	ldr	r0, [sp, #36]	; 0x24
  401efc:	46d1      	mov	r9, sl
  401efe:	0933      	lsrs	r3, r6, #4
  401f00:	f006 010f 	and.w	r1, r6, #15
  401f04:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401f08:	093a      	lsrs	r2, r7, #4
  401f0a:	461e      	mov	r6, r3
  401f0c:	4617      	mov	r7, r2
  401f0e:	5c43      	ldrb	r3, [r0, r1]
  401f10:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401f14:	ea56 0307 	orrs.w	r3, r6, r7
  401f18:	d1f1      	bne.n	401efe <_vfiprintf_r+0x94a>
  401f1a:	464b      	mov	r3, r9
  401f1c:	f8cd 901c 	str.w	r9, [sp, #28]
  401f20:	ebc3 090a 	rsb	r9, r3, sl
  401f24:	e478      	b.n	401818 <_vfiprintf_r+0x264>
  401f26:	f8cd a01c 	str.w	sl, [sp, #28]
  401f2a:	e475      	b.n	401818 <_vfiprintf_r+0x264>
  401f2c:	2302      	movs	r3, #2
  401f2e:	e444      	b.n	4017ba <_vfiprintf_r+0x206>
  401f30:	0040456c 	.word	0x0040456c
  401f34:	004045ac 	.word	0x004045ac
  401f38:	2a00      	cmp	r2, #0
  401f3a:	f040 80d7 	bne.w	4020ec <_vfiprintf_r+0xb38>
  401f3e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401f42:	2b00      	cmp	r3, #0
  401f44:	f000 80ae 	beq.w	4020a4 <_vfiprintf_r+0xaf0>
  401f48:	2301      	movs	r3, #1
  401f4a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401f4e:	4618      	mov	r0, r3
  401f50:	931b      	str	r3, [sp, #108]	; 0x6c
  401f52:	461a      	mov	r2, r3
  401f54:	911a      	str	r1, [sp, #104]	; 0x68
  401f56:	4654      	mov	r4, sl
  401f58:	e679      	b.n	401c4e <_vfiprintf_r+0x69a>
  401f5a:	9a03      	ldr	r2, [sp, #12]
  401f5c:	1b95      	subs	r5, r2, r6
  401f5e:	2d00      	cmp	r5, #0
  401f60:	4652      	mov	r2, sl
  401f62:	f73f af0a 	bgt.w	401d7a <_vfiprintf_r+0x7c6>
  401f66:	e6c9      	b.n	401cfc <_vfiprintf_r+0x748>
  401f68:	465d      	mov	r5, fp
  401f6a:	f7ff bb7c 	b.w	401666 <_vfiprintf_r+0xb2>
  401f6e:	9801      	ldr	r0, [sp, #4]
  401f70:	9900      	ldr	r1, [sp, #0]
  401f72:	aa0d      	add	r2, sp, #52	; 0x34
  401f74:	f7ff fae2 	bl	40153c <__sprint_r.part.0>
  401f78:	2800      	cmp	r0, #0
  401f7a:	f47f aedf 	bne.w	401d3c <_vfiprintf_r+0x788>
  401f7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401f80:	4652      	mov	r2, sl
  401f82:	e6f3      	b.n	401d6c <_vfiprintf_r+0x7b8>
  401f84:	9904      	ldr	r1, [sp, #16]
  401f86:	460a      	mov	r2, r1
  401f88:	3204      	adds	r2, #4
  401f8a:	680e      	ldr	r6, [r1, #0]
  401f8c:	9204      	str	r2, [sp, #16]
  401f8e:	2700      	movs	r7, #0
  401f90:	e413      	b.n	4017ba <_vfiprintf_r+0x206>
  401f92:	3204      	adds	r2, #4
  401f94:	681e      	ldr	r6, [r3, #0]
  401f96:	9204      	str	r2, [sp, #16]
  401f98:	2301      	movs	r3, #1
  401f9a:	2700      	movs	r7, #0
  401f9c:	e40d      	b.n	4017ba <_vfiprintf_r+0x206>
  401f9e:	6816      	ldr	r6, [r2, #0]
  401fa0:	3204      	adds	r2, #4
  401fa2:	9204      	str	r2, [sp, #16]
  401fa4:	2700      	movs	r7, #0
  401fa6:	e52d      	b.n	401a04 <_vfiprintf_r+0x450>
  401fa8:	9a04      	ldr	r2, [sp, #16]
  401faa:	6816      	ldr	r6, [r2, #0]
  401fac:	4613      	mov	r3, r2
  401fae:	3304      	adds	r3, #4
  401fb0:	17f7      	asrs	r7, r6, #31
  401fb2:	9304      	str	r3, [sp, #16]
  401fb4:	4632      	mov	r2, r6
  401fb6:	463b      	mov	r3, r7
  401fb8:	e4bf      	b.n	40193a <_vfiprintf_r+0x386>
  401fba:	9801      	ldr	r0, [sp, #4]
  401fbc:	9900      	ldr	r1, [sp, #0]
  401fbe:	aa0d      	add	r2, sp, #52	; 0x34
  401fc0:	f7ff fabc 	bl	40153c <__sprint_r.part.0>
  401fc4:	2800      	cmp	r0, #0
  401fc6:	f47f aeb9 	bne.w	401d3c <_vfiprintf_r+0x788>
  401fca:	4654      	mov	r4, sl
  401fcc:	f7ff bbbe 	b.w	40174c <_vfiprintf_r+0x198>
  401fd0:	4608      	mov	r0, r1
  401fd2:	4654      	mov	r4, sl
  401fd4:	4611      	mov	r1, r2
  401fd6:	e64c      	b.n	401c72 <_vfiprintf_r+0x6be>
  401fd8:	46d1      	mov	r9, sl
  401fda:	f8cd c014 	str.w	ip, [sp, #20]
  401fde:	4630      	mov	r0, r6
  401fe0:	4639      	mov	r1, r7
  401fe2:	220a      	movs	r2, #10
  401fe4:	2300      	movs	r3, #0
  401fe6:	f001 feab 	bl	403d40 <__aeabi_uldivmod>
  401fea:	3230      	adds	r2, #48	; 0x30
  401fec:	4630      	mov	r0, r6
  401fee:	4639      	mov	r1, r7
  401ff0:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401ff4:	2300      	movs	r3, #0
  401ff6:	220a      	movs	r2, #10
  401ff8:	f001 fea2 	bl	403d40 <__aeabi_uldivmod>
  401ffc:	4606      	mov	r6, r0
  401ffe:	460f      	mov	r7, r1
  402000:	ea56 0307 	orrs.w	r3, r6, r7
  402004:	d1eb      	bne.n	401fde <_vfiprintf_r+0xa2a>
  402006:	f8dd c014 	ldr.w	ip, [sp, #20]
  40200a:	e786      	b.n	401f1a <_vfiprintf_r+0x966>
  40200c:	2b30      	cmp	r3, #48	; 0x30
  40200e:	9b07      	ldr	r3, [sp, #28]
  402010:	d086      	beq.n	401f20 <_vfiprintf_r+0x96c>
  402012:	3b01      	subs	r3, #1
  402014:	461a      	mov	r2, r3
  402016:	9307      	str	r3, [sp, #28]
  402018:	2330      	movs	r3, #48	; 0x30
  40201a:	ebc2 090a 	rsb	r9, r2, sl
  40201e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402022:	f7ff bbf9 	b.w	401818 <_vfiprintf_r+0x264>
  402026:	9801      	ldr	r0, [sp, #4]
  402028:	9900      	ldr	r1, [sp, #0]
  40202a:	f8cd c014 	str.w	ip, [sp, #20]
  40202e:	aa0d      	add	r2, sp, #52	; 0x34
  402030:	f7ff fa84 	bl	40153c <__sprint_r.part.0>
  402034:	2800      	cmp	r0, #0
  402036:	f47f ae81 	bne.w	401d3c <_vfiprintf_r+0x788>
  40203a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40203c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40203e:	f8dd c014 	ldr.w	ip, [sp, #20]
  402042:	1c48      	adds	r0, r1, #1
  402044:	4654      	mov	r4, sl
  402046:	e614      	b.n	401c72 <_vfiprintf_r+0x6be>
  402048:	9801      	ldr	r0, [sp, #4]
  40204a:	9900      	ldr	r1, [sp, #0]
  40204c:	f8cd c020 	str.w	ip, [sp, #32]
  402050:	aa0d      	add	r2, sp, #52	; 0x34
  402052:	f7ff fa73 	bl	40153c <__sprint_r.part.0>
  402056:	2800      	cmp	r0, #0
  402058:	f47f ae70 	bne.w	401d3c <_vfiprintf_r+0x788>
  40205c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40205e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402060:	f8dd c020 	ldr.w	ip, [sp, #32]
  402064:	1c48      	adds	r0, r1, #1
  402066:	4654      	mov	r4, sl
  402068:	e5f4      	b.n	401c54 <_vfiprintf_r+0x6a0>
  40206a:	2a00      	cmp	r2, #0
  40206c:	d167      	bne.n	40213e <_vfiprintf_r+0xb8a>
  40206e:	2001      	movs	r0, #1
  402070:	4611      	mov	r1, r2
  402072:	4654      	mov	r4, sl
  402074:	e601      	b.n	401c7a <_vfiprintf_r+0x6c6>
  402076:	9801      	ldr	r0, [sp, #4]
  402078:	9900      	ldr	r1, [sp, #0]
  40207a:	aa0d      	add	r2, sp, #52	; 0x34
  40207c:	f7ff fa5e 	bl	40153c <__sprint_r.part.0>
  402080:	2800      	cmp	r0, #0
  402082:	f47f ae5b 	bne.w	401d3c <_vfiprintf_r+0x788>
  402086:	980e      	ldr	r0, [sp, #56]	; 0x38
  402088:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40208a:	3001      	adds	r0, #1
  40208c:	4654      	mov	r4, sl
  40208e:	e624      	b.n	401cda <_vfiprintf_r+0x726>
  402090:	252d      	movs	r5, #45	; 0x2d
  402092:	4276      	negs	r6, r6
  402094:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402098:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  40209c:	46e1      	mov	r9, ip
  40209e:	2301      	movs	r3, #1
  4020a0:	f7ff bb91 	b.w	4017c6 <_vfiprintf_r+0x212>
  4020a4:	9b05      	ldr	r3, [sp, #20]
  4020a6:	4611      	mov	r1, r2
  4020a8:	2001      	movs	r0, #1
  4020aa:	4654      	mov	r4, sl
  4020ac:	2b00      	cmp	r3, #0
  4020ae:	f43f ade4 	beq.w	401c7a <_vfiprintf_r+0x6c6>
  4020b2:	aa0c      	add	r2, sp, #48	; 0x30
  4020b4:	2302      	movs	r3, #2
  4020b6:	e88a 000c 	stmia.w	sl, {r2, r3}
  4020ba:	461a      	mov	r2, r3
  4020bc:	e5d6      	b.n	401c6c <_vfiprintf_r+0x6b8>
  4020be:	f018 0f10 	tst.w	r8, #16
  4020c2:	d10b      	bne.n	4020dc <_vfiprintf_r+0xb28>
  4020c4:	f018 0f40 	tst.w	r8, #64	; 0x40
  4020c8:	d008      	beq.n	4020dc <_vfiprintf_r+0xb28>
  4020ca:	9a04      	ldr	r2, [sp, #16]
  4020cc:	6813      	ldr	r3, [r2, #0]
  4020ce:	3204      	adds	r2, #4
  4020d0:	9204      	str	r2, [sp, #16]
  4020d2:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4020d6:	801a      	strh	r2, [r3, #0]
  4020d8:	f7ff ba9e 	b.w	401618 <_vfiprintf_r+0x64>
  4020dc:	9a04      	ldr	r2, [sp, #16]
  4020de:	6813      	ldr	r3, [r2, #0]
  4020e0:	3204      	adds	r2, #4
  4020e2:	9204      	str	r2, [sp, #16]
  4020e4:	9a02      	ldr	r2, [sp, #8]
  4020e6:	601a      	str	r2, [r3, #0]
  4020e8:	f7ff ba96 	b.w	401618 <_vfiprintf_r+0x64>
  4020ec:	9801      	ldr	r0, [sp, #4]
  4020ee:	9900      	ldr	r1, [sp, #0]
  4020f0:	f8cd c020 	str.w	ip, [sp, #32]
  4020f4:	aa0d      	add	r2, sp, #52	; 0x34
  4020f6:	f7ff fa21 	bl	40153c <__sprint_r.part.0>
  4020fa:	2800      	cmp	r0, #0
  4020fc:	f47f ae1e 	bne.w	401d3c <_vfiprintf_r+0x788>
  402100:	990e      	ldr	r1, [sp, #56]	; 0x38
  402102:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402104:	f8dd c020 	ldr.w	ip, [sp, #32]
  402108:	1c48      	adds	r0, r1, #1
  40210a:	4654      	mov	r4, sl
  40210c:	e591      	b.n	401c32 <_vfiprintf_r+0x67e>
  40210e:	f048 0820 	orr.w	r8, r8, #32
  402112:	f10b 0001 	add.w	r0, fp, #1
  402116:	f89b 3001 	ldrb.w	r3, [fp, #1]
  40211a:	f7ff bab4 	b.w	401686 <_vfiprintf_r+0xd2>
  40211e:	426d      	negs	r5, r5
  402120:	9304      	str	r3, [sp, #16]
  402122:	4658      	mov	r0, fp
  402124:	f7ff bbc6 	b.w	4018b4 <_vfiprintf_r+0x300>
  402128:	9807      	ldr	r0, [sp, #28]
  40212a:	9604      	str	r6, [sp, #16]
  40212c:	f001 fc46 	bl	4039bc <strlen>
  402130:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402134:	4681      	mov	r9, r0
  402136:	f04f 0c00 	mov.w	ip, #0
  40213a:	f7ff bb6d 	b.w	401818 <_vfiprintf_r+0x264>
  40213e:	9801      	ldr	r0, [sp, #4]
  402140:	9900      	ldr	r1, [sp, #0]
  402142:	f8cd c014 	str.w	ip, [sp, #20]
  402146:	aa0d      	add	r2, sp, #52	; 0x34
  402148:	f7ff f9f8 	bl	40153c <__sprint_r.part.0>
  40214c:	2800      	cmp	r0, #0
  40214e:	f47f adf5 	bne.w	401d3c <_vfiprintf_r+0x788>
  402152:	990e      	ldr	r1, [sp, #56]	; 0x38
  402154:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402156:	f8dd c014 	ldr.w	ip, [sp, #20]
  40215a:	1c48      	adds	r0, r1, #1
  40215c:	4654      	mov	r4, sl
  40215e:	e58c      	b.n	401c7a <_vfiprintf_r+0x6c6>
  402160:	990e      	ldr	r1, [sp, #56]	; 0x38
  402162:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402164:	4f15      	ldr	r7, [pc, #84]	; (4021bc <_vfiprintf_r+0xc08>)
  402166:	3101      	adds	r1, #1
  402168:	f7ff bb98 	b.w	40189c <_vfiprintf_r+0x2e8>
  40216c:	f1bc 0f06 	cmp.w	ip, #6
  402170:	bf28      	it	cs
  402172:	f04f 0c06 	movcs.w	ip, #6
  402176:	4b12      	ldr	r3, [pc, #72]	; (4021c0 <_vfiprintf_r+0xc0c>)
  402178:	9604      	str	r6, [sp, #16]
  40217a:	46e1      	mov	r9, ip
  40217c:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  402180:	9307      	str	r3, [sp, #28]
  402182:	e460      	b.n	401a46 <_vfiprintf_r+0x492>
  402184:	990e      	ldr	r1, [sp, #56]	; 0x38
  402186:	4f0d      	ldr	r7, [pc, #52]	; (4021bc <_vfiprintf_r+0xc08>)
  402188:	f101 0e01 	add.w	lr, r1, #1
  40218c:	e618      	b.n	401dc0 <_vfiprintf_r+0x80c>
  40218e:	46e1      	mov	r9, ip
  402190:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402194:	9604      	str	r6, [sp, #16]
  402196:	4684      	mov	ip, r0
  402198:	f7ff bb3e 	b.w	401818 <_vfiprintf_r+0x264>
  40219c:	4686      	mov	lr, r0
  40219e:	e66b      	b.n	401e78 <_vfiprintf_r+0x8c4>
  4021a0:	9a04      	ldr	r2, [sp, #16]
  4021a2:	f89b 3001 	ldrb.w	r3, [fp, #1]
  4021a6:	6816      	ldr	r6, [r2, #0]
  4021a8:	3204      	adds	r2, #4
  4021aa:	2e00      	cmp	r6, #0
  4021ac:	9204      	str	r2, [sp, #16]
  4021ae:	f6bf aa6a 	bge.w	401686 <_vfiprintf_r+0xd2>
  4021b2:	f04f 36ff 	mov.w	r6, #4294967295
  4021b6:	f7ff ba66 	b.w	401686 <_vfiprintf_r+0xd2>
  4021ba:	bf00      	nop
  4021bc:	004045ac 	.word	0x004045ac
  4021c0:	004045a4 	.word	0x004045a4

004021c4 <__sbprintf>:
  4021c4:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  4021c8:	460c      	mov	r4, r1
  4021ca:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4021ce:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4021d2:	69e7      	ldr	r7, [r4, #28]
  4021d4:	6e49      	ldr	r1, [r1, #100]	; 0x64
  4021d6:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  4021da:	9119      	str	r1, [sp, #100]	; 0x64
  4021dc:	ad1a      	add	r5, sp, #104	; 0x68
  4021de:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4021e2:	f02e 0e02 	bic.w	lr, lr, #2
  4021e6:	f04f 0c00 	mov.w	ip, #0
  4021ea:	9707      	str	r7, [sp, #28]
  4021ec:	4669      	mov	r1, sp
  4021ee:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4021f0:	9500      	str	r5, [sp, #0]
  4021f2:	9504      	str	r5, [sp, #16]
  4021f4:	9602      	str	r6, [sp, #8]
  4021f6:	9605      	str	r6, [sp, #20]
  4021f8:	f8ad e00c 	strh.w	lr, [sp, #12]
  4021fc:	f8ad 900e 	strh.w	r9, [sp, #14]
  402200:	9709      	str	r7, [sp, #36]	; 0x24
  402202:	f8cd c018 	str.w	ip, [sp, #24]
  402206:	4606      	mov	r6, r0
  402208:	f7ff f9d4 	bl	4015b4 <_vfiprintf_r>
  40220c:	1e05      	subs	r5, r0, #0
  40220e:	db07      	blt.n	402220 <__sbprintf+0x5c>
  402210:	4630      	mov	r0, r6
  402212:	4669      	mov	r1, sp
  402214:	f000 f92e 	bl	402474 <_fflush_r>
  402218:	2800      	cmp	r0, #0
  40221a:	bf18      	it	ne
  40221c:	f04f 35ff 	movne.w	r5, #4294967295
  402220:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402224:	065b      	lsls	r3, r3, #25
  402226:	d503      	bpl.n	402230 <__sbprintf+0x6c>
  402228:	89a3      	ldrh	r3, [r4, #12]
  40222a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40222e:	81a3      	strh	r3, [r4, #12]
  402230:	4628      	mov	r0, r5
  402232:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402236:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  40223a:	bf00      	nop

0040223c <__swsetup_r>:
  40223c:	b538      	push	{r3, r4, r5, lr}
  40223e:	4b2f      	ldr	r3, [pc, #188]	; (4022fc <__swsetup_r+0xc0>)
  402240:	681b      	ldr	r3, [r3, #0]
  402242:	4605      	mov	r5, r0
  402244:	460c      	mov	r4, r1
  402246:	b113      	cbz	r3, 40224e <__swsetup_r+0x12>
  402248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40224a:	2a00      	cmp	r2, #0
  40224c:	d036      	beq.n	4022bc <__swsetup_r+0x80>
  40224e:	89a2      	ldrh	r2, [r4, #12]
  402250:	b293      	uxth	r3, r2
  402252:	0718      	lsls	r0, r3, #28
  402254:	d50c      	bpl.n	402270 <__swsetup_r+0x34>
  402256:	6920      	ldr	r0, [r4, #16]
  402258:	b1a8      	cbz	r0, 402286 <__swsetup_r+0x4a>
  40225a:	f013 0201 	ands.w	r2, r3, #1
  40225e:	d01e      	beq.n	40229e <__swsetup_r+0x62>
  402260:	6963      	ldr	r3, [r4, #20]
  402262:	2200      	movs	r2, #0
  402264:	425b      	negs	r3, r3
  402266:	61a3      	str	r3, [r4, #24]
  402268:	60a2      	str	r2, [r4, #8]
  40226a:	b1f0      	cbz	r0, 4022aa <__swsetup_r+0x6e>
  40226c:	2000      	movs	r0, #0
  40226e:	bd38      	pop	{r3, r4, r5, pc}
  402270:	06d9      	lsls	r1, r3, #27
  402272:	d53b      	bpl.n	4022ec <__swsetup_r+0xb0>
  402274:	0758      	lsls	r0, r3, #29
  402276:	d425      	bmi.n	4022c4 <__swsetup_r+0x88>
  402278:	6920      	ldr	r0, [r4, #16]
  40227a:	f042 0308 	orr.w	r3, r2, #8
  40227e:	81a3      	strh	r3, [r4, #12]
  402280:	b29b      	uxth	r3, r3
  402282:	2800      	cmp	r0, #0
  402284:	d1e9      	bne.n	40225a <__swsetup_r+0x1e>
  402286:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40228a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40228e:	d0e4      	beq.n	40225a <__swsetup_r+0x1e>
  402290:	4628      	mov	r0, r5
  402292:	4621      	mov	r1, r4
  402294:	f000 fcf2 	bl	402c7c <__smakebuf_r>
  402298:	89a3      	ldrh	r3, [r4, #12]
  40229a:	6920      	ldr	r0, [r4, #16]
  40229c:	e7dd      	b.n	40225a <__swsetup_r+0x1e>
  40229e:	0799      	lsls	r1, r3, #30
  4022a0:	bf58      	it	pl
  4022a2:	6962      	ldrpl	r2, [r4, #20]
  4022a4:	60a2      	str	r2, [r4, #8]
  4022a6:	2800      	cmp	r0, #0
  4022a8:	d1e0      	bne.n	40226c <__swsetup_r+0x30>
  4022aa:	89a3      	ldrh	r3, [r4, #12]
  4022ac:	061a      	lsls	r2, r3, #24
  4022ae:	d5de      	bpl.n	40226e <__swsetup_r+0x32>
  4022b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022b4:	81a3      	strh	r3, [r4, #12]
  4022b6:	f04f 30ff 	mov.w	r0, #4294967295
  4022ba:	bd38      	pop	{r3, r4, r5, pc}
  4022bc:	4618      	mov	r0, r3
  4022be:	f000 f96d 	bl	40259c <__sinit>
  4022c2:	e7c4      	b.n	40224e <__swsetup_r+0x12>
  4022c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4022c6:	b149      	cbz	r1, 4022dc <__swsetup_r+0xa0>
  4022c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4022cc:	4299      	cmp	r1, r3
  4022ce:	d003      	beq.n	4022d8 <__swsetup_r+0x9c>
  4022d0:	4628      	mov	r0, r5
  4022d2:	f000 fa3b 	bl	40274c <_free_r>
  4022d6:	89a2      	ldrh	r2, [r4, #12]
  4022d8:	2300      	movs	r3, #0
  4022da:	6323      	str	r3, [r4, #48]	; 0x30
  4022dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4022e0:	2300      	movs	r3, #0
  4022e2:	6920      	ldr	r0, [r4, #16]
  4022e4:	6063      	str	r3, [r4, #4]
  4022e6:	b292      	uxth	r2, r2
  4022e8:	6020      	str	r0, [r4, #0]
  4022ea:	e7c6      	b.n	40227a <__swsetup_r+0x3e>
  4022ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4022f0:	2309      	movs	r3, #9
  4022f2:	602b      	str	r3, [r5, #0]
  4022f4:	f04f 30ff 	mov.w	r0, #4294967295
  4022f8:	81a2      	strh	r2, [r4, #12]
  4022fa:	bd38      	pop	{r3, r4, r5, pc}
  4022fc:	20000448 	.word	0x20000448

00402300 <register_fini>:
  402300:	4b02      	ldr	r3, [pc, #8]	; (40230c <register_fini+0xc>)
  402302:	b113      	cbz	r3, 40230a <register_fini+0xa>
  402304:	4802      	ldr	r0, [pc, #8]	; (402310 <register_fini+0x10>)
  402306:	f000 b805 	b.w	402314 <atexit>
  40230a:	4770      	bx	lr
  40230c:	00000000 	.word	0x00000000
  402310:	004025b1 	.word	0x004025b1

00402314 <atexit>:
  402314:	4601      	mov	r1, r0
  402316:	2000      	movs	r0, #0
  402318:	4602      	mov	r2, r0
  40231a:	4603      	mov	r3, r0
  40231c:	f001 bc1c 	b.w	403b58 <__register_exitproc>

00402320 <__sflush_r>:
  402320:	898b      	ldrh	r3, [r1, #12]
  402322:	b29a      	uxth	r2, r3
  402324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402328:	460d      	mov	r5, r1
  40232a:	0711      	lsls	r1, r2, #28
  40232c:	4680      	mov	r8, r0
  40232e:	d43c      	bmi.n	4023aa <__sflush_r+0x8a>
  402330:	686a      	ldr	r2, [r5, #4]
  402332:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402336:	2a00      	cmp	r2, #0
  402338:	81ab      	strh	r3, [r5, #12]
  40233a:	dd65      	ble.n	402408 <__sflush_r+0xe8>
  40233c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40233e:	2e00      	cmp	r6, #0
  402340:	d04b      	beq.n	4023da <__sflush_r+0xba>
  402342:	b29b      	uxth	r3, r3
  402344:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402348:	2100      	movs	r1, #0
  40234a:	b292      	uxth	r2, r2
  40234c:	f8d8 4000 	ldr.w	r4, [r8]
  402350:	f8c8 1000 	str.w	r1, [r8]
  402354:	2a00      	cmp	r2, #0
  402356:	d05b      	beq.n	402410 <__sflush_r+0xf0>
  402358:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40235a:	075f      	lsls	r7, r3, #29
  40235c:	d505      	bpl.n	40236a <__sflush_r+0x4a>
  40235e:	6869      	ldr	r1, [r5, #4]
  402360:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402362:	1a52      	subs	r2, r2, r1
  402364:	b10b      	cbz	r3, 40236a <__sflush_r+0x4a>
  402366:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402368:	1ad2      	subs	r2, r2, r3
  40236a:	4640      	mov	r0, r8
  40236c:	69e9      	ldr	r1, [r5, #28]
  40236e:	2300      	movs	r3, #0
  402370:	47b0      	blx	r6
  402372:	1c46      	adds	r6, r0, #1
  402374:	d056      	beq.n	402424 <__sflush_r+0x104>
  402376:	89ab      	ldrh	r3, [r5, #12]
  402378:	692a      	ldr	r2, [r5, #16]
  40237a:	602a      	str	r2, [r5, #0]
  40237c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402380:	b29b      	uxth	r3, r3
  402382:	2200      	movs	r2, #0
  402384:	606a      	str	r2, [r5, #4]
  402386:	04da      	lsls	r2, r3, #19
  402388:	81ab      	strh	r3, [r5, #12]
  40238a:	d43b      	bmi.n	402404 <__sflush_r+0xe4>
  40238c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40238e:	f8c8 4000 	str.w	r4, [r8]
  402392:	b311      	cbz	r1, 4023da <__sflush_r+0xba>
  402394:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402398:	4299      	cmp	r1, r3
  40239a:	d002      	beq.n	4023a2 <__sflush_r+0x82>
  40239c:	4640      	mov	r0, r8
  40239e:	f000 f9d5 	bl	40274c <_free_r>
  4023a2:	2000      	movs	r0, #0
  4023a4:	6328      	str	r0, [r5, #48]	; 0x30
  4023a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023aa:	692e      	ldr	r6, [r5, #16]
  4023ac:	b1ae      	cbz	r6, 4023da <__sflush_r+0xba>
  4023ae:	682c      	ldr	r4, [r5, #0]
  4023b0:	602e      	str	r6, [r5, #0]
  4023b2:	0791      	lsls	r1, r2, #30
  4023b4:	bf0c      	ite	eq
  4023b6:	696b      	ldreq	r3, [r5, #20]
  4023b8:	2300      	movne	r3, #0
  4023ba:	1ba4      	subs	r4, r4, r6
  4023bc:	60ab      	str	r3, [r5, #8]
  4023be:	e00a      	b.n	4023d6 <__sflush_r+0xb6>
  4023c0:	4632      	mov	r2, r6
  4023c2:	4623      	mov	r3, r4
  4023c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4023c6:	69e9      	ldr	r1, [r5, #28]
  4023c8:	4640      	mov	r0, r8
  4023ca:	47b8      	blx	r7
  4023cc:	2800      	cmp	r0, #0
  4023ce:	eba4 0400 	sub.w	r4, r4, r0
  4023d2:	4406      	add	r6, r0
  4023d4:	dd04      	ble.n	4023e0 <__sflush_r+0xc0>
  4023d6:	2c00      	cmp	r4, #0
  4023d8:	dcf2      	bgt.n	4023c0 <__sflush_r+0xa0>
  4023da:	2000      	movs	r0, #0
  4023dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e0:	89ab      	ldrh	r3, [r5, #12]
  4023e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023e6:	81ab      	strh	r3, [r5, #12]
  4023e8:	f04f 30ff 	mov.w	r0, #4294967295
  4023ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023f0:	89ab      	ldrh	r3, [r5, #12]
  4023f2:	692a      	ldr	r2, [r5, #16]
  4023f4:	6069      	str	r1, [r5, #4]
  4023f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4023fa:	b29b      	uxth	r3, r3
  4023fc:	81ab      	strh	r3, [r5, #12]
  4023fe:	04db      	lsls	r3, r3, #19
  402400:	602a      	str	r2, [r5, #0]
  402402:	d5c3      	bpl.n	40238c <__sflush_r+0x6c>
  402404:	6528      	str	r0, [r5, #80]	; 0x50
  402406:	e7c1      	b.n	40238c <__sflush_r+0x6c>
  402408:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40240a:	2a00      	cmp	r2, #0
  40240c:	dc96      	bgt.n	40233c <__sflush_r+0x1c>
  40240e:	e7e4      	b.n	4023da <__sflush_r+0xba>
  402410:	2301      	movs	r3, #1
  402412:	4640      	mov	r0, r8
  402414:	69e9      	ldr	r1, [r5, #28]
  402416:	47b0      	blx	r6
  402418:	1c43      	adds	r3, r0, #1
  40241a:	4602      	mov	r2, r0
  40241c:	d019      	beq.n	402452 <__sflush_r+0x132>
  40241e:	89ab      	ldrh	r3, [r5, #12]
  402420:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402422:	e79a      	b.n	40235a <__sflush_r+0x3a>
  402424:	f8d8 1000 	ldr.w	r1, [r8]
  402428:	2900      	cmp	r1, #0
  40242a:	d0e1      	beq.n	4023f0 <__sflush_r+0xd0>
  40242c:	291d      	cmp	r1, #29
  40242e:	d007      	beq.n	402440 <__sflush_r+0x120>
  402430:	2916      	cmp	r1, #22
  402432:	d005      	beq.n	402440 <__sflush_r+0x120>
  402434:	89ab      	ldrh	r3, [r5, #12]
  402436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40243a:	81ab      	strh	r3, [r5, #12]
  40243c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402440:	89ab      	ldrh	r3, [r5, #12]
  402442:	692a      	ldr	r2, [r5, #16]
  402444:	602a      	str	r2, [r5, #0]
  402446:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40244a:	2200      	movs	r2, #0
  40244c:	81ab      	strh	r3, [r5, #12]
  40244e:	606a      	str	r2, [r5, #4]
  402450:	e79c      	b.n	40238c <__sflush_r+0x6c>
  402452:	f8d8 3000 	ldr.w	r3, [r8]
  402456:	2b00      	cmp	r3, #0
  402458:	d0e1      	beq.n	40241e <__sflush_r+0xfe>
  40245a:	2b1d      	cmp	r3, #29
  40245c:	d007      	beq.n	40246e <__sflush_r+0x14e>
  40245e:	2b16      	cmp	r3, #22
  402460:	d005      	beq.n	40246e <__sflush_r+0x14e>
  402462:	89ab      	ldrh	r3, [r5, #12]
  402464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402468:	81ab      	strh	r3, [r5, #12]
  40246a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40246e:	f8c8 4000 	str.w	r4, [r8]
  402472:	e7b2      	b.n	4023da <__sflush_r+0xba>

00402474 <_fflush_r>:
  402474:	b510      	push	{r4, lr}
  402476:	4604      	mov	r4, r0
  402478:	b082      	sub	sp, #8
  40247a:	b108      	cbz	r0, 402480 <_fflush_r+0xc>
  40247c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40247e:	b153      	cbz	r3, 402496 <_fflush_r+0x22>
  402480:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402484:	b908      	cbnz	r0, 40248a <_fflush_r+0x16>
  402486:	b002      	add	sp, #8
  402488:	bd10      	pop	{r4, pc}
  40248a:	4620      	mov	r0, r4
  40248c:	b002      	add	sp, #8
  40248e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402492:	f7ff bf45 	b.w	402320 <__sflush_r>
  402496:	9101      	str	r1, [sp, #4]
  402498:	f000 f880 	bl	40259c <__sinit>
  40249c:	9901      	ldr	r1, [sp, #4]
  40249e:	e7ef      	b.n	402480 <_fflush_r+0xc>

004024a0 <_cleanup_r>:
  4024a0:	4901      	ldr	r1, [pc, #4]	; (4024a8 <_cleanup_r+0x8>)
  4024a2:	f000 bbb7 	b.w	402c14 <_fwalk_reent>
  4024a6:	bf00      	nop
  4024a8:	00403c21 	.word	0x00403c21

004024ac <__sinit.part.1>:
  4024ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024b0:	4b35      	ldr	r3, [pc, #212]	; (402588 <__sinit.part.1+0xdc>)
  4024b2:	6845      	ldr	r5, [r0, #4]
  4024b4:	63c3      	str	r3, [r0, #60]	; 0x3c
  4024b6:	2400      	movs	r4, #0
  4024b8:	4607      	mov	r7, r0
  4024ba:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4024be:	2304      	movs	r3, #4
  4024c0:	2103      	movs	r1, #3
  4024c2:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4024c6:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4024ca:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4024ce:	b083      	sub	sp, #12
  4024d0:	602c      	str	r4, [r5, #0]
  4024d2:	606c      	str	r4, [r5, #4]
  4024d4:	60ac      	str	r4, [r5, #8]
  4024d6:	666c      	str	r4, [r5, #100]	; 0x64
  4024d8:	81ec      	strh	r4, [r5, #14]
  4024da:	612c      	str	r4, [r5, #16]
  4024dc:	616c      	str	r4, [r5, #20]
  4024de:	61ac      	str	r4, [r5, #24]
  4024e0:	81ab      	strh	r3, [r5, #12]
  4024e2:	4621      	mov	r1, r4
  4024e4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4024e8:	2208      	movs	r2, #8
  4024ea:	f7fe ff55 	bl	401398 <memset>
  4024ee:	68be      	ldr	r6, [r7, #8]
  4024f0:	f8df b098 	ldr.w	fp, [pc, #152]	; 40258c <__sinit.part.1+0xe0>
  4024f4:	f8df a098 	ldr.w	sl, [pc, #152]	; 402590 <__sinit.part.1+0xe4>
  4024f8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402594 <__sinit.part.1+0xe8>
  4024fc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402598 <__sinit.part.1+0xec>
  402500:	f8c5 b020 	str.w	fp, [r5, #32]
  402504:	2301      	movs	r3, #1
  402506:	2209      	movs	r2, #9
  402508:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40250c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402510:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402514:	61ed      	str	r5, [r5, #28]
  402516:	4621      	mov	r1, r4
  402518:	81f3      	strh	r3, [r6, #14]
  40251a:	81b2      	strh	r2, [r6, #12]
  40251c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402520:	6034      	str	r4, [r6, #0]
  402522:	6074      	str	r4, [r6, #4]
  402524:	60b4      	str	r4, [r6, #8]
  402526:	6674      	str	r4, [r6, #100]	; 0x64
  402528:	6134      	str	r4, [r6, #16]
  40252a:	6174      	str	r4, [r6, #20]
  40252c:	61b4      	str	r4, [r6, #24]
  40252e:	2208      	movs	r2, #8
  402530:	9301      	str	r3, [sp, #4]
  402532:	f7fe ff31 	bl	401398 <memset>
  402536:	68fd      	ldr	r5, [r7, #12]
  402538:	61f6      	str	r6, [r6, #28]
  40253a:	2012      	movs	r0, #18
  40253c:	2202      	movs	r2, #2
  40253e:	f8c6 b020 	str.w	fp, [r6, #32]
  402542:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402546:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40254a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40254e:	4621      	mov	r1, r4
  402550:	81a8      	strh	r0, [r5, #12]
  402552:	81ea      	strh	r2, [r5, #14]
  402554:	602c      	str	r4, [r5, #0]
  402556:	606c      	str	r4, [r5, #4]
  402558:	60ac      	str	r4, [r5, #8]
  40255a:	666c      	str	r4, [r5, #100]	; 0x64
  40255c:	612c      	str	r4, [r5, #16]
  40255e:	616c      	str	r4, [r5, #20]
  402560:	61ac      	str	r4, [r5, #24]
  402562:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402566:	2208      	movs	r2, #8
  402568:	f7fe ff16 	bl	401398 <memset>
  40256c:	9b01      	ldr	r3, [sp, #4]
  40256e:	61ed      	str	r5, [r5, #28]
  402570:	f8c5 b020 	str.w	fp, [r5, #32]
  402574:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402578:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40257c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402580:	63bb      	str	r3, [r7, #56]	; 0x38
  402582:	b003      	add	sp, #12
  402584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402588:	004024a1 	.word	0x004024a1
  40258c:	00403939 	.word	0x00403939
  402590:	0040395d 	.word	0x0040395d
  402594:	00403995 	.word	0x00403995
  402598:	004039b5 	.word	0x004039b5

0040259c <__sinit>:
  40259c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40259e:	b103      	cbz	r3, 4025a2 <__sinit+0x6>
  4025a0:	4770      	bx	lr
  4025a2:	f7ff bf83 	b.w	4024ac <__sinit.part.1>
  4025a6:	bf00      	nop

004025a8 <__sfp_lock_acquire>:
  4025a8:	4770      	bx	lr
  4025aa:	bf00      	nop

004025ac <__sfp_lock_release>:
  4025ac:	4770      	bx	lr
  4025ae:	bf00      	nop

004025b0 <__libc_fini_array>:
  4025b0:	b538      	push	{r3, r4, r5, lr}
  4025b2:	4b08      	ldr	r3, [pc, #32]	; (4025d4 <__libc_fini_array+0x24>)
  4025b4:	4d08      	ldr	r5, [pc, #32]	; (4025d8 <__libc_fini_array+0x28>)
  4025b6:	1aed      	subs	r5, r5, r3
  4025b8:	10ac      	asrs	r4, r5, #2
  4025ba:	bf18      	it	ne
  4025bc:	18ed      	addne	r5, r5, r3
  4025be:	d005      	beq.n	4025cc <__libc_fini_array+0x1c>
  4025c0:	3c01      	subs	r4, #1
  4025c2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4025c6:	4798      	blx	r3
  4025c8:	2c00      	cmp	r4, #0
  4025ca:	d1f9      	bne.n	4025c0 <__libc_fini_array+0x10>
  4025cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025d0:	f001 bffe 	b.w	4045d0 <_fini>
  4025d4:	004045dc 	.word	0x004045dc
  4025d8:	004045e0 	.word	0x004045e0

004025dc <__fputwc>:
  4025dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025e0:	b082      	sub	sp, #8
  4025e2:	4607      	mov	r7, r0
  4025e4:	460e      	mov	r6, r1
  4025e6:	4614      	mov	r4, r2
  4025e8:	f000 fb42 	bl	402c70 <__locale_mb_cur_max>
  4025ec:	2801      	cmp	r0, #1
  4025ee:	d041      	beq.n	402674 <__fputwc+0x98>
  4025f0:	4638      	mov	r0, r7
  4025f2:	a901      	add	r1, sp, #4
  4025f4:	4632      	mov	r2, r6
  4025f6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4025fa:	f001 fa61 	bl	403ac0 <_wcrtomb_r>
  4025fe:	f1b0 3fff 	cmp.w	r0, #4294967295
  402602:	4680      	mov	r8, r0
  402604:	d02f      	beq.n	402666 <__fputwc+0x8a>
  402606:	2800      	cmp	r0, #0
  402608:	d03c      	beq.n	402684 <__fputwc+0xa8>
  40260a:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40260e:	2500      	movs	r5, #0
  402610:	e009      	b.n	402626 <__fputwc+0x4a>
  402612:	6823      	ldr	r3, [r4, #0]
  402614:	7019      	strb	r1, [r3, #0]
  402616:	6823      	ldr	r3, [r4, #0]
  402618:	3301      	adds	r3, #1
  40261a:	6023      	str	r3, [r4, #0]
  40261c:	3501      	adds	r5, #1
  40261e:	45a8      	cmp	r8, r5
  402620:	d930      	bls.n	402684 <__fputwc+0xa8>
  402622:	ab01      	add	r3, sp, #4
  402624:	5d59      	ldrb	r1, [r3, r5]
  402626:	68a3      	ldr	r3, [r4, #8]
  402628:	3b01      	subs	r3, #1
  40262a:	2b00      	cmp	r3, #0
  40262c:	60a3      	str	r3, [r4, #8]
  40262e:	daf0      	bge.n	402612 <__fputwc+0x36>
  402630:	69a2      	ldr	r2, [r4, #24]
  402632:	4293      	cmp	r3, r2
  402634:	db07      	blt.n	402646 <__fputwc+0x6a>
  402636:	6823      	ldr	r3, [r4, #0]
  402638:	7019      	strb	r1, [r3, #0]
  40263a:	6823      	ldr	r3, [r4, #0]
  40263c:	7819      	ldrb	r1, [r3, #0]
  40263e:	290a      	cmp	r1, #10
  402640:	f103 0301 	add.w	r3, r3, #1
  402644:	d1e9      	bne.n	40261a <__fputwc+0x3e>
  402646:	4638      	mov	r0, r7
  402648:	4622      	mov	r2, r4
  40264a:	f001 f9e5 	bl	403a18 <__swbuf_r>
  40264e:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  402652:	fab0 f080 	clz	r0, r0
  402656:	0940      	lsrs	r0, r0, #5
  402658:	2800      	cmp	r0, #0
  40265a:	d0df      	beq.n	40261c <__fputwc+0x40>
  40265c:	f04f 30ff 	mov.w	r0, #4294967295
  402660:	b002      	add	sp, #8
  402662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402666:	89a3      	ldrh	r3, [r4, #12]
  402668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40266c:	81a3      	strh	r3, [r4, #12]
  40266e:	b002      	add	sp, #8
  402670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402674:	1e73      	subs	r3, r6, #1
  402676:	2bfe      	cmp	r3, #254	; 0xfe
  402678:	d8ba      	bhi.n	4025f0 <__fputwc+0x14>
  40267a:	b2f1      	uxtb	r1, r6
  40267c:	4680      	mov	r8, r0
  40267e:	f88d 1004 	strb.w	r1, [sp, #4]
  402682:	e7c4      	b.n	40260e <__fputwc+0x32>
  402684:	4630      	mov	r0, r6
  402686:	b002      	add	sp, #8
  402688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040268c <_fputwc_r>:
  40268c:	8993      	ldrh	r3, [r2, #12]
  40268e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402692:	d10b      	bne.n	4026ac <_fputwc_r+0x20>
  402694:	b410      	push	{r4}
  402696:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402698:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40269c:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4026a0:	6654      	str	r4, [r2, #100]	; 0x64
  4026a2:	8193      	strh	r3, [r2, #12]
  4026a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4026a8:	f7ff bf98 	b.w	4025dc <__fputwc>
  4026ac:	f7ff bf96 	b.w	4025dc <__fputwc>

004026b0 <_malloc_trim_r>:
  4026b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026b2:	4f23      	ldr	r7, [pc, #140]	; (402740 <_malloc_trim_r+0x90>)
  4026b4:	460c      	mov	r4, r1
  4026b6:	4606      	mov	r6, r0
  4026b8:	f000 ff32 	bl	403520 <__malloc_lock>
  4026bc:	68bb      	ldr	r3, [r7, #8]
  4026be:	685d      	ldr	r5, [r3, #4]
  4026c0:	f025 0503 	bic.w	r5, r5, #3
  4026c4:	1b29      	subs	r1, r5, r4
  4026c6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4026ca:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4026ce:	f021 010f 	bic.w	r1, r1, #15
  4026d2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4026d6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4026da:	db07      	blt.n	4026ec <_malloc_trim_r+0x3c>
  4026dc:	4630      	mov	r0, r6
  4026de:	2100      	movs	r1, #0
  4026e0:	f001 f918 	bl	403914 <_sbrk_r>
  4026e4:	68bb      	ldr	r3, [r7, #8]
  4026e6:	442b      	add	r3, r5
  4026e8:	4298      	cmp	r0, r3
  4026ea:	d004      	beq.n	4026f6 <_malloc_trim_r+0x46>
  4026ec:	4630      	mov	r0, r6
  4026ee:	f000 ff19 	bl	403524 <__malloc_unlock>
  4026f2:	2000      	movs	r0, #0
  4026f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4026f6:	4630      	mov	r0, r6
  4026f8:	4261      	negs	r1, r4
  4026fa:	f001 f90b 	bl	403914 <_sbrk_r>
  4026fe:	3001      	adds	r0, #1
  402700:	d00d      	beq.n	40271e <_malloc_trim_r+0x6e>
  402702:	4b10      	ldr	r3, [pc, #64]	; (402744 <_malloc_trim_r+0x94>)
  402704:	68ba      	ldr	r2, [r7, #8]
  402706:	6819      	ldr	r1, [r3, #0]
  402708:	1b2d      	subs	r5, r5, r4
  40270a:	f045 0501 	orr.w	r5, r5, #1
  40270e:	4630      	mov	r0, r6
  402710:	1b09      	subs	r1, r1, r4
  402712:	6055      	str	r5, [r2, #4]
  402714:	6019      	str	r1, [r3, #0]
  402716:	f000 ff05 	bl	403524 <__malloc_unlock>
  40271a:	2001      	movs	r0, #1
  40271c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40271e:	4630      	mov	r0, r6
  402720:	2100      	movs	r1, #0
  402722:	f001 f8f7 	bl	403914 <_sbrk_r>
  402726:	68ba      	ldr	r2, [r7, #8]
  402728:	1a83      	subs	r3, r0, r2
  40272a:	2b0f      	cmp	r3, #15
  40272c:	ddde      	ble.n	4026ec <_malloc_trim_r+0x3c>
  40272e:	4c06      	ldr	r4, [pc, #24]	; (402748 <_malloc_trim_r+0x98>)
  402730:	4904      	ldr	r1, [pc, #16]	; (402744 <_malloc_trim_r+0x94>)
  402732:	6824      	ldr	r4, [r4, #0]
  402734:	f043 0301 	orr.w	r3, r3, #1
  402738:	1b00      	subs	r0, r0, r4
  40273a:	6053      	str	r3, [r2, #4]
  40273c:	6008      	str	r0, [r1, #0]
  40273e:	e7d5      	b.n	4026ec <_malloc_trim_r+0x3c>
  402740:	20000470 	.word	0x20000470
  402744:	2000092c 	.word	0x2000092c
  402748:	2000087c 	.word	0x2000087c

0040274c <_free_r>:
  40274c:	2900      	cmp	r1, #0
  40274e:	d04e      	beq.n	4027ee <_free_r+0xa2>
  402750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402754:	460c      	mov	r4, r1
  402756:	4680      	mov	r8, r0
  402758:	f000 fee2 	bl	403520 <__malloc_lock>
  40275c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  402760:	4962      	ldr	r1, [pc, #392]	; (4028ec <_free_r+0x1a0>)
  402762:	f027 0201 	bic.w	r2, r7, #1
  402766:	f1a4 0508 	sub.w	r5, r4, #8
  40276a:	18ab      	adds	r3, r5, r2
  40276c:	688e      	ldr	r6, [r1, #8]
  40276e:	6858      	ldr	r0, [r3, #4]
  402770:	429e      	cmp	r6, r3
  402772:	f020 0003 	bic.w	r0, r0, #3
  402776:	d05a      	beq.n	40282e <_free_r+0xe2>
  402778:	07fe      	lsls	r6, r7, #31
  40277a:	6058      	str	r0, [r3, #4]
  40277c:	d40b      	bmi.n	402796 <_free_r+0x4a>
  40277e:	f854 7c08 	ldr.w	r7, [r4, #-8]
  402782:	1bed      	subs	r5, r5, r7
  402784:	f101 0e08 	add.w	lr, r1, #8
  402788:	68ac      	ldr	r4, [r5, #8]
  40278a:	4574      	cmp	r4, lr
  40278c:	443a      	add	r2, r7
  40278e:	d067      	beq.n	402860 <_free_r+0x114>
  402790:	68ef      	ldr	r7, [r5, #12]
  402792:	60e7      	str	r7, [r4, #12]
  402794:	60bc      	str	r4, [r7, #8]
  402796:	181c      	adds	r4, r3, r0
  402798:	6864      	ldr	r4, [r4, #4]
  40279a:	07e4      	lsls	r4, r4, #31
  40279c:	d40c      	bmi.n	4027b8 <_free_r+0x6c>
  40279e:	4f54      	ldr	r7, [pc, #336]	; (4028f0 <_free_r+0x1a4>)
  4027a0:	689c      	ldr	r4, [r3, #8]
  4027a2:	42bc      	cmp	r4, r7
  4027a4:	4402      	add	r2, r0
  4027a6:	d07c      	beq.n	4028a2 <_free_r+0x156>
  4027a8:	68d8      	ldr	r0, [r3, #12]
  4027aa:	60e0      	str	r0, [r4, #12]
  4027ac:	f042 0301 	orr.w	r3, r2, #1
  4027b0:	6084      	str	r4, [r0, #8]
  4027b2:	606b      	str	r3, [r5, #4]
  4027b4:	50aa      	str	r2, [r5, r2]
  4027b6:	e003      	b.n	4027c0 <_free_r+0x74>
  4027b8:	f042 0301 	orr.w	r3, r2, #1
  4027bc:	606b      	str	r3, [r5, #4]
  4027be:	50aa      	str	r2, [r5, r2]
  4027c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4027c4:	d214      	bcs.n	4027f0 <_free_r+0xa4>
  4027c6:	08d2      	lsrs	r2, r2, #3
  4027c8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4027cc:	6848      	ldr	r0, [r1, #4]
  4027ce:	689f      	ldr	r7, [r3, #8]
  4027d0:	60af      	str	r7, [r5, #8]
  4027d2:	1092      	asrs	r2, r2, #2
  4027d4:	2401      	movs	r4, #1
  4027d6:	fa04 f202 	lsl.w	r2, r4, r2
  4027da:	4310      	orrs	r0, r2
  4027dc:	60eb      	str	r3, [r5, #12]
  4027de:	6048      	str	r0, [r1, #4]
  4027e0:	609d      	str	r5, [r3, #8]
  4027e2:	60fd      	str	r5, [r7, #12]
  4027e4:	4640      	mov	r0, r8
  4027e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4027ea:	f000 be9b 	b.w	403524 <__malloc_unlock>
  4027ee:	4770      	bx	lr
  4027f0:	0a53      	lsrs	r3, r2, #9
  4027f2:	2b04      	cmp	r3, #4
  4027f4:	d847      	bhi.n	402886 <_free_r+0x13a>
  4027f6:	0993      	lsrs	r3, r2, #6
  4027f8:	f103 0438 	add.w	r4, r3, #56	; 0x38
  4027fc:	0060      	lsls	r0, r4, #1
  4027fe:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  402802:	493a      	ldr	r1, [pc, #232]	; (4028ec <_free_r+0x1a0>)
  402804:	6883      	ldr	r3, [r0, #8]
  402806:	4283      	cmp	r3, r0
  402808:	d043      	beq.n	402892 <_free_r+0x146>
  40280a:	6859      	ldr	r1, [r3, #4]
  40280c:	f021 0103 	bic.w	r1, r1, #3
  402810:	4291      	cmp	r1, r2
  402812:	d902      	bls.n	40281a <_free_r+0xce>
  402814:	689b      	ldr	r3, [r3, #8]
  402816:	4298      	cmp	r0, r3
  402818:	d1f7      	bne.n	40280a <_free_r+0xbe>
  40281a:	68da      	ldr	r2, [r3, #12]
  40281c:	60ea      	str	r2, [r5, #12]
  40281e:	60ab      	str	r3, [r5, #8]
  402820:	4640      	mov	r0, r8
  402822:	6095      	str	r5, [r2, #8]
  402824:	60dd      	str	r5, [r3, #12]
  402826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40282a:	f000 be7b 	b.w	403524 <__malloc_unlock>
  40282e:	07ff      	lsls	r7, r7, #31
  402830:	4402      	add	r2, r0
  402832:	d407      	bmi.n	402844 <_free_r+0xf8>
  402834:	f854 3c08 	ldr.w	r3, [r4, #-8]
  402838:	1aed      	subs	r5, r5, r3
  40283a:	441a      	add	r2, r3
  40283c:	68a8      	ldr	r0, [r5, #8]
  40283e:	68eb      	ldr	r3, [r5, #12]
  402840:	60c3      	str	r3, [r0, #12]
  402842:	6098      	str	r0, [r3, #8]
  402844:	4b2b      	ldr	r3, [pc, #172]	; (4028f4 <_free_r+0x1a8>)
  402846:	681b      	ldr	r3, [r3, #0]
  402848:	f042 0001 	orr.w	r0, r2, #1
  40284c:	429a      	cmp	r2, r3
  40284e:	6068      	str	r0, [r5, #4]
  402850:	608d      	str	r5, [r1, #8]
  402852:	d3c7      	bcc.n	4027e4 <_free_r+0x98>
  402854:	4b28      	ldr	r3, [pc, #160]	; (4028f8 <_free_r+0x1ac>)
  402856:	4640      	mov	r0, r8
  402858:	6819      	ldr	r1, [r3, #0]
  40285a:	f7ff ff29 	bl	4026b0 <_malloc_trim_r>
  40285e:	e7c1      	b.n	4027e4 <_free_r+0x98>
  402860:	1819      	adds	r1, r3, r0
  402862:	6849      	ldr	r1, [r1, #4]
  402864:	07c9      	lsls	r1, r1, #31
  402866:	d409      	bmi.n	40287c <_free_r+0x130>
  402868:	68d9      	ldr	r1, [r3, #12]
  40286a:	689b      	ldr	r3, [r3, #8]
  40286c:	4402      	add	r2, r0
  40286e:	f042 0001 	orr.w	r0, r2, #1
  402872:	60d9      	str	r1, [r3, #12]
  402874:	608b      	str	r3, [r1, #8]
  402876:	6068      	str	r0, [r5, #4]
  402878:	50aa      	str	r2, [r5, r2]
  40287a:	e7b3      	b.n	4027e4 <_free_r+0x98>
  40287c:	f042 0301 	orr.w	r3, r2, #1
  402880:	606b      	str	r3, [r5, #4]
  402882:	50aa      	str	r2, [r5, r2]
  402884:	e7ae      	b.n	4027e4 <_free_r+0x98>
  402886:	2b14      	cmp	r3, #20
  402888:	d814      	bhi.n	4028b4 <_free_r+0x168>
  40288a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40288e:	0060      	lsls	r0, r4, #1
  402890:	e7b5      	b.n	4027fe <_free_r+0xb2>
  402892:	684a      	ldr	r2, [r1, #4]
  402894:	10a4      	asrs	r4, r4, #2
  402896:	2001      	movs	r0, #1
  402898:	40a0      	lsls	r0, r4
  40289a:	4302      	orrs	r2, r0
  40289c:	604a      	str	r2, [r1, #4]
  40289e:	461a      	mov	r2, r3
  4028a0:	e7bc      	b.n	40281c <_free_r+0xd0>
  4028a2:	f042 0301 	orr.w	r3, r2, #1
  4028a6:	614d      	str	r5, [r1, #20]
  4028a8:	610d      	str	r5, [r1, #16]
  4028aa:	60ec      	str	r4, [r5, #12]
  4028ac:	60ac      	str	r4, [r5, #8]
  4028ae:	606b      	str	r3, [r5, #4]
  4028b0:	50aa      	str	r2, [r5, r2]
  4028b2:	e797      	b.n	4027e4 <_free_r+0x98>
  4028b4:	2b54      	cmp	r3, #84	; 0x54
  4028b6:	d804      	bhi.n	4028c2 <_free_r+0x176>
  4028b8:	0b13      	lsrs	r3, r2, #12
  4028ba:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4028be:	0060      	lsls	r0, r4, #1
  4028c0:	e79d      	b.n	4027fe <_free_r+0xb2>
  4028c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4028c6:	d804      	bhi.n	4028d2 <_free_r+0x186>
  4028c8:	0bd3      	lsrs	r3, r2, #15
  4028ca:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4028ce:	0060      	lsls	r0, r4, #1
  4028d0:	e795      	b.n	4027fe <_free_r+0xb2>
  4028d2:	f240 5054 	movw	r0, #1364	; 0x554
  4028d6:	4283      	cmp	r3, r0
  4028d8:	d804      	bhi.n	4028e4 <_free_r+0x198>
  4028da:	0c93      	lsrs	r3, r2, #18
  4028dc:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4028e0:	0060      	lsls	r0, r4, #1
  4028e2:	e78c      	b.n	4027fe <_free_r+0xb2>
  4028e4:	20fc      	movs	r0, #252	; 0xfc
  4028e6:	247e      	movs	r4, #126	; 0x7e
  4028e8:	e789      	b.n	4027fe <_free_r+0xb2>
  4028ea:	bf00      	nop
  4028ec:	20000470 	.word	0x20000470
  4028f0:	20000478 	.word	0x20000478
  4028f4:	20000878 	.word	0x20000878
  4028f8:	20000928 	.word	0x20000928

004028fc <__sfvwrite_r>:
  4028fc:	6893      	ldr	r3, [r2, #8]
  4028fe:	2b00      	cmp	r3, #0
  402900:	d07a      	beq.n	4029f8 <__sfvwrite_r+0xfc>
  402902:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402906:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40290a:	f01e 0f08 	tst.w	lr, #8
  40290e:	b083      	sub	sp, #12
  402910:	460c      	mov	r4, r1
  402912:	4681      	mov	r9, r0
  402914:	4616      	mov	r6, r2
  402916:	d026      	beq.n	402966 <__sfvwrite_r+0x6a>
  402918:	690b      	ldr	r3, [r1, #16]
  40291a:	b323      	cbz	r3, 402966 <__sfvwrite_r+0x6a>
  40291c:	f00e 0802 	and.w	r8, lr, #2
  402920:	fa1f f088 	uxth.w	r0, r8
  402924:	6835      	ldr	r5, [r6, #0]
  402926:	b370      	cbz	r0, 402986 <__sfvwrite_r+0x8a>
  402928:	f04f 0a00 	mov.w	sl, #0
  40292c:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402c10 <__sfvwrite_r+0x314>
  402930:	46d0      	mov	r8, sl
  402932:	45d8      	cmp	r8, fp
  402934:	4643      	mov	r3, r8
  402936:	4652      	mov	r2, sl
  402938:	bf28      	it	cs
  40293a:	465b      	movcs	r3, fp
  40293c:	4648      	mov	r0, r9
  40293e:	f1b8 0f00 	cmp.w	r8, #0
  402942:	d053      	beq.n	4029ec <__sfvwrite_r+0xf0>
  402944:	69e1      	ldr	r1, [r4, #28]
  402946:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402948:	47b8      	blx	r7
  40294a:	2800      	cmp	r0, #0
  40294c:	dd73      	ble.n	402a36 <__sfvwrite_r+0x13a>
  40294e:	68b3      	ldr	r3, [r6, #8]
  402950:	1a1b      	subs	r3, r3, r0
  402952:	4482      	add	sl, r0
  402954:	ebc0 0808 	rsb	r8, r0, r8
  402958:	60b3      	str	r3, [r6, #8]
  40295a:	2b00      	cmp	r3, #0
  40295c:	d1e9      	bne.n	402932 <__sfvwrite_r+0x36>
  40295e:	2000      	movs	r0, #0
  402960:	b003      	add	sp, #12
  402962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402966:	4648      	mov	r0, r9
  402968:	4621      	mov	r1, r4
  40296a:	f7ff fc67 	bl	40223c <__swsetup_r>
  40296e:	2800      	cmp	r0, #0
  402970:	f040 8145 	bne.w	402bfe <__sfvwrite_r+0x302>
  402974:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402978:	6835      	ldr	r5, [r6, #0]
  40297a:	f00e 0802 	and.w	r8, lr, #2
  40297e:	fa1f f088 	uxth.w	r0, r8
  402982:	2800      	cmp	r0, #0
  402984:	d1d0      	bne.n	402928 <__sfvwrite_r+0x2c>
  402986:	f01e 0b01 	ands.w	fp, lr, #1
  40298a:	d15d      	bne.n	402a48 <__sfvwrite_r+0x14c>
  40298c:	46d8      	mov	r8, fp
  40298e:	f1b8 0f00 	cmp.w	r8, #0
  402992:	d025      	beq.n	4029e0 <__sfvwrite_r+0xe4>
  402994:	f41e 7f00 	tst.w	lr, #512	; 0x200
  402998:	68a7      	ldr	r7, [r4, #8]
  40299a:	d02f      	beq.n	4029fc <__sfvwrite_r+0x100>
  40299c:	45b8      	cmp	r8, r7
  40299e:	46ba      	mov	sl, r7
  4029a0:	f0c0 80a9 	bcc.w	402af6 <__sfvwrite_r+0x1fa>
  4029a4:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4029a8:	f040 80b6 	bne.w	402b18 <__sfvwrite_r+0x21c>
  4029ac:	6820      	ldr	r0, [r4, #0]
  4029ae:	4652      	mov	r2, sl
  4029b0:	4659      	mov	r1, fp
  4029b2:	f000 fd51 	bl	403458 <memmove>
  4029b6:	68a0      	ldr	r0, [r4, #8]
  4029b8:	6822      	ldr	r2, [r4, #0]
  4029ba:	1bc0      	subs	r0, r0, r7
  4029bc:	eb02 030a 	add.w	r3, r2, sl
  4029c0:	60a0      	str	r0, [r4, #8]
  4029c2:	6023      	str	r3, [r4, #0]
  4029c4:	4640      	mov	r0, r8
  4029c6:	68b3      	ldr	r3, [r6, #8]
  4029c8:	1a1b      	subs	r3, r3, r0
  4029ca:	4483      	add	fp, r0
  4029cc:	ebc0 0808 	rsb	r8, r0, r8
  4029d0:	60b3      	str	r3, [r6, #8]
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	d0c3      	beq.n	40295e <__sfvwrite_r+0x62>
  4029d6:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4029da:	f1b8 0f00 	cmp.w	r8, #0
  4029de:	d1d9      	bne.n	402994 <__sfvwrite_r+0x98>
  4029e0:	f8d5 b000 	ldr.w	fp, [r5]
  4029e4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4029e8:	3508      	adds	r5, #8
  4029ea:	e7d0      	b.n	40298e <__sfvwrite_r+0x92>
  4029ec:	f8d5 a000 	ldr.w	sl, [r5]
  4029f0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4029f4:	3508      	adds	r5, #8
  4029f6:	e79c      	b.n	402932 <__sfvwrite_r+0x36>
  4029f8:	2000      	movs	r0, #0
  4029fa:	4770      	bx	lr
  4029fc:	6820      	ldr	r0, [r4, #0]
  4029fe:	6923      	ldr	r3, [r4, #16]
  402a00:	4298      	cmp	r0, r3
  402a02:	d803      	bhi.n	402a0c <__sfvwrite_r+0x110>
  402a04:	6962      	ldr	r2, [r4, #20]
  402a06:	4590      	cmp	r8, r2
  402a08:	f080 80b9 	bcs.w	402b7e <__sfvwrite_r+0x282>
  402a0c:	4547      	cmp	r7, r8
  402a0e:	bf28      	it	cs
  402a10:	4647      	movcs	r7, r8
  402a12:	463a      	mov	r2, r7
  402a14:	4659      	mov	r1, fp
  402a16:	f000 fd1f 	bl	403458 <memmove>
  402a1a:	68a3      	ldr	r3, [r4, #8]
  402a1c:	6822      	ldr	r2, [r4, #0]
  402a1e:	1bdb      	subs	r3, r3, r7
  402a20:	443a      	add	r2, r7
  402a22:	60a3      	str	r3, [r4, #8]
  402a24:	6022      	str	r2, [r4, #0]
  402a26:	2b00      	cmp	r3, #0
  402a28:	d14a      	bne.n	402ac0 <__sfvwrite_r+0x1c4>
  402a2a:	4648      	mov	r0, r9
  402a2c:	4621      	mov	r1, r4
  402a2e:	f7ff fd21 	bl	402474 <_fflush_r>
  402a32:	2800      	cmp	r0, #0
  402a34:	d044      	beq.n	402ac0 <__sfvwrite_r+0x1c4>
  402a36:	89a3      	ldrh	r3, [r4, #12]
  402a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a3c:	f04f 30ff 	mov.w	r0, #4294967295
  402a40:	81a3      	strh	r3, [r4, #12]
  402a42:	b003      	add	sp, #12
  402a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a48:	4680      	mov	r8, r0
  402a4a:	9000      	str	r0, [sp, #0]
  402a4c:	4683      	mov	fp, r0
  402a4e:	4682      	mov	sl, r0
  402a50:	f1ba 0f00 	cmp.w	sl, #0
  402a54:	d02c      	beq.n	402ab0 <__sfvwrite_r+0x1b4>
  402a56:	9b00      	ldr	r3, [sp, #0]
  402a58:	2b00      	cmp	r3, #0
  402a5a:	d050      	beq.n	402afe <__sfvwrite_r+0x202>
  402a5c:	6820      	ldr	r0, [r4, #0]
  402a5e:	6921      	ldr	r1, [r4, #16]
  402a60:	f8d4 e008 	ldr.w	lr, [r4, #8]
  402a64:	6962      	ldr	r2, [r4, #20]
  402a66:	45d0      	cmp	r8, sl
  402a68:	4643      	mov	r3, r8
  402a6a:	bf28      	it	cs
  402a6c:	4653      	movcs	r3, sl
  402a6e:	4288      	cmp	r0, r1
  402a70:	461f      	mov	r7, r3
  402a72:	d904      	bls.n	402a7e <__sfvwrite_r+0x182>
  402a74:	eb0e 0c02 	add.w	ip, lr, r2
  402a78:	4563      	cmp	r3, ip
  402a7a:	f300 8092 	bgt.w	402ba2 <__sfvwrite_r+0x2a6>
  402a7e:	4293      	cmp	r3, r2
  402a80:	db20      	blt.n	402ac4 <__sfvwrite_r+0x1c8>
  402a82:	4613      	mov	r3, r2
  402a84:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402a86:	69e1      	ldr	r1, [r4, #28]
  402a88:	4648      	mov	r0, r9
  402a8a:	465a      	mov	r2, fp
  402a8c:	47b8      	blx	r7
  402a8e:	1e07      	subs	r7, r0, #0
  402a90:	ddd1      	ble.n	402a36 <__sfvwrite_r+0x13a>
  402a92:	ebb8 0807 	subs.w	r8, r8, r7
  402a96:	d025      	beq.n	402ae4 <__sfvwrite_r+0x1e8>
  402a98:	68b3      	ldr	r3, [r6, #8]
  402a9a:	1bdb      	subs	r3, r3, r7
  402a9c:	44bb      	add	fp, r7
  402a9e:	ebc7 0a0a 	rsb	sl, r7, sl
  402aa2:	60b3      	str	r3, [r6, #8]
  402aa4:	2b00      	cmp	r3, #0
  402aa6:	f43f af5a 	beq.w	40295e <__sfvwrite_r+0x62>
  402aaa:	f1ba 0f00 	cmp.w	sl, #0
  402aae:	d1d2      	bne.n	402a56 <__sfvwrite_r+0x15a>
  402ab0:	2300      	movs	r3, #0
  402ab2:	f8d5 b000 	ldr.w	fp, [r5]
  402ab6:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402aba:	9300      	str	r3, [sp, #0]
  402abc:	3508      	adds	r5, #8
  402abe:	e7c7      	b.n	402a50 <__sfvwrite_r+0x154>
  402ac0:	4638      	mov	r0, r7
  402ac2:	e780      	b.n	4029c6 <__sfvwrite_r+0xca>
  402ac4:	461a      	mov	r2, r3
  402ac6:	4659      	mov	r1, fp
  402ac8:	9301      	str	r3, [sp, #4]
  402aca:	f000 fcc5 	bl	403458 <memmove>
  402ace:	68a2      	ldr	r2, [r4, #8]
  402ad0:	6821      	ldr	r1, [r4, #0]
  402ad2:	9b01      	ldr	r3, [sp, #4]
  402ad4:	ebb8 0807 	subs.w	r8, r8, r7
  402ad8:	eba2 0203 	sub.w	r2, r2, r3
  402adc:	440b      	add	r3, r1
  402ade:	60a2      	str	r2, [r4, #8]
  402ae0:	6023      	str	r3, [r4, #0]
  402ae2:	d1d9      	bne.n	402a98 <__sfvwrite_r+0x19c>
  402ae4:	4648      	mov	r0, r9
  402ae6:	4621      	mov	r1, r4
  402ae8:	f7ff fcc4 	bl	402474 <_fflush_r>
  402aec:	2800      	cmp	r0, #0
  402aee:	d1a2      	bne.n	402a36 <__sfvwrite_r+0x13a>
  402af0:	f8cd 8000 	str.w	r8, [sp]
  402af4:	e7d0      	b.n	402a98 <__sfvwrite_r+0x19c>
  402af6:	6820      	ldr	r0, [r4, #0]
  402af8:	4647      	mov	r7, r8
  402afa:	46c2      	mov	sl, r8
  402afc:	e757      	b.n	4029ae <__sfvwrite_r+0xb2>
  402afe:	4658      	mov	r0, fp
  402b00:	210a      	movs	r1, #10
  402b02:	4652      	mov	r2, sl
  402b04:	f000 fbc4 	bl	403290 <memchr>
  402b08:	2800      	cmp	r0, #0
  402b0a:	d073      	beq.n	402bf4 <__sfvwrite_r+0x2f8>
  402b0c:	3001      	adds	r0, #1
  402b0e:	2301      	movs	r3, #1
  402b10:	ebcb 0800 	rsb	r8, fp, r0
  402b14:	9300      	str	r3, [sp, #0]
  402b16:	e7a1      	b.n	402a5c <__sfvwrite_r+0x160>
  402b18:	6967      	ldr	r7, [r4, #20]
  402b1a:	6921      	ldr	r1, [r4, #16]
  402b1c:	6823      	ldr	r3, [r4, #0]
  402b1e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  402b22:	1a5b      	subs	r3, r3, r1
  402b24:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402b28:	1c58      	adds	r0, r3, #1
  402b2a:	107f      	asrs	r7, r7, #1
  402b2c:	4440      	add	r0, r8
  402b2e:	4287      	cmp	r7, r0
  402b30:	463a      	mov	r2, r7
  402b32:	bf3c      	itt	cc
  402b34:	4607      	movcc	r7, r0
  402b36:	463a      	movcc	r2, r7
  402b38:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402b3c:	9300      	str	r3, [sp, #0]
  402b3e:	d046      	beq.n	402bce <__sfvwrite_r+0x2d2>
  402b40:	4611      	mov	r1, r2
  402b42:	4648      	mov	r0, r9
  402b44:	f000 f912 	bl	402d6c <_malloc_r>
  402b48:	9b00      	ldr	r3, [sp, #0]
  402b4a:	4682      	mov	sl, r0
  402b4c:	2800      	cmp	r0, #0
  402b4e:	d059      	beq.n	402c04 <__sfvwrite_r+0x308>
  402b50:	461a      	mov	r2, r3
  402b52:	6921      	ldr	r1, [r4, #16]
  402b54:	9300      	str	r3, [sp, #0]
  402b56:	f000 fbe5 	bl	403324 <memcpy>
  402b5a:	89a2      	ldrh	r2, [r4, #12]
  402b5c:	9b00      	ldr	r3, [sp, #0]
  402b5e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  402b62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  402b66:	81a2      	strh	r2, [r4, #12]
  402b68:	eb0a 0003 	add.w	r0, sl, r3
  402b6c:	1afb      	subs	r3, r7, r3
  402b6e:	f8c4 a010 	str.w	sl, [r4, #16]
  402b72:	6167      	str	r7, [r4, #20]
  402b74:	6020      	str	r0, [r4, #0]
  402b76:	60a3      	str	r3, [r4, #8]
  402b78:	4647      	mov	r7, r8
  402b7a:	46c2      	mov	sl, r8
  402b7c:	e717      	b.n	4029ae <__sfvwrite_r+0xb2>
  402b7e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402b82:	4543      	cmp	r3, r8
  402b84:	bf28      	it	cs
  402b86:	4643      	movcs	r3, r8
  402b88:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402b8a:	fb93 f3f2 	sdiv	r3, r3, r2
  402b8e:	4648      	mov	r0, r9
  402b90:	fb03 f302 	mul.w	r3, r3, r2
  402b94:	69e1      	ldr	r1, [r4, #28]
  402b96:	465a      	mov	r2, fp
  402b98:	47b8      	blx	r7
  402b9a:	2800      	cmp	r0, #0
  402b9c:	f73f af13 	bgt.w	4029c6 <__sfvwrite_r+0xca>
  402ba0:	e749      	b.n	402a36 <__sfvwrite_r+0x13a>
  402ba2:	4662      	mov	r2, ip
  402ba4:	4659      	mov	r1, fp
  402ba6:	f8cd c004 	str.w	ip, [sp, #4]
  402baa:	f000 fc55 	bl	403458 <memmove>
  402bae:	6823      	ldr	r3, [r4, #0]
  402bb0:	f8dd c004 	ldr.w	ip, [sp, #4]
  402bb4:	4463      	add	r3, ip
  402bb6:	6023      	str	r3, [r4, #0]
  402bb8:	4648      	mov	r0, r9
  402bba:	4621      	mov	r1, r4
  402bbc:	f7ff fc5a 	bl	402474 <_fflush_r>
  402bc0:	f8dd c004 	ldr.w	ip, [sp, #4]
  402bc4:	2800      	cmp	r0, #0
  402bc6:	f47f af36 	bne.w	402a36 <__sfvwrite_r+0x13a>
  402bca:	4667      	mov	r7, ip
  402bcc:	e761      	b.n	402a92 <__sfvwrite_r+0x196>
  402bce:	4648      	mov	r0, r9
  402bd0:	f000 fcaa 	bl	403528 <_realloc_r>
  402bd4:	9b00      	ldr	r3, [sp, #0]
  402bd6:	4682      	mov	sl, r0
  402bd8:	2800      	cmp	r0, #0
  402bda:	d1c5      	bne.n	402b68 <__sfvwrite_r+0x26c>
  402bdc:	4648      	mov	r0, r9
  402bde:	6921      	ldr	r1, [r4, #16]
  402be0:	f7ff fdb4 	bl	40274c <_free_r>
  402be4:	89a3      	ldrh	r3, [r4, #12]
  402be6:	220c      	movs	r2, #12
  402be8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402bec:	b29b      	uxth	r3, r3
  402bee:	f8c9 2000 	str.w	r2, [r9]
  402bf2:	e721      	b.n	402a38 <__sfvwrite_r+0x13c>
  402bf4:	2301      	movs	r3, #1
  402bf6:	f10a 0801 	add.w	r8, sl, #1
  402bfa:	9300      	str	r3, [sp, #0]
  402bfc:	e72e      	b.n	402a5c <__sfvwrite_r+0x160>
  402bfe:	f04f 30ff 	mov.w	r0, #4294967295
  402c02:	e6ad      	b.n	402960 <__sfvwrite_r+0x64>
  402c04:	230c      	movs	r3, #12
  402c06:	f8c9 3000 	str.w	r3, [r9]
  402c0a:	89a3      	ldrh	r3, [r4, #12]
  402c0c:	e714      	b.n	402a38 <__sfvwrite_r+0x13c>
  402c0e:	bf00      	nop
  402c10:	7ffffc00 	.word	0x7ffffc00

00402c14 <_fwalk_reent>:
  402c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c18:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402c1c:	d01f      	beq.n	402c5e <_fwalk_reent+0x4a>
  402c1e:	4688      	mov	r8, r1
  402c20:	4606      	mov	r6, r0
  402c22:	f04f 0900 	mov.w	r9, #0
  402c26:	687d      	ldr	r5, [r7, #4]
  402c28:	68bc      	ldr	r4, [r7, #8]
  402c2a:	3d01      	subs	r5, #1
  402c2c:	d411      	bmi.n	402c52 <_fwalk_reent+0x3e>
  402c2e:	89a3      	ldrh	r3, [r4, #12]
  402c30:	2b01      	cmp	r3, #1
  402c32:	f105 35ff 	add.w	r5, r5, #4294967295
  402c36:	d908      	bls.n	402c4a <_fwalk_reent+0x36>
  402c38:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402c3c:	3301      	adds	r3, #1
  402c3e:	4621      	mov	r1, r4
  402c40:	4630      	mov	r0, r6
  402c42:	d002      	beq.n	402c4a <_fwalk_reent+0x36>
  402c44:	47c0      	blx	r8
  402c46:	ea49 0900 	orr.w	r9, r9, r0
  402c4a:	1c6b      	adds	r3, r5, #1
  402c4c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402c50:	d1ed      	bne.n	402c2e <_fwalk_reent+0x1a>
  402c52:	683f      	ldr	r7, [r7, #0]
  402c54:	2f00      	cmp	r7, #0
  402c56:	d1e6      	bne.n	402c26 <_fwalk_reent+0x12>
  402c58:	4648      	mov	r0, r9
  402c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c5e:	46b9      	mov	r9, r7
  402c60:	4648      	mov	r0, r9
  402c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c66:	bf00      	nop

00402c68 <__locale_charset>:
  402c68:	4800      	ldr	r0, [pc, #0]	; (402c6c <__locale_charset+0x4>)
  402c6a:	4770      	bx	lr
  402c6c:	2000044c 	.word	0x2000044c

00402c70 <__locale_mb_cur_max>:
  402c70:	4b01      	ldr	r3, [pc, #4]	; (402c78 <__locale_mb_cur_max+0x8>)
  402c72:	6818      	ldr	r0, [r3, #0]
  402c74:	4770      	bx	lr
  402c76:	bf00      	nop
  402c78:	2000046c 	.word	0x2000046c

00402c7c <__smakebuf_r>:
  402c7c:	898b      	ldrh	r3, [r1, #12]
  402c7e:	b29a      	uxth	r2, r3
  402c80:	f012 0f02 	tst.w	r2, #2
  402c84:	d13c      	bne.n	402d00 <__smakebuf_r+0x84>
  402c86:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c88:	460c      	mov	r4, r1
  402c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402c8e:	2900      	cmp	r1, #0
  402c90:	b091      	sub	sp, #68	; 0x44
  402c92:	4605      	mov	r5, r0
  402c94:	db19      	blt.n	402cca <__smakebuf_r+0x4e>
  402c96:	aa01      	add	r2, sp, #4
  402c98:	f001 f804 	bl	403ca4 <_fstat_r>
  402c9c:	2800      	cmp	r0, #0
  402c9e:	db12      	blt.n	402cc6 <__smakebuf_r+0x4a>
  402ca0:	9b02      	ldr	r3, [sp, #8]
  402ca2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402ca6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402caa:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402cae:	fab7 f787 	clz	r7, r7
  402cb2:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402cb6:	d02a      	beq.n	402d0e <__smakebuf_r+0x92>
  402cb8:	89a3      	ldrh	r3, [r4, #12]
  402cba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402cbe:	81a3      	strh	r3, [r4, #12]
  402cc0:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402cc4:	e00b      	b.n	402cde <__smakebuf_r+0x62>
  402cc6:	89a3      	ldrh	r3, [r4, #12]
  402cc8:	b29a      	uxth	r2, r3
  402cca:	f012 0f80 	tst.w	r2, #128	; 0x80
  402cce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402cd2:	81a3      	strh	r3, [r4, #12]
  402cd4:	bf0c      	ite	eq
  402cd6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402cda:	2640      	movne	r6, #64	; 0x40
  402cdc:	2700      	movs	r7, #0
  402cde:	4628      	mov	r0, r5
  402ce0:	4631      	mov	r1, r6
  402ce2:	f000 f843 	bl	402d6c <_malloc_r>
  402ce6:	89a3      	ldrh	r3, [r4, #12]
  402ce8:	b340      	cbz	r0, 402d3c <__smakebuf_r+0xc0>
  402cea:	4a1a      	ldr	r2, [pc, #104]	; (402d54 <__smakebuf_r+0xd8>)
  402cec:	63ea      	str	r2, [r5, #60]	; 0x3c
  402cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cf2:	81a3      	strh	r3, [r4, #12]
  402cf4:	6020      	str	r0, [r4, #0]
  402cf6:	6120      	str	r0, [r4, #16]
  402cf8:	6166      	str	r6, [r4, #20]
  402cfa:	b99f      	cbnz	r7, 402d24 <__smakebuf_r+0xa8>
  402cfc:	b011      	add	sp, #68	; 0x44
  402cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d00:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402d04:	2201      	movs	r2, #1
  402d06:	600b      	str	r3, [r1, #0]
  402d08:	610b      	str	r3, [r1, #16]
  402d0a:	614a      	str	r2, [r1, #20]
  402d0c:	4770      	bx	lr
  402d0e:	4b12      	ldr	r3, [pc, #72]	; (402d58 <__smakebuf_r+0xdc>)
  402d10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402d12:	429a      	cmp	r2, r3
  402d14:	d1d0      	bne.n	402cb8 <__smakebuf_r+0x3c>
  402d16:	89a3      	ldrh	r3, [r4, #12]
  402d18:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402d1c:	4333      	orrs	r3, r6
  402d1e:	81a3      	strh	r3, [r4, #12]
  402d20:	64e6      	str	r6, [r4, #76]	; 0x4c
  402d22:	e7dc      	b.n	402cde <__smakebuf_r+0x62>
  402d24:	4628      	mov	r0, r5
  402d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d2a:	f000 ffcf 	bl	403ccc <_isatty_r>
  402d2e:	2800      	cmp	r0, #0
  402d30:	d0e4      	beq.n	402cfc <__smakebuf_r+0x80>
  402d32:	89a3      	ldrh	r3, [r4, #12]
  402d34:	f043 0301 	orr.w	r3, r3, #1
  402d38:	81a3      	strh	r3, [r4, #12]
  402d3a:	e7df      	b.n	402cfc <__smakebuf_r+0x80>
  402d3c:	059a      	lsls	r2, r3, #22
  402d3e:	d4dd      	bmi.n	402cfc <__smakebuf_r+0x80>
  402d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402d44:	f043 0302 	orr.w	r3, r3, #2
  402d48:	2101      	movs	r1, #1
  402d4a:	81a3      	strh	r3, [r4, #12]
  402d4c:	6022      	str	r2, [r4, #0]
  402d4e:	6122      	str	r2, [r4, #16]
  402d50:	6161      	str	r1, [r4, #20]
  402d52:	e7d3      	b.n	402cfc <__smakebuf_r+0x80>
  402d54:	004024a1 	.word	0x004024a1
  402d58:	00403995 	.word	0x00403995

00402d5c <malloc>:
  402d5c:	4b02      	ldr	r3, [pc, #8]	; (402d68 <malloc+0xc>)
  402d5e:	4601      	mov	r1, r0
  402d60:	6818      	ldr	r0, [r3, #0]
  402d62:	f000 b803 	b.w	402d6c <_malloc_r>
  402d66:	bf00      	nop
  402d68:	20000448 	.word	0x20000448

00402d6c <_malloc_r>:
  402d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d70:	f101 050b 	add.w	r5, r1, #11
  402d74:	2d16      	cmp	r5, #22
  402d76:	b083      	sub	sp, #12
  402d78:	4606      	mov	r6, r0
  402d7a:	d927      	bls.n	402dcc <_malloc_r+0x60>
  402d7c:	f035 0507 	bics.w	r5, r5, #7
  402d80:	f100 80b6 	bmi.w	402ef0 <_malloc_r+0x184>
  402d84:	42a9      	cmp	r1, r5
  402d86:	f200 80b3 	bhi.w	402ef0 <_malloc_r+0x184>
  402d8a:	f000 fbc9 	bl	403520 <__malloc_lock>
  402d8e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402d92:	d222      	bcs.n	402dda <_malloc_r+0x6e>
  402d94:	4fc2      	ldr	r7, [pc, #776]	; (4030a0 <_malloc_r+0x334>)
  402d96:	08e8      	lsrs	r0, r5, #3
  402d98:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402d9c:	68dc      	ldr	r4, [r3, #12]
  402d9e:	429c      	cmp	r4, r3
  402da0:	f000 81c8 	beq.w	403134 <_malloc_r+0x3c8>
  402da4:	6863      	ldr	r3, [r4, #4]
  402da6:	68e1      	ldr	r1, [r4, #12]
  402da8:	68a5      	ldr	r5, [r4, #8]
  402daa:	f023 0303 	bic.w	r3, r3, #3
  402dae:	4423      	add	r3, r4
  402db0:	4630      	mov	r0, r6
  402db2:	685a      	ldr	r2, [r3, #4]
  402db4:	60e9      	str	r1, [r5, #12]
  402db6:	f042 0201 	orr.w	r2, r2, #1
  402dba:	608d      	str	r5, [r1, #8]
  402dbc:	605a      	str	r2, [r3, #4]
  402dbe:	f000 fbb1 	bl	403524 <__malloc_unlock>
  402dc2:	3408      	adds	r4, #8
  402dc4:	4620      	mov	r0, r4
  402dc6:	b003      	add	sp, #12
  402dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dcc:	2910      	cmp	r1, #16
  402dce:	f200 808f 	bhi.w	402ef0 <_malloc_r+0x184>
  402dd2:	f000 fba5 	bl	403520 <__malloc_lock>
  402dd6:	2510      	movs	r5, #16
  402dd8:	e7dc      	b.n	402d94 <_malloc_r+0x28>
  402dda:	0a68      	lsrs	r0, r5, #9
  402ddc:	f000 808f 	beq.w	402efe <_malloc_r+0x192>
  402de0:	2804      	cmp	r0, #4
  402de2:	f200 8154 	bhi.w	40308e <_malloc_r+0x322>
  402de6:	09a8      	lsrs	r0, r5, #6
  402de8:	3038      	adds	r0, #56	; 0x38
  402dea:	0041      	lsls	r1, r0, #1
  402dec:	4fac      	ldr	r7, [pc, #688]	; (4030a0 <_malloc_r+0x334>)
  402dee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402df2:	68cc      	ldr	r4, [r1, #12]
  402df4:	42a1      	cmp	r1, r4
  402df6:	d106      	bne.n	402e06 <_malloc_r+0x9a>
  402df8:	e00c      	b.n	402e14 <_malloc_r+0xa8>
  402dfa:	2a00      	cmp	r2, #0
  402dfc:	f280 8082 	bge.w	402f04 <_malloc_r+0x198>
  402e00:	68e4      	ldr	r4, [r4, #12]
  402e02:	42a1      	cmp	r1, r4
  402e04:	d006      	beq.n	402e14 <_malloc_r+0xa8>
  402e06:	6863      	ldr	r3, [r4, #4]
  402e08:	f023 0303 	bic.w	r3, r3, #3
  402e0c:	1b5a      	subs	r2, r3, r5
  402e0e:	2a0f      	cmp	r2, #15
  402e10:	ddf3      	ble.n	402dfa <_malloc_r+0x8e>
  402e12:	3801      	subs	r0, #1
  402e14:	3001      	adds	r0, #1
  402e16:	49a2      	ldr	r1, [pc, #648]	; (4030a0 <_malloc_r+0x334>)
  402e18:	693c      	ldr	r4, [r7, #16]
  402e1a:	f101 0e08 	add.w	lr, r1, #8
  402e1e:	4574      	cmp	r4, lr
  402e20:	f000 817d 	beq.w	40311e <_malloc_r+0x3b2>
  402e24:	6863      	ldr	r3, [r4, #4]
  402e26:	f023 0303 	bic.w	r3, r3, #3
  402e2a:	1b5a      	subs	r2, r3, r5
  402e2c:	2a0f      	cmp	r2, #15
  402e2e:	f300 8163 	bgt.w	4030f8 <_malloc_r+0x38c>
  402e32:	2a00      	cmp	r2, #0
  402e34:	f8c1 e014 	str.w	lr, [r1, #20]
  402e38:	f8c1 e010 	str.w	lr, [r1, #16]
  402e3c:	da73      	bge.n	402f26 <_malloc_r+0x1ba>
  402e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e42:	f080 8139 	bcs.w	4030b8 <_malloc_r+0x34c>
  402e46:	08db      	lsrs	r3, r3, #3
  402e48:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402e4c:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402e50:	684a      	ldr	r2, [r1, #4]
  402e52:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402e56:	f8c4 9008 	str.w	r9, [r4, #8]
  402e5a:	2301      	movs	r3, #1
  402e5c:	fa03 f30c 	lsl.w	r3, r3, ip
  402e60:	4313      	orrs	r3, r2
  402e62:	f8c4 800c 	str.w	r8, [r4, #12]
  402e66:	604b      	str	r3, [r1, #4]
  402e68:	f8c8 4008 	str.w	r4, [r8, #8]
  402e6c:	f8c9 400c 	str.w	r4, [r9, #12]
  402e70:	1082      	asrs	r2, r0, #2
  402e72:	2401      	movs	r4, #1
  402e74:	4094      	lsls	r4, r2
  402e76:	429c      	cmp	r4, r3
  402e78:	d862      	bhi.n	402f40 <_malloc_r+0x1d4>
  402e7a:	4223      	tst	r3, r4
  402e7c:	d106      	bne.n	402e8c <_malloc_r+0x120>
  402e7e:	f020 0003 	bic.w	r0, r0, #3
  402e82:	0064      	lsls	r4, r4, #1
  402e84:	4223      	tst	r3, r4
  402e86:	f100 0004 	add.w	r0, r0, #4
  402e8a:	d0fa      	beq.n	402e82 <_malloc_r+0x116>
  402e8c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402e90:	46c4      	mov	ip, r8
  402e92:	4681      	mov	r9, r0
  402e94:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402e98:	459c      	cmp	ip, r3
  402e9a:	d107      	bne.n	402eac <_malloc_r+0x140>
  402e9c:	e141      	b.n	403122 <_malloc_r+0x3b6>
  402e9e:	2900      	cmp	r1, #0
  402ea0:	f280 8151 	bge.w	403146 <_malloc_r+0x3da>
  402ea4:	68db      	ldr	r3, [r3, #12]
  402ea6:	459c      	cmp	ip, r3
  402ea8:	f000 813b 	beq.w	403122 <_malloc_r+0x3b6>
  402eac:	685a      	ldr	r2, [r3, #4]
  402eae:	f022 0203 	bic.w	r2, r2, #3
  402eb2:	1b51      	subs	r1, r2, r5
  402eb4:	290f      	cmp	r1, #15
  402eb6:	ddf2      	ble.n	402e9e <_malloc_r+0x132>
  402eb8:	461c      	mov	r4, r3
  402eba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402ebe:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402ec2:	195a      	adds	r2, r3, r5
  402ec4:	f045 0901 	orr.w	r9, r5, #1
  402ec8:	f041 0501 	orr.w	r5, r1, #1
  402ecc:	f8c3 9004 	str.w	r9, [r3, #4]
  402ed0:	4630      	mov	r0, r6
  402ed2:	f8c8 c00c 	str.w	ip, [r8, #12]
  402ed6:	f8cc 8008 	str.w	r8, [ip, #8]
  402eda:	617a      	str	r2, [r7, #20]
  402edc:	613a      	str	r2, [r7, #16]
  402ede:	f8c2 e00c 	str.w	lr, [r2, #12]
  402ee2:	f8c2 e008 	str.w	lr, [r2, #8]
  402ee6:	6055      	str	r5, [r2, #4]
  402ee8:	5051      	str	r1, [r2, r1]
  402eea:	f000 fb1b 	bl	403524 <__malloc_unlock>
  402eee:	e769      	b.n	402dc4 <_malloc_r+0x58>
  402ef0:	2400      	movs	r4, #0
  402ef2:	230c      	movs	r3, #12
  402ef4:	4620      	mov	r0, r4
  402ef6:	6033      	str	r3, [r6, #0]
  402ef8:	b003      	add	sp, #12
  402efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402efe:	217e      	movs	r1, #126	; 0x7e
  402f00:	203f      	movs	r0, #63	; 0x3f
  402f02:	e773      	b.n	402dec <_malloc_r+0x80>
  402f04:	4423      	add	r3, r4
  402f06:	68e1      	ldr	r1, [r4, #12]
  402f08:	685a      	ldr	r2, [r3, #4]
  402f0a:	68a5      	ldr	r5, [r4, #8]
  402f0c:	f042 0201 	orr.w	r2, r2, #1
  402f10:	60e9      	str	r1, [r5, #12]
  402f12:	4630      	mov	r0, r6
  402f14:	608d      	str	r5, [r1, #8]
  402f16:	605a      	str	r2, [r3, #4]
  402f18:	f000 fb04 	bl	403524 <__malloc_unlock>
  402f1c:	3408      	adds	r4, #8
  402f1e:	4620      	mov	r0, r4
  402f20:	b003      	add	sp, #12
  402f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f26:	4423      	add	r3, r4
  402f28:	4630      	mov	r0, r6
  402f2a:	685a      	ldr	r2, [r3, #4]
  402f2c:	f042 0201 	orr.w	r2, r2, #1
  402f30:	605a      	str	r2, [r3, #4]
  402f32:	f000 faf7 	bl	403524 <__malloc_unlock>
  402f36:	3408      	adds	r4, #8
  402f38:	4620      	mov	r0, r4
  402f3a:	b003      	add	sp, #12
  402f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f40:	68bc      	ldr	r4, [r7, #8]
  402f42:	6863      	ldr	r3, [r4, #4]
  402f44:	f023 0803 	bic.w	r8, r3, #3
  402f48:	4545      	cmp	r5, r8
  402f4a:	d804      	bhi.n	402f56 <_malloc_r+0x1ea>
  402f4c:	ebc5 0308 	rsb	r3, r5, r8
  402f50:	2b0f      	cmp	r3, #15
  402f52:	f300 808c 	bgt.w	40306e <_malloc_r+0x302>
  402f56:	4b53      	ldr	r3, [pc, #332]	; (4030a4 <_malloc_r+0x338>)
  402f58:	f8df a158 	ldr.w	sl, [pc, #344]	; 4030b4 <_malloc_r+0x348>
  402f5c:	681a      	ldr	r2, [r3, #0]
  402f5e:	f8da 3000 	ldr.w	r3, [sl]
  402f62:	3301      	adds	r3, #1
  402f64:	442a      	add	r2, r5
  402f66:	eb04 0b08 	add.w	fp, r4, r8
  402f6a:	f000 8150 	beq.w	40320e <_malloc_r+0x4a2>
  402f6e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402f72:	320f      	adds	r2, #15
  402f74:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402f78:	f022 020f 	bic.w	r2, r2, #15
  402f7c:	4611      	mov	r1, r2
  402f7e:	4630      	mov	r0, r6
  402f80:	9201      	str	r2, [sp, #4]
  402f82:	f000 fcc7 	bl	403914 <_sbrk_r>
  402f86:	f1b0 3fff 	cmp.w	r0, #4294967295
  402f8a:	4681      	mov	r9, r0
  402f8c:	9a01      	ldr	r2, [sp, #4]
  402f8e:	f000 8147 	beq.w	403220 <_malloc_r+0x4b4>
  402f92:	4583      	cmp	fp, r0
  402f94:	f200 80ee 	bhi.w	403174 <_malloc_r+0x408>
  402f98:	4b43      	ldr	r3, [pc, #268]	; (4030a8 <_malloc_r+0x33c>)
  402f9a:	6819      	ldr	r1, [r3, #0]
  402f9c:	45cb      	cmp	fp, r9
  402f9e:	4411      	add	r1, r2
  402fa0:	6019      	str	r1, [r3, #0]
  402fa2:	f000 8142 	beq.w	40322a <_malloc_r+0x4be>
  402fa6:	f8da 0000 	ldr.w	r0, [sl]
  402faa:	f8df e108 	ldr.w	lr, [pc, #264]	; 4030b4 <_malloc_r+0x348>
  402fae:	3001      	adds	r0, #1
  402fb0:	bf1b      	ittet	ne
  402fb2:	ebcb 0b09 	rsbne	fp, fp, r9
  402fb6:	4459      	addne	r1, fp
  402fb8:	f8ce 9000 	streq.w	r9, [lr]
  402fbc:	6019      	strne	r1, [r3, #0]
  402fbe:	f019 0107 	ands.w	r1, r9, #7
  402fc2:	f000 8107 	beq.w	4031d4 <_malloc_r+0x468>
  402fc6:	f1c1 0008 	rsb	r0, r1, #8
  402fca:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402fce:	4481      	add	r9, r0
  402fd0:	3108      	adds	r1, #8
  402fd2:	444a      	add	r2, r9
  402fd4:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402fd8:	ebc2 0a01 	rsb	sl, r2, r1
  402fdc:	4651      	mov	r1, sl
  402fde:	4630      	mov	r0, r6
  402fe0:	9301      	str	r3, [sp, #4]
  402fe2:	f000 fc97 	bl	403914 <_sbrk_r>
  402fe6:	1c43      	adds	r3, r0, #1
  402fe8:	9b01      	ldr	r3, [sp, #4]
  402fea:	f000 812c 	beq.w	403246 <_malloc_r+0x4da>
  402fee:	ebc9 0200 	rsb	r2, r9, r0
  402ff2:	4452      	add	r2, sl
  402ff4:	f042 0201 	orr.w	r2, r2, #1
  402ff8:	6819      	ldr	r1, [r3, #0]
  402ffa:	f8c7 9008 	str.w	r9, [r7, #8]
  402ffe:	4451      	add	r1, sl
  403000:	42bc      	cmp	r4, r7
  403002:	f8c9 2004 	str.w	r2, [r9, #4]
  403006:	6019      	str	r1, [r3, #0]
  403008:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4030a8 <_malloc_r+0x33c>
  40300c:	d016      	beq.n	40303c <_malloc_r+0x2d0>
  40300e:	f1b8 0f0f 	cmp.w	r8, #15
  403012:	f240 80ee 	bls.w	4031f2 <_malloc_r+0x486>
  403016:	6862      	ldr	r2, [r4, #4]
  403018:	f1a8 030c 	sub.w	r3, r8, #12
  40301c:	f023 0307 	bic.w	r3, r3, #7
  403020:	18e0      	adds	r0, r4, r3
  403022:	f002 0201 	and.w	r2, r2, #1
  403026:	f04f 0e05 	mov.w	lr, #5
  40302a:	431a      	orrs	r2, r3
  40302c:	2b0f      	cmp	r3, #15
  40302e:	6062      	str	r2, [r4, #4]
  403030:	f8c0 e004 	str.w	lr, [r0, #4]
  403034:	f8c0 e008 	str.w	lr, [r0, #8]
  403038:	f200 8109 	bhi.w	40324e <_malloc_r+0x4e2>
  40303c:	4b1b      	ldr	r3, [pc, #108]	; (4030ac <_malloc_r+0x340>)
  40303e:	68bc      	ldr	r4, [r7, #8]
  403040:	681a      	ldr	r2, [r3, #0]
  403042:	4291      	cmp	r1, r2
  403044:	bf88      	it	hi
  403046:	6019      	strhi	r1, [r3, #0]
  403048:	4b19      	ldr	r3, [pc, #100]	; (4030b0 <_malloc_r+0x344>)
  40304a:	681a      	ldr	r2, [r3, #0]
  40304c:	4291      	cmp	r1, r2
  40304e:	6862      	ldr	r2, [r4, #4]
  403050:	bf88      	it	hi
  403052:	6019      	strhi	r1, [r3, #0]
  403054:	f022 0203 	bic.w	r2, r2, #3
  403058:	4295      	cmp	r5, r2
  40305a:	eba2 0305 	sub.w	r3, r2, r5
  40305e:	d801      	bhi.n	403064 <_malloc_r+0x2f8>
  403060:	2b0f      	cmp	r3, #15
  403062:	dc04      	bgt.n	40306e <_malloc_r+0x302>
  403064:	4630      	mov	r0, r6
  403066:	f000 fa5d 	bl	403524 <__malloc_unlock>
  40306a:	2400      	movs	r4, #0
  40306c:	e6aa      	b.n	402dc4 <_malloc_r+0x58>
  40306e:	1962      	adds	r2, r4, r5
  403070:	f043 0301 	orr.w	r3, r3, #1
  403074:	f045 0501 	orr.w	r5, r5, #1
  403078:	6065      	str	r5, [r4, #4]
  40307a:	4630      	mov	r0, r6
  40307c:	60ba      	str	r2, [r7, #8]
  40307e:	6053      	str	r3, [r2, #4]
  403080:	f000 fa50 	bl	403524 <__malloc_unlock>
  403084:	3408      	adds	r4, #8
  403086:	4620      	mov	r0, r4
  403088:	b003      	add	sp, #12
  40308a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40308e:	2814      	cmp	r0, #20
  403090:	d968      	bls.n	403164 <_malloc_r+0x3f8>
  403092:	2854      	cmp	r0, #84	; 0x54
  403094:	f200 8097 	bhi.w	4031c6 <_malloc_r+0x45a>
  403098:	0b28      	lsrs	r0, r5, #12
  40309a:	306e      	adds	r0, #110	; 0x6e
  40309c:	0041      	lsls	r1, r0, #1
  40309e:	e6a5      	b.n	402dec <_malloc_r+0x80>
  4030a0:	20000470 	.word	0x20000470
  4030a4:	20000928 	.word	0x20000928
  4030a8:	2000092c 	.word	0x2000092c
  4030ac:	20000924 	.word	0x20000924
  4030b0:	20000920 	.word	0x20000920
  4030b4:	2000087c 	.word	0x2000087c
  4030b8:	0a5a      	lsrs	r2, r3, #9
  4030ba:	2a04      	cmp	r2, #4
  4030bc:	d955      	bls.n	40316a <_malloc_r+0x3fe>
  4030be:	2a14      	cmp	r2, #20
  4030c0:	f200 80a7 	bhi.w	403212 <_malloc_r+0x4a6>
  4030c4:	325b      	adds	r2, #91	; 0x5b
  4030c6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4030ca:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  4030ce:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40328c <_malloc_r+0x520>
  4030d2:	f8dc 1008 	ldr.w	r1, [ip, #8]
  4030d6:	4561      	cmp	r1, ip
  4030d8:	d07f      	beq.n	4031da <_malloc_r+0x46e>
  4030da:	684a      	ldr	r2, [r1, #4]
  4030dc:	f022 0203 	bic.w	r2, r2, #3
  4030e0:	4293      	cmp	r3, r2
  4030e2:	d202      	bcs.n	4030ea <_malloc_r+0x37e>
  4030e4:	6889      	ldr	r1, [r1, #8]
  4030e6:	458c      	cmp	ip, r1
  4030e8:	d1f7      	bne.n	4030da <_malloc_r+0x36e>
  4030ea:	68ca      	ldr	r2, [r1, #12]
  4030ec:	687b      	ldr	r3, [r7, #4]
  4030ee:	60e2      	str	r2, [r4, #12]
  4030f0:	60a1      	str	r1, [r4, #8]
  4030f2:	6094      	str	r4, [r2, #8]
  4030f4:	60cc      	str	r4, [r1, #12]
  4030f6:	e6bb      	b.n	402e70 <_malloc_r+0x104>
  4030f8:	1963      	adds	r3, r4, r5
  4030fa:	f042 0701 	orr.w	r7, r2, #1
  4030fe:	f045 0501 	orr.w	r5, r5, #1
  403102:	6065      	str	r5, [r4, #4]
  403104:	4630      	mov	r0, r6
  403106:	614b      	str	r3, [r1, #20]
  403108:	610b      	str	r3, [r1, #16]
  40310a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40310e:	f8c3 e008 	str.w	lr, [r3, #8]
  403112:	605f      	str	r7, [r3, #4]
  403114:	509a      	str	r2, [r3, r2]
  403116:	3408      	adds	r4, #8
  403118:	f000 fa04 	bl	403524 <__malloc_unlock>
  40311c:	e652      	b.n	402dc4 <_malloc_r+0x58>
  40311e:	684b      	ldr	r3, [r1, #4]
  403120:	e6a6      	b.n	402e70 <_malloc_r+0x104>
  403122:	f109 0901 	add.w	r9, r9, #1
  403126:	f019 0f03 	tst.w	r9, #3
  40312a:	f10c 0c08 	add.w	ip, ip, #8
  40312e:	f47f aeb1 	bne.w	402e94 <_malloc_r+0x128>
  403132:	e02c      	b.n	40318e <_malloc_r+0x422>
  403134:	f104 0308 	add.w	r3, r4, #8
  403138:	6964      	ldr	r4, [r4, #20]
  40313a:	42a3      	cmp	r3, r4
  40313c:	bf08      	it	eq
  40313e:	3002      	addeq	r0, #2
  403140:	f43f ae69 	beq.w	402e16 <_malloc_r+0xaa>
  403144:	e62e      	b.n	402da4 <_malloc_r+0x38>
  403146:	441a      	add	r2, r3
  403148:	461c      	mov	r4, r3
  40314a:	6851      	ldr	r1, [r2, #4]
  40314c:	68db      	ldr	r3, [r3, #12]
  40314e:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403152:	f041 0101 	orr.w	r1, r1, #1
  403156:	6051      	str	r1, [r2, #4]
  403158:	4630      	mov	r0, r6
  40315a:	60eb      	str	r3, [r5, #12]
  40315c:	609d      	str	r5, [r3, #8]
  40315e:	f000 f9e1 	bl	403524 <__malloc_unlock>
  403162:	e62f      	b.n	402dc4 <_malloc_r+0x58>
  403164:	305b      	adds	r0, #91	; 0x5b
  403166:	0041      	lsls	r1, r0, #1
  403168:	e640      	b.n	402dec <_malloc_r+0x80>
  40316a:	099a      	lsrs	r2, r3, #6
  40316c:	3238      	adds	r2, #56	; 0x38
  40316e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403172:	e7aa      	b.n	4030ca <_malloc_r+0x35e>
  403174:	42bc      	cmp	r4, r7
  403176:	4b45      	ldr	r3, [pc, #276]	; (40328c <_malloc_r+0x520>)
  403178:	f43f af0e 	beq.w	402f98 <_malloc_r+0x22c>
  40317c:	689c      	ldr	r4, [r3, #8]
  40317e:	6862      	ldr	r2, [r4, #4]
  403180:	f022 0203 	bic.w	r2, r2, #3
  403184:	e768      	b.n	403058 <_malloc_r+0x2ec>
  403186:	f8d8 8000 	ldr.w	r8, [r8]
  40318a:	4598      	cmp	r8, r3
  40318c:	d17c      	bne.n	403288 <_malloc_r+0x51c>
  40318e:	f010 0f03 	tst.w	r0, #3
  403192:	f1a8 0308 	sub.w	r3, r8, #8
  403196:	f100 30ff 	add.w	r0, r0, #4294967295
  40319a:	d1f4      	bne.n	403186 <_malloc_r+0x41a>
  40319c:	687b      	ldr	r3, [r7, #4]
  40319e:	ea23 0304 	bic.w	r3, r3, r4
  4031a2:	607b      	str	r3, [r7, #4]
  4031a4:	0064      	lsls	r4, r4, #1
  4031a6:	429c      	cmp	r4, r3
  4031a8:	f63f aeca 	bhi.w	402f40 <_malloc_r+0x1d4>
  4031ac:	2c00      	cmp	r4, #0
  4031ae:	f43f aec7 	beq.w	402f40 <_malloc_r+0x1d4>
  4031b2:	4223      	tst	r3, r4
  4031b4:	4648      	mov	r0, r9
  4031b6:	f47f ae69 	bne.w	402e8c <_malloc_r+0x120>
  4031ba:	0064      	lsls	r4, r4, #1
  4031bc:	4223      	tst	r3, r4
  4031be:	f100 0004 	add.w	r0, r0, #4
  4031c2:	d0fa      	beq.n	4031ba <_malloc_r+0x44e>
  4031c4:	e662      	b.n	402e8c <_malloc_r+0x120>
  4031c6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4031ca:	d818      	bhi.n	4031fe <_malloc_r+0x492>
  4031cc:	0be8      	lsrs	r0, r5, #15
  4031ce:	3077      	adds	r0, #119	; 0x77
  4031d0:	0041      	lsls	r1, r0, #1
  4031d2:	e60b      	b.n	402dec <_malloc_r+0x80>
  4031d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4031d8:	e6fb      	b.n	402fd2 <_malloc_r+0x266>
  4031da:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4031de:	1092      	asrs	r2, r2, #2
  4031e0:	f04f 0c01 	mov.w	ip, #1
  4031e4:	fa0c f202 	lsl.w	r2, ip, r2
  4031e8:	4313      	orrs	r3, r2
  4031ea:	f8c8 3004 	str.w	r3, [r8, #4]
  4031ee:	460a      	mov	r2, r1
  4031f0:	e77d      	b.n	4030ee <_malloc_r+0x382>
  4031f2:	2301      	movs	r3, #1
  4031f4:	f8c9 3004 	str.w	r3, [r9, #4]
  4031f8:	464c      	mov	r4, r9
  4031fa:	2200      	movs	r2, #0
  4031fc:	e72c      	b.n	403058 <_malloc_r+0x2ec>
  4031fe:	f240 5354 	movw	r3, #1364	; 0x554
  403202:	4298      	cmp	r0, r3
  403204:	d81c      	bhi.n	403240 <_malloc_r+0x4d4>
  403206:	0ca8      	lsrs	r0, r5, #18
  403208:	307c      	adds	r0, #124	; 0x7c
  40320a:	0041      	lsls	r1, r0, #1
  40320c:	e5ee      	b.n	402dec <_malloc_r+0x80>
  40320e:	3210      	adds	r2, #16
  403210:	e6b4      	b.n	402f7c <_malloc_r+0x210>
  403212:	2a54      	cmp	r2, #84	; 0x54
  403214:	d823      	bhi.n	40325e <_malloc_r+0x4f2>
  403216:	0b1a      	lsrs	r2, r3, #12
  403218:	326e      	adds	r2, #110	; 0x6e
  40321a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40321e:	e754      	b.n	4030ca <_malloc_r+0x35e>
  403220:	68bc      	ldr	r4, [r7, #8]
  403222:	6862      	ldr	r2, [r4, #4]
  403224:	f022 0203 	bic.w	r2, r2, #3
  403228:	e716      	b.n	403058 <_malloc_r+0x2ec>
  40322a:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40322e:	2800      	cmp	r0, #0
  403230:	f47f aeb9 	bne.w	402fa6 <_malloc_r+0x23a>
  403234:	4442      	add	r2, r8
  403236:	68bb      	ldr	r3, [r7, #8]
  403238:	f042 0201 	orr.w	r2, r2, #1
  40323c:	605a      	str	r2, [r3, #4]
  40323e:	e6fd      	b.n	40303c <_malloc_r+0x2d0>
  403240:	21fc      	movs	r1, #252	; 0xfc
  403242:	207e      	movs	r0, #126	; 0x7e
  403244:	e5d2      	b.n	402dec <_malloc_r+0x80>
  403246:	2201      	movs	r2, #1
  403248:	f04f 0a00 	mov.w	sl, #0
  40324c:	e6d4      	b.n	402ff8 <_malloc_r+0x28c>
  40324e:	f104 0108 	add.w	r1, r4, #8
  403252:	4630      	mov	r0, r6
  403254:	f7ff fa7a 	bl	40274c <_free_r>
  403258:	f8da 1000 	ldr.w	r1, [sl]
  40325c:	e6ee      	b.n	40303c <_malloc_r+0x2d0>
  40325e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403262:	d804      	bhi.n	40326e <_malloc_r+0x502>
  403264:	0bda      	lsrs	r2, r3, #15
  403266:	3277      	adds	r2, #119	; 0x77
  403268:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40326c:	e72d      	b.n	4030ca <_malloc_r+0x35e>
  40326e:	f240 5154 	movw	r1, #1364	; 0x554
  403272:	428a      	cmp	r2, r1
  403274:	d804      	bhi.n	403280 <_malloc_r+0x514>
  403276:	0c9a      	lsrs	r2, r3, #18
  403278:	327c      	adds	r2, #124	; 0x7c
  40327a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40327e:	e724      	b.n	4030ca <_malloc_r+0x35e>
  403280:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  403284:	227e      	movs	r2, #126	; 0x7e
  403286:	e720      	b.n	4030ca <_malloc_r+0x35e>
  403288:	687b      	ldr	r3, [r7, #4]
  40328a:	e78b      	b.n	4031a4 <_malloc_r+0x438>
  40328c:	20000470 	.word	0x20000470

00403290 <memchr>:
  403290:	0783      	lsls	r3, r0, #30
  403292:	b470      	push	{r4, r5, r6}
  403294:	b2c9      	uxtb	r1, r1
  403296:	d040      	beq.n	40331a <memchr+0x8a>
  403298:	1e54      	subs	r4, r2, #1
  40329a:	2a00      	cmp	r2, #0
  40329c:	d03f      	beq.n	40331e <memchr+0x8e>
  40329e:	7803      	ldrb	r3, [r0, #0]
  4032a0:	428b      	cmp	r3, r1
  4032a2:	bf18      	it	ne
  4032a4:	1c43      	addne	r3, r0, #1
  4032a6:	d106      	bne.n	4032b6 <memchr+0x26>
  4032a8:	e01d      	b.n	4032e6 <memchr+0x56>
  4032aa:	b1f4      	cbz	r4, 4032ea <memchr+0x5a>
  4032ac:	7802      	ldrb	r2, [r0, #0]
  4032ae:	428a      	cmp	r2, r1
  4032b0:	f104 34ff 	add.w	r4, r4, #4294967295
  4032b4:	d017      	beq.n	4032e6 <memchr+0x56>
  4032b6:	f013 0f03 	tst.w	r3, #3
  4032ba:	4618      	mov	r0, r3
  4032bc:	f103 0301 	add.w	r3, r3, #1
  4032c0:	d1f3      	bne.n	4032aa <memchr+0x1a>
  4032c2:	2c03      	cmp	r4, #3
  4032c4:	d814      	bhi.n	4032f0 <memchr+0x60>
  4032c6:	b184      	cbz	r4, 4032ea <memchr+0x5a>
  4032c8:	7803      	ldrb	r3, [r0, #0]
  4032ca:	428b      	cmp	r3, r1
  4032cc:	d00b      	beq.n	4032e6 <memchr+0x56>
  4032ce:	1905      	adds	r5, r0, r4
  4032d0:	1c43      	adds	r3, r0, #1
  4032d2:	e002      	b.n	4032da <memchr+0x4a>
  4032d4:	7802      	ldrb	r2, [r0, #0]
  4032d6:	428a      	cmp	r2, r1
  4032d8:	d005      	beq.n	4032e6 <memchr+0x56>
  4032da:	42ab      	cmp	r3, r5
  4032dc:	4618      	mov	r0, r3
  4032de:	f103 0301 	add.w	r3, r3, #1
  4032e2:	d1f7      	bne.n	4032d4 <memchr+0x44>
  4032e4:	2000      	movs	r0, #0
  4032e6:	bc70      	pop	{r4, r5, r6}
  4032e8:	4770      	bx	lr
  4032ea:	4620      	mov	r0, r4
  4032ec:	bc70      	pop	{r4, r5, r6}
  4032ee:	4770      	bx	lr
  4032f0:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4032f4:	4602      	mov	r2, r0
  4032f6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4032fa:	4610      	mov	r0, r2
  4032fc:	3204      	adds	r2, #4
  4032fe:	6803      	ldr	r3, [r0, #0]
  403300:	4073      	eors	r3, r6
  403302:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  403306:	ea25 0303 	bic.w	r3, r5, r3
  40330a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40330e:	d1da      	bne.n	4032c6 <memchr+0x36>
  403310:	3c04      	subs	r4, #4
  403312:	2c03      	cmp	r4, #3
  403314:	4610      	mov	r0, r2
  403316:	d8f0      	bhi.n	4032fa <memchr+0x6a>
  403318:	e7d5      	b.n	4032c6 <memchr+0x36>
  40331a:	4614      	mov	r4, r2
  40331c:	e7d1      	b.n	4032c2 <memchr+0x32>
  40331e:	4610      	mov	r0, r2
  403320:	e7e1      	b.n	4032e6 <memchr+0x56>
  403322:	bf00      	nop

00403324 <memcpy>:
  403324:	4684      	mov	ip, r0
  403326:	ea41 0300 	orr.w	r3, r1, r0
  40332a:	f013 0303 	ands.w	r3, r3, #3
  40332e:	d16d      	bne.n	40340c <memcpy+0xe8>
  403330:	3a40      	subs	r2, #64	; 0x40
  403332:	d341      	bcc.n	4033b8 <memcpy+0x94>
  403334:	f851 3b04 	ldr.w	r3, [r1], #4
  403338:	f840 3b04 	str.w	r3, [r0], #4
  40333c:	f851 3b04 	ldr.w	r3, [r1], #4
  403340:	f840 3b04 	str.w	r3, [r0], #4
  403344:	f851 3b04 	ldr.w	r3, [r1], #4
  403348:	f840 3b04 	str.w	r3, [r0], #4
  40334c:	f851 3b04 	ldr.w	r3, [r1], #4
  403350:	f840 3b04 	str.w	r3, [r0], #4
  403354:	f851 3b04 	ldr.w	r3, [r1], #4
  403358:	f840 3b04 	str.w	r3, [r0], #4
  40335c:	f851 3b04 	ldr.w	r3, [r1], #4
  403360:	f840 3b04 	str.w	r3, [r0], #4
  403364:	f851 3b04 	ldr.w	r3, [r1], #4
  403368:	f840 3b04 	str.w	r3, [r0], #4
  40336c:	f851 3b04 	ldr.w	r3, [r1], #4
  403370:	f840 3b04 	str.w	r3, [r0], #4
  403374:	f851 3b04 	ldr.w	r3, [r1], #4
  403378:	f840 3b04 	str.w	r3, [r0], #4
  40337c:	f851 3b04 	ldr.w	r3, [r1], #4
  403380:	f840 3b04 	str.w	r3, [r0], #4
  403384:	f851 3b04 	ldr.w	r3, [r1], #4
  403388:	f840 3b04 	str.w	r3, [r0], #4
  40338c:	f851 3b04 	ldr.w	r3, [r1], #4
  403390:	f840 3b04 	str.w	r3, [r0], #4
  403394:	f851 3b04 	ldr.w	r3, [r1], #4
  403398:	f840 3b04 	str.w	r3, [r0], #4
  40339c:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a0:	f840 3b04 	str.w	r3, [r0], #4
  4033a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a8:	f840 3b04 	str.w	r3, [r0], #4
  4033ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b0:	f840 3b04 	str.w	r3, [r0], #4
  4033b4:	3a40      	subs	r2, #64	; 0x40
  4033b6:	d2bd      	bcs.n	403334 <memcpy+0x10>
  4033b8:	3230      	adds	r2, #48	; 0x30
  4033ba:	d311      	bcc.n	4033e0 <memcpy+0xbc>
  4033bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4033c0:	f840 3b04 	str.w	r3, [r0], #4
  4033c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033c8:	f840 3b04 	str.w	r3, [r0], #4
  4033cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d0:	f840 3b04 	str.w	r3, [r0], #4
  4033d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d8:	f840 3b04 	str.w	r3, [r0], #4
  4033dc:	3a10      	subs	r2, #16
  4033de:	d2ed      	bcs.n	4033bc <memcpy+0x98>
  4033e0:	320c      	adds	r2, #12
  4033e2:	d305      	bcc.n	4033f0 <memcpy+0xcc>
  4033e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033e8:	f840 3b04 	str.w	r3, [r0], #4
  4033ec:	3a04      	subs	r2, #4
  4033ee:	d2f9      	bcs.n	4033e4 <memcpy+0xc0>
  4033f0:	3204      	adds	r2, #4
  4033f2:	d008      	beq.n	403406 <memcpy+0xe2>
  4033f4:	07d2      	lsls	r2, r2, #31
  4033f6:	bf1c      	itt	ne
  4033f8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4033fc:	f800 3b01 	strbne.w	r3, [r0], #1
  403400:	d301      	bcc.n	403406 <memcpy+0xe2>
  403402:	880b      	ldrh	r3, [r1, #0]
  403404:	8003      	strh	r3, [r0, #0]
  403406:	4660      	mov	r0, ip
  403408:	4770      	bx	lr
  40340a:	bf00      	nop
  40340c:	2a08      	cmp	r2, #8
  40340e:	d313      	bcc.n	403438 <memcpy+0x114>
  403410:	078b      	lsls	r3, r1, #30
  403412:	d08d      	beq.n	403330 <memcpy+0xc>
  403414:	f010 0303 	ands.w	r3, r0, #3
  403418:	d08a      	beq.n	403330 <memcpy+0xc>
  40341a:	f1c3 0304 	rsb	r3, r3, #4
  40341e:	1ad2      	subs	r2, r2, r3
  403420:	07db      	lsls	r3, r3, #31
  403422:	bf1c      	itt	ne
  403424:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403428:	f800 3b01 	strbne.w	r3, [r0], #1
  40342c:	d380      	bcc.n	403330 <memcpy+0xc>
  40342e:	f831 3b02 	ldrh.w	r3, [r1], #2
  403432:	f820 3b02 	strh.w	r3, [r0], #2
  403436:	e77b      	b.n	403330 <memcpy+0xc>
  403438:	3a04      	subs	r2, #4
  40343a:	d3d9      	bcc.n	4033f0 <memcpy+0xcc>
  40343c:	3a01      	subs	r2, #1
  40343e:	f811 3b01 	ldrb.w	r3, [r1], #1
  403442:	f800 3b01 	strb.w	r3, [r0], #1
  403446:	d2f9      	bcs.n	40343c <memcpy+0x118>
  403448:	780b      	ldrb	r3, [r1, #0]
  40344a:	7003      	strb	r3, [r0, #0]
  40344c:	784b      	ldrb	r3, [r1, #1]
  40344e:	7043      	strb	r3, [r0, #1]
  403450:	788b      	ldrb	r3, [r1, #2]
  403452:	7083      	strb	r3, [r0, #2]
  403454:	4660      	mov	r0, ip
  403456:	4770      	bx	lr

00403458 <memmove>:
  403458:	4288      	cmp	r0, r1
  40345a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40345c:	d90d      	bls.n	40347a <memmove+0x22>
  40345e:	188b      	adds	r3, r1, r2
  403460:	4298      	cmp	r0, r3
  403462:	d20a      	bcs.n	40347a <memmove+0x22>
  403464:	1881      	adds	r1, r0, r2
  403466:	2a00      	cmp	r2, #0
  403468:	d054      	beq.n	403514 <memmove+0xbc>
  40346a:	1a9a      	subs	r2, r3, r2
  40346c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403470:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403474:	4293      	cmp	r3, r2
  403476:	d1f9      	bne.n	40346c <memmove+0x14>
  403478:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40347a:	2a0f      	cmp	r2, #15
  40347c:	d948      	bls.n	403510 <memmove+0xb8>
  40347e:	ea40 0301 	orr.w	r3, r0, r1
  403482:	079b      	lsls	r3, r3, #30
  403484:	d147      	bne.n	403516 <memmove+0xbe>
  403486:	f100 0410 	add.w	r4, r0, #16
  40348a:	f101 0310 	add.w	r3, r1, #16
  40348e:	4615      	mov	r5, r2
  403490:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403494:	f844 6c10 	str.w	r6, [r4, #-16]
  403498:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40349c:	f844 6c0c 	str.w	r6, [r4, #-12]
  4034a0:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4034a4:	f844 6c08 	str.w	r6, [r4, #-8]
  4034a8:	3d10      	subs	r5, #16
  4034aa:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4034ae:	f844 6c04 	str.w	r6, [r4, #-4]
  4034b2:	2d0f      	cmp	r5, #15
  4034b4:	f103 0310 	add.w	r3, r3, #16
  4034b8:	f104 0410 	add.w	r4, r4, #16
  4034bc:	d8e8      	bhi.n	403490 <memmove+0x38>
  4034be:	f1a2 0310 	sub.w	r3, r2, #16
  4034c2:	f023 030f 	bic.w	r3, r3, #15
  4034c6:	f002 0e0f 	and.w	lr, r2, #15
  4034ca:	3310      	adds	r3, #16
  4034cc:	f1be 0f03 	cmp.w	lr, #3
  4034d0:	4419      	add	r1, r3
  4034d2:	4403      	add	r3, r0
  4034d4:	d921      	bls.n	40351a <memmove+0xc2>
  4034d6:	1f1e      	subs	r6, r3, #4
  4034d8:	460d      	mov	r5, r1
  4034da:	4674      	mov	r4, lr
  4034dc:	3c04      	subs	r4, #4
  4034de:	f855 7b04 	ldr.w	r7, [r5], #4
  4034e2:	f846 7f04 	str.w	r7, [r6, #4]!
  4034e6:	2c03      	cmp	r4, #3
  4034e8:	d8f8      	bhi.n	4034dc <memmove+0x84>
  4034ea:	f1ae 0404 	sub.w	r4, lr, #4
  4034ee:	f024 0403 	bic.w	r4, r4, #3
  4034f2:	3404      	adds	r4, #4
  4034f4:	4423      	add	r3, r4
  4034f6:	4421      	add	r1, r4
  4034f8:	f002 0203 	and.w	r2, r2, #3
  4034fc:	b152      	cbz	r2, 403514 <memmove+0xbc>
  4034fe:	3b01      	subs	r3, #1
  403500:	440a      	add	r2, r1
  403502:	f811 4b01 	ldrb.w	r4, [r1], #1
  403506:	f803 4f01 	strb.w	r4, [r3, #1]!
  40350a:	4291      	cmp	r1, r2
  40350c:	d1f9      	bne.n	403502 <memmove+0xaa>
  40350e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403510:	4603      	mov	r3, r0
  403512:	e7f3      	b.n	4034fc <memmove+0xa4>
  403514:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403516:	4603      	mov	r3, r0
  403518:	e7f1      	b.n	4034fe <memmove+0xa6>
  40351a:	4672      	mov	r2, lr
  40351c:	e7ee      	b.n	4034fc <memmove+0xa4>
  40351e:	bf00      	nop

00403520 <__malloc_lock>:
  403520:	4770      	bx	lr
  403522:	bf00      	nop

00403524 <__malloc_unlock>:
  403524:	4770      	bx	lr
  403526:	bf00      	nop

00403528 <_realloc_r>:
  403528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40352c:	4617      	mov	r7, r2
  40352e:	b083      	sub	sp, #12
  403530:	460e      	mov	r6, r1
  403532:	2900      	cmp	r1, #0
  403534:	f000 80e7 	beq.w	403706 <_realloc_r+0x1de>
  403538:	4681      	mov	r9, r0
  40353a:	f107 050b 	add.w	r5, r7, #11
  40353e:	f7ff ffef 	bl	403520 <__malloc_lock>
  403542:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403546:	2d16      	cmp	r5, #22
  403548:	f023 0403 	bic.w	r4, r3, #3
  40354c:	f1a6 0808 	sub.w	r8, r6, #8
  403550:	d84c      	bhi.n	4035ec <_realloc_r+0xc4>
  403552:	2210      	movs	r2, #16
  403554:	4615      	mov	r5, r2
  403556:	42af      	cmp	r7, r5
  403558:	d84d      	bhi.n	4035f6 <_realloc_r+0xce>
  40355a:	4294      	cmp	r4, r2
  40355c:	f280 8084 	bge.w	403668 <_realloc_r+0x140>
  403560:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 403910 <_realloc_r+0x3e8>
  403564:	f8db 0008 	ldr.w	r0, [fp, #8]
  403568:	eb08 0104 	add.w	r1, r8, r4
  40356c:	4288      	cmp	r0, r1
  40356e:	f000 80d6 	beq.w	40371e <_realloc_r+0x1f6>
  403572:	6848      	ldr	r0, [r1, #4]
  403574:	f020 0e01 	bic.w	lr, r0, #1
  403578:	448e      	add	lr, r1
  40357a:	f8de e004 	ldr.w	lr, [lr, #4]
  40357e:	f01e 0f01 	tst.w	lr, #1
  403582:	d13f      	bne.n	403604 <_realloc_r+0xdc>
  403584:	f020 0003 	bic.w	r0, r0, #3
  403588:	4420      	add	r0, r4
  40358a:	4290      	cmp	r0, r2
  40358c:	f280 80c1 	bge.w	403712 <_realloc_r+0x1ea>
  403590:	07db      	lsls	r3, r3, #31
  403592:	f100 808f 	bmi.w	4036b4 <_realloc_r+0x18c>
  403596:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40359a:	ebc3 0a08 	rsb	sl, r3, r8
  40359e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035a2:	f023 0303 	bic.w	r3, r3, #3
  4035a6:	eb00 0e03 	add.w	lr, r0, r3
  4035aa:	4596      	cmp	lr, r2
  4035ac:	db34      	blt.n	403618 <_realloc_r+0xf0>
  4035ae:	68cb      	ldr	r3, [r1, #12]
  4035b0:	688a      	ldr	r2, [r1, #8]
  4035b2:	4657      	mov	r7, sl
  4035b4:	60d3      	str	r3, [r2, #12]
  4035b6:	609a      	str	r2, [r3, #8]
  4035b8:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4035bc:	f8da 300c 	ldr.w	r3, [sl, #12]
  4035c0:	60cb      	str	r3, [r1, #12]
  4035c2:	1f22      	subs	r2, r4, #4
  4035c4:	2a24      	cmp	r2, #36	; 0x24
  4035c6:	6099      	str	r1, [r3, #8]
  4035c8:	f200 8136 	bhi.w	403838 <_realloc_r+0x310>
  4035cc:	2a13      	cmp	r2, #19
  4035ce:	f240 80fd 	bls.w	4037cc <_realloc_r+0x2a4>
  4035d2:	6833      	ldr	r3, [r6, #0]
  4035d4:	f8ca 3008 	str.w	r3, [sl, #8]
  4035d8:	6873      	ldr	r3, [r6, #4]
  4035da:	f8ca 300c 	str.w	r3, [sl, #12]
  4035de:	2a1b      	cmp	r2, #27
  4035e0:	f200 8140 	bhi.w	403864 <_realloc_r+0x33c>
  4035e4:	3608      	adds	r6, #8
  4035e6:	f10a 0310 	add.w	r3, sl, #16
  4035ea:	e0f0      	b.n	4037ce <_realloc_r+0x2a6>
  4035ec:	f025 0507 	bic.w	r5, r5, #7
  4035f0:	2d00      	cmp	r5, #0
  4035f2:	462a      	mov	r2, r5
  4035f4:	daaf      	bge.n	403556 <_realloc_r+0x2e>
  4035f6:	230c      	movs	r3, #12
  4035f8:	2000      	movs	r0, #0
  4035fa:	f8c9 3000 	str.w	r3, [r9]
  4035fe:	b003      	add	sp, #12
  403600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403604:	07d9      	lsls	r1, r3, #31
  403606:	d455      	bmi.n	4036b4 <_realloc_r+0x18c>
  403608:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40360c:	ebc3 0a08 	rsb	sl, r3, r8
  403610:	f8da 3004 	ldr.w	r3, [sl, #4]
  403614:	f023 0303 	bic.w	r3, r3, #3
  403618:	4423      	add	r3, r4
  40361a:	4293      	cmp	r3, r2
  40361c:	db4a      	blt.n	4036b4 <_realloc_r+0x18c>
  40361e:	4657      	mov	r7, sl
  403620:	f8da 100c 	ldr.w	r1, [sl, #12]
  403624:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403628:	1f22      	subs	r2, r4, #4
  40362a:	2a24      	cmp	r2, #36	; 0x24
  40362c:	60c1      	str	r1, [r0, #12]
  40362e:	6088      	str	r0, [r1, #8]
  403630:	f200 810e 	bhi.w	403850 <_realloc_r+0x328>
  403634:	2a13      	cmp	r2, #19
  403636:	f240 8109 	bls.w	40384c <_realloc_r+0x324>
  40363a:	6831      	ldr	r1, [r6, #0]
  40363c:	f8ca 1008 	str.w	r1, [sl, #8]
  403640:	6871      	ldr	r1, [r6, #4]
  403642:	f8ca 100c 	str.w	r1, [sl, #12]
  403646:	2a1b      	cmp	r2, #27
  403648:	f200 8121 	bhi.w	40388e <_realloc_r+0x366>
  40364c:	3608      	adds	r6, #8
  40364e:	f10a 0210 	add.w	r2, sl, #16
  403652:	6831      	ldr	r1, [r6, #0]
  403654:	6011      	str	r1, [r2, #0]
  403656:	6871      	ldr	r1, [r6, #4]
  403658:	6051      	str	r1, [r2, #4]
  40365a:	68b1      	ldr	r1, [r6, #8]
  40365c:	6091      	str	r1, [r2, #8]
  40365e:	461c      	mov	r4, r3
  403660:	f8da 3004 	ldr.w	r3, [sl, #4]
  403664:	463e      	mov	r6, r7
  403666:	46d0      	mov	r8, sl
  403668:	1b62      	subs	r2, r4, r5
  40366a:	2a0f      	cmp	r2, #15
  40366c:	f003 0301 	and.w	r3, r3, #1
  403670:	d80e      	bhi.n	403690 <_realloc_r+0x168>
  403672:	4323      	orrs	r3, r4
  403674:	4444      	add	r4, r8
  403676:	f8c8 3004 	str.w	r3, [r8, #4]
  40367a:	6863      	ldr	r3, [r4, #4]
  40367c:	f043 0301 	orr.w	r3, r3, #1
  403680:	6063      	str	r3, [r4, #4]
  403682:	4648      	mov	r0, r9
  403684:	f7ff ff4e 	bl	403524 <__malloc_unlock>
  403688:	4630      	mov	r0, r6
  40368a:	b003      	add	sp, #12
  40368c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403690:	eb08 0105 	add.w	r1, r8, r5
  403694:	431d      	orrs	r5, r3
  403696:	f042 0301 	orr.w	r3, r2, #1
  40369a:	440a      	add	r2, r1
  40369c:	f8c8 5004 	str.w	r5, [r8, #4]
  4036a0:	604b      	str	r3, [r1, #4]
  4036a2:	6853      	ldr	r3, [r2, #4]
  4036a4:	f043 0301 	orr.w	r3, r3, #1
  4036a8:	3108      	adds	r1, #8
  4036aa:	6053      	str	r3, [r2, #4]
  4036ac:	4648      	mov	r0, r9
  4036ae:	f7ff f84d 	bl	40274c <_free_r>
  4036b2:	e7e6      	b.n	403682 <_realloc_r+0x15a>
  4036b4:	4639      	mov	r1, r7
  4036b6:	4648      	mov	r0, r9
  4036b8:	f7ff fb58 	bl	402d6c <_malloc_r>
  4036bc:	4607      	mov	r7, r0
  4036be:	b1d8      	cbz	r0, 4036f8 <_realloc_r+0x1d0>
  4036c0:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4036c4:	f023 0201 	bic.w	r2, r3, #1
  4036c8:	4442      	add	r2, r8
  4036ca:	f1a0 0108 	sub.w	r1, r0, #8
  4036ce:	4291      	cmp	r1, r2
  4036d0:	f000 80ac 	beq.w	40382c <_realloc_r+0x304>
  4036d4:	1f22      	subs	r2, r4, #4
  4036d6:	2a24      	cmp	r2, #36	; 0x24
  4036d8:	f200 8099 	bhi.w	40380e <_realloc_r+0x2e6>
  4036dc:	2a13      	cmp	r2, #19
  4036de:	d86a      	bhi.n	4037b6 <_realloc_r+0x28e>
  4036e0:	4603      	mov	r3, r0
  4036e2:	4632      	mov	r2, r6
  4036e4:	6811      	ldr	r1, [r2, #0]
  4036e6:	6019      	str	r1, [r3, #0]
  4036e8:	6851      	ldr	r1, [r2, #4]
  4036ea:	6059      	str	r1, [r3, #4]
  4036ec:	6892      	ldr	r2, [r2, #8]
  4036ee:	609a      	str	r2, [r3, #8]
  4036f0:	4631      	mov	r1, r6
  4036f2:	4648      	mov	r0, r9
  4036f4:	f7ff f82a 	bl	40274c <_free_r>
  4036f8:	4648      	mov	r0, r9
  4036fa:	f7ff ff13 	bl	403524 <__malloc_unlock>
  4036fe:	4638      	mov	r0, r7
  403700:	b003      	add	sp, #12
  403702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403706:	4611      	mov	r1, r2
  403708:	b003      	add	sp, #12
  40370a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40370e:	f7ff bb2d 	b.w	402d6c <_malloc_r>
  403712:	68ca      	ldr	r2, [r1, #12]
  403714:	6889      	ldr	r1, [r1, #8]
  403716:	4604      	mov	r4, r0
  403718:	60ca      	str	r2, [r1, #12]
  40371a:	6091      	str	r1, [r2, #8]
  40371c:	e7a4      	b.n	403668 <_realloc_r+0x140>
  40371e:	6841      	ldr	r1, [r0, #4]
  403720:	f021 0103 	bic.w	r1, r1, #3
  403724:	4421      	add	r1, r4
  403726:	f105 0010 	add.w	r0, r5, #16
  40372a:	4281      	cmp	r1, r0
  40372c:	da5b      	bge.n	4037e6 <_realloc_r+0x2be>
  40372e:	07db      	lsls	r3, r3, #31
  403730:	d4c0      	bmi.n	4036b4 <_realloc_r+0x18c>
  403732:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403736:	ebc3 0a08 	rsb	sl, r3, r8
  40373a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40373e:	f023 0303 	bic.w	r3, r3, #3
  403742:	eb01 0c03 	add.w	ip, r1, r3
  403746:	4560      	cmp	r0, ip
  403748:	f73f af66 	bgt.w	403618 <_realloc_r+0xf0>
  40374c:	4657      	mov	r7, sl
  40374e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403752:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403756:	1f22      	subs	r2, r4, #4
  403758:	2a24      	cmp	r2, #36	; 0x24
  40375a:	60cb      	str	r3, [r1, #12]
  40375c:	6099      	str	r1, [r3, #8]
  40375e:	f200 80b8 	bhi.w	4038d2 <_realloc_r+0x3aa>
  403762:	2a13      	cmp	r2, #19
  403764:	f240 80a9 	bls.w	4038ba <_realloc_r+0x392>
  403768:	6833      	ldr	r3, [r6, #0]
  40376a:	f8ca 3008 	str.w	r3, [sl, #8]
  40376e:	6873      	ldr	r3, [r6, #4]
  403770:	f8ca 300c 	str.w	r3, [sl, #12]
  403774:	2a1b      	cmp	r2, #27
  403776:	f200 80b5 	bhi.w	4038e4 <_realloc_r+0x3bc>
  40377a:	3608      	adds	r6, #8
  40377c:	f10a 0310 	add.w	r3, sl, #16
  403780:	6832      	ldr	r2, [r6, #0]
  403782:	601a      	str	r2, [r3, #0]
  403784:	6872      	ldr	r2, [r6, #4]
  403786:	605a      	str	r2, [r3, #4]
  403788:	68b2      	ldr	r2, [r6, #8]
  40378a:	609a      	str	r2, [r3, #8]
  40378c:	eb0a 0205 	add.w	r2, sl, r5
  403790:	ebc5 030c 	rsb	r3, r5, ip
  403794:	f043 0301 	orr.w	r3, r3, #1
  403798:	f8cb 2008 	str.w	r2, [fp, #8]
  40379c:	6053      	str	r3, [r2, #4]
  40379e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037a2:	f003 0301 	and.w	r3, r3, #1
  4037a6:	431d      	orrs	r5, r3
  4037a8:	4648      	mov	r0, r9
  4037aa:	f8ca 5004 	str.w	r5, [sl, #4]
  4037ae:	f7ff feb9 	bl	403524 <__malloc_unlock>
  4037b2:	4638      	mov	r0, r7
  4037b4:	e769      	b.n	40368a <_realloc_r+0x162>
  4037b6:	6833      	ldr	r3, [r6, #0]
  4037b8:	6003      	str	r3, [r0, #0]
  4037ba:	6873      	ldr	r3, [r6, #4]
  4037bc:	6043      	str	r3, [r0, #4]
  4037be:	2a1b      	cmp	r2, #27
  4037c0:	d829      	bhi.n	403816 <_realloc_r+0x2ee>
  4037c2:	f100 0308 	add.w	r3, r0, #8
  4037c6:	f106 0208 	add.w	r2, r6, #8
  4037ca:	e78b      	b.n	4036e4 <_realloc_r+0x1bc>
  4037cc:	463b      	mov	r3, r7
  4037ce:	6832      	ldr	r2, [r6, #0]
  4037d0:	601a      	str	r2, [r3, #0]
  4037d2:	6872      	ldr	r2, [r6, #4]
  4037d4:	605a      	str	r2, [r3, #4]
  4037d6:	68b2      	ldr	r2, [r6, #8]
  4037d8:	609a      	str	r2, [r3, #8]
  4037da:	463e      	mov	r6, r7
  4037dc:	4674      	mov	r4, lr
  4037de:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037e2:	46d0      	mov	r8, sl
  4037e4:	e740      	b.n	403668 <_realloc_r+0x140>
  4037e6:	eb08 0205 	add.w	r2, r8, r5
  4037ea:	1b4b      	subs	r3, r1, r5
  4037ec:	f043 0301 	orr.w	r3, r3, #1
  4037f0:	f8cb 2008 	str.w	r2, [fp, #8]
  4037f4:	6053      	str	r3, [r2, #4]
  4037f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4037fa:	f003 0301 	and.w	r3, r3, #1
  4037fe:	431d      	orrs	r5, r3
  403800:	4648      	mov	r0, r9
  403802:	f846 5c04 	str.w	r5, [r6, #-4]
  403806:	f7ff fe8d 	bl	403524 <__malloc_unlock>
  40380a:	4630      	mov	r0, r6
  40380c:	e73d      	b.n	40368a <_realloc_r+0x162>
  40380e:	4631      	mov	r1, r6
  403810:	f7ff fe22 	bl	403458 <memmove>
  403814:	e76c      	b.n	4036f0 <_realloc_r+0x1c8>
  403816:	68b3      	ldr	r3, [r6, #8]
  403818:	6083      	str	r3, [r0, #8]
  40381a:	68f3      	ldr	r3, [r6, #12]
  40381c:	60c3      	str	r3, [r0, #12]
  40381e:	2a24      	cmp	r2, #36	; 0x24
  403820:	d02c      	beq.n	40387c <_realloc_r+0x354>
  403822:	f100 0310 	add.w	r3, r0, #16
  403826:	f106 0210 	add.w	r2, r6, #16
  40382a:	e75b      	b.n	4036e4 <_realloc_r+0x1bc>
  40382c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403830:	f022 0203 	bic.w	r2, r2, #3
  403834:	4414      	add	r4, r2
  403836:	e717      	b.n	403668 <_realloc_r+0x140>
  403838:	4631      	mov	r1, r6
  40383a:	4638      	mov	r0, r7
  40383c:	4674      	mov	r4, lr
  40383e:	463e      	mov	r6, r7
  403840:	f7ff fe0a 	bl	403458 <memmove>
  403844:	46d0      	mov	r8, sl
  403846:	f8da 3004 	ldr.w	r3, [sl, #4]
  40384a:	e70d      	b.n	403668 <_realloc_r+0x140>
  40384c:	463a      	mov	r2, r7
  40384e:	e700      	b.n	403652 <_realloc_r+0x12a>
  403850:	4631      	mov	r1, r6
  403852:	4638      	mov	r0, r7
  403854:	461c      	mov	r4, r3
  403856:	463e      	mov	r6, r7
  403858:	f7ff fdfe 	bl	403458 <memmove>
  40385c:	46d0      	mov	r8, sl
  40385e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403862:	e701      	b.n	403668 <_realloc_r+0x140>
  403864:	68b3      	ldr	r3, [r6, #8]
  403866:	f8ca 3010 	str.w	r3, [sl, #16]
  40386a:	68f3      	ldr	r3, [r6, #12]
  40386c:	f8ca 3014 	str.w	r3, [sl, #20]
  403870:	2a24      	cmp	r2, #36	; 0x24
  403872:	d018      	beq.n	4038a6 <_realloc_r+0x37e>
  403874:	3610      	adds	r6, #16
  403876:	f10a 0318 	add.w	r3, sl, #24
  40387a:	e7a8      	b.n	4037ce <_realloc_r+0x2a6>
  40387c:	6933      	ldr	r3, [r6, #16]
  40387e:	6103      	str	r3, [r0, #16]
  403880:	6973      	ldr	r3, [r6, #20]
  403882:	6143      	str	r3, [r0, #20]
  403884:	f106 0218 	add.w	r2, r6, #24
  403888:	f100 0318 	add.w	r3, r0, #24
  40388c:	e72a      	b.n	4036e4 <_realloc_r+0x1bc>
  40388e:	68b1      	ldr	r1, [r6, #8]
  403890:	f8ca 1010 	str.w	r1, [sl, #16]
  403894:	68f1      	ldr	r1, [r6, #12]
  403896:	f8ca 1014 	str.w	r1, [sl, #20]
  40389a:	2a24      	cmp	r2, #36	; 0x24
  40389c:	d00f      	beq.n	4038be <_realloc_r+0x396>
  40389e:	3610      	adds	r6, #16
  4038a0:	f10a 0218 	add.w	r2, sl, #24
  4038a4:	e6d5      	b.n	403652 <_realloc_r+0x12a>
  4038a6:	6933      	ldr	r3, [r6, #16]
  4038a8:	f8ca 3018 	str.w	r3, [sl, #24]
  4038ac:	6973      	ldr	r3, [r6, #20]
  4038ae:	f8ca 301c 	str.w	r3, [sl, #28]
  4038b2:	3618      	adds	r6, #24
  4038b4:	f10a 0320 	add.w	r3, sl, #32
  4038b8:	e789      	b.n	4037ce <_realloc_r+0x2a6>
  4038ba:	463b      	mov	r3, r7
  4038bc:	e760      	b.n	403780 <_realloc_r+0x258>
  4038be:	6932      	ldr	r2, [r6, #16]
  4038c0:	f8ca 2018 	str.w	r2, [sl, #24]
  4038c4:	6972      	ldr	r2, [r6, #20]
  4038c6:	f8ca 201c 	str.w	r2, [sl, #28]
  4038ca:	3618      	adds	r6, #24
  4038cc:	f10a 0220 	add.w	r2, sl, #32
  4038d0:	e6bf      	b.n	403652 <_realloc_r+0x12a>
  4038d2:	4631      	mov	r1, r6
  4038d4:	4638      	mov	r0, r7
  4038d6:	f8cd c004 	str.w	ip, [sp, #4]
  4038da:	f7ff fdbd 	bl	403458 <memmove>
  4038de:	f8dd c004 	ldr.w	ip, [sp, #4]
  4038e2:	e753      	b.n	40378c <_realloc_r+0x264>
  4038e4:	68b3      	ldr	r3, [r6, #8]
  4038e6:	f8ca 3010 	str.w	r3, [sl, #16]
  4038ea:	68f3      	ldr	r3, [r6, #12]
  4038ec:	f8ca 3014 	str.w	r3, [sl, #20]
  4038f0:	2a24      	cmp	r2, #36	; 0x24
  4038f2:	d003      	beq.n	4038fc <_realloc_r+0x3d4>
  4038f4:	3610      	adds	r6, #16
  4038f6:	f10a 0318 	add.w	r3, sl, #24
  4038fa:	e741      	b.n	403780 <_realloc_r+0x258>
  4038fc:	6933      	ldr	r3, [r6, #16]
  4038fe:	f8ca 3018 	str.w	r3, [sl, #24]
  403902:	6973      	ldr	r3, [r6, #20]
  403904:	f8ca 301c 	str.w	r3, [sl, #28]
  403908:	3618      	adds	r6, #24
  40390a:	f10a 0320 	add.w	r3, sl, #32
  40390e:	e737      	b.n	403780 <_realloc_r+0x258>
  403910:	20000470 	.word	0x20000470

00403914 <_sbrk_r>:
  403914:	b538      	push	{r3, r4, r5, lr}
  403916:	4c07      	ldr	r4, [pc, #28]	; (403934 <_sbrk_r+0x20>)
  403918:	2300      	movs	r3, #0
  40391a:	4605      	mov	r5, r0
  40391c:	4608      	mov	r0, r1
  40391e:	6023      	str	r3, [r4, #0]
  403920:	f7fd fa64 	bl	400dec <_sbrk>
  403924:	1c43      	adds	r3, r0, #1
  403926:	d000      	beq.n	40392a <_sbrk_r+0x16>
  403928:	bd38      	pop	{r3, r4, r5, pc}
  40392a:	6823      	ldr	r3, [r4, #0]
  40392c:	2b00      	cmp	r3, #0
  40392e:	d0fb      	beq.n	403928 <_sbrk_r+0x14>
  403930:	602b      	str	r3, [r5, #0]
  403932:	bd38      	pop	{r3, r4, r5, pc}
  403934:	20013564 	.word	0x20013564

00403938 <__sread>:
  403938:	b510      	push	{r4, lr}
  40393a:	460c      	mov	r4, r1
  40393c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403940:	f000 f9ea 	bl	403d18 <_read_r>
  403944:	2800      	cmp	r0, #0
  403946:	db03      	blt.n	403950 <__sread+0x18>
  403948:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40394a:	4403      	add	r3, r0
  40394c:	6523      	str	r3, [r4, #80]	; 0x50
  40394e:	bd10      	pop	{r4, pc}
  403950:	89a3      	ldrh	r3, [r4, #12]
  403952:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403956:	81a3      	strh	r3, [r4, #12]
  403958:	bd10      	pop	{r4, pc}
  40395a:	bf00      	nop

0040395c <__swrite>:
  40395c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403960:	4616      	mov	r6, r2
  403962:	898a      	ldrh	r2, [r1, #12]
  403964:	461d      	mov	r5, r3
  403966:	05d3      	lsls	r3, r2, #23
  403968:	460c      	mov	r4, r1
  40396a:	4607      	mov	r7, r0
  40396c:	d506      	bpl.n	40397c <__swrite+0x20>
  40396e:	2200      	movs	r2, #0
  403970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403974:	2302      	movs	r3, #2
  403976:	f000 f9bb 	bl	403cf0 <_lseek_r>
  40397a:	89a2      	ldrh	r2, [r4, #12]
  40397c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403980:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403984:	81a2      	strh	r2, [r4, #12]
  403986:	4638      	mov	r0, r7
  403988:	4632      	mov	r2, r6
  40398a:	462b      	mov	r3, r5
  40398c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403990:	f000 b8ce 	b.w	403b30 <_write_r>

00403994 <__sseek>:
  403994:	b510      	push	{r4, lr}
  403996:	460c      	mov	r4, r1
  403998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40399c:	f000 f9a8 	bl	403cf0 <_lseek_r>
  4039a0:	89a3      	ldrh	r3, [r4, #12]
  4039a2:	1c42      	adds	r2, r0, #1
  4039a4:	bf0e      	itee	eq
  4039a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4039aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4039ae:	6520      	strne	r0, [r4, #80]	; 0x50
  4039b0:	81a3      	strh	r3, [r4, #12]
  4039b2:	bd10      	pop	{r4, pc}

004039b4 <__sclose>:
  4039b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039b8:	f000 b920 	b.w	403bfc <_close_r>

004039bc <strlen>:
  4039bc:	f020 0103 	bic.w	r1, r0, #3
  4039c0:	f010 0003 	ands.w	r0, r0, #3
  4039c4:	f1c0 0000 	rsb	r0, r0, #0
  4039c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4039cc:	f100 0c04 	add.w	ip, r0, #4
  4039d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4039d4:	f06f 0200 	mvn.w	r2, #0
  4039d8:	bf1c      	itt	ne
  4039da:	fa22 f20c 	lsrne.w	r2, r2, ip
  4039de:	4313      	orrne	r3, r2
  4039e0:	f04f 0c01 	mov.w	ip, #1
  4039e4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4039e8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4039ec:	eba3 020c 	sub.w	r2, r3, ip
  4039f0:	ea22 0203 	bic.w	r2, r2, r3
  4039f4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4039f8:	bf04      	itt	eq
  4039fa:	f851 3b04 	ldreq.w	r3, [r1], #4
  4039fe:	3004      	addeq	r0, #4
  403a00:	d0f4      	beq.n	4039ec <strlen+0x30>
  403a02:	f1c2 0100 	rsb	r1, r2, #0
  403a06:	ea02 0201 	and.w	r2, r2, r1
  403a0a:	fab2 f282 	clz	r2, r2
  403a0e:	f1c2 021f 	rsb	r2, r2, #31
  403a12:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403a16:	4770      	bx	lr

00403a18 <__swbuf_r>:
  403a18:	b570      	push	{r4, r5, r6, lr}
  403a1a:	460d      	mov	r5, r1
  403a1c:	4614      	mov	r4, r2
  403a1e:	4606      	mov	r6, r0
  403a20:	b110      	cbz	r0, 403a28 <__swbuf_r+0x10>
  403a22:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a24:	2b00      	cmp	r3, #0
  403a26:	d048      	beq.n	403aba <__swbuf_r+0xa2>
  403a28:	89a2      	ldrh	r2, [r4, #12]
  403a2a:	69a3      	ldr	r3, [r4, #24]
  403a2c:	60a3      	str	r3, [r4, #8]
  403a2e:	b291      	uxth	r1, r2
  403a30:	0708      	lsls	r0, r1, #28
  403a32:	d538      	bpl.n	403aa6 <__swbuf_r+0x8e>
  403a34:	6923      	ldr	r3, [r4, #16]
  403a36:	2b00      	cmp	r3, #0
  403a38:	d035      	beq.n	403aa6 <__swbuf_r+0x8e>
  403a3a:	0489      	lsls	r1, r1, #18
  403a3c:	b2ed      	uxtb	r5, r5
  403a3e:	d515      	bpl.n	403a6c <__swbuf_r+0x54>
  403a40:	6822      	ldr	r2, [r4, #0]
  403a42:	6961      	ldr	r1, [r4, #20]
  403a44:	1ad3      	subs	r3, r2, r3
  403a46:	428b      	cmp	r3, r1
  403a48:	da1c      	bge.n	403a84 <__swbuf_r+0x6c>
  403a4a:	3301      	adds	r3, #1
  403a4c:	68a1      	ldr	r1, [r4, #8]
  403a4e:	1c50      	adds	r0, r2, #1
  403a50:	3901      	subs	r1, #1
  403a52:	60a1      	str	r1, [r4, #8]
  403a54:	6020      	str	r0, [r4, #0]
  403a56:	7015      	strb	r5, [r2, #0]
  403a58:	6962      	ldr	r2, [r4, #20]
  403a5a:	429a      	cmp	r2, r3
  403a5c:	d01a      	beq.n	403a94 <__swbuf_r+0x7c>
  403a5e:	89a3      	ldrh	r3, [r4, #12]
  403a60:	07db      	lsls	r3, r3, #31
  403a62:	d501      	bpl.n	403a68 <__swbuf_r+0x50>
  403a64:	2d0a      	cmp	r5, #10
  403a66:	d015      	beq.n	403a94 <__swbuf_r+0x7c>
  403a68:	4628      	mov	r0, r5
  403a6a:	bd70      	pop	{r4, r5, r6, pc}
  403a6c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403a72:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403a76:	81a2      	strh	r2, [r4, #12]
  403a78:	6822      	ldr	r2, [r4, #0]
  403a7a:	6661      	str	r1, [r4, #100]	; 0x64
  403a7c:	6961      	ldr	r1, [r4, #20]
  403a7e:	1ad3      	subs	r3, r2, r3
  403a80:	428b      	cmp	r3, r1
  403a82:	dbe2      	blt.n	403a4a <__swbuf_r+0x32>
  403a84:	4630      	mov	r0, r6
  403a86:	4621      	mov	r1, r4
  403a88:	f7fe fcf4 	bl	402474 <_fflush_r>
  403a8c:	b940      	cbnz	r0, 403aa0 <__swbuf_r+0x88>
  403a8e:	6822      	ldr	r2, [r4, #0]
  403a90:	2301      	movs	r3, #1
  403a92:	e7db      	b.n	403a4c <__swbuf_r+0x34>
  403a94:	4630      	mov	r0, r6
  403a96:	4621      	mov	r1, r4
  403a98:	f7fe fcec 	bl	402474 <_fflush_r>
  403a9c:	2800      	cmp	r0, #0
  403a9e:	d0e3      	beq.n	403a68 <__swbuf_r+0x50>
  403aa0:	f04f 30ff 	mov.w	r0, #4294967295
  403aa4:	bd70      	pop	{r4, r5, r6, pc}
  403aa6:	4630      	mov	r0, r6
  403aa8:	4621      	mov	r1, r4
  403aaa:	f7fe fbc7 	bl	40223c <__swsetup_r>
  403aae:	2800      	cmp	r0, #0
  403ab0:	d1f6      	bne.n	403aa0 <__swbuf_r+0x88>
  403ab2:	89a2      	ldrh	r2, [r4, #12]
  403ab4:	6923      	ldr	r3, [r4, #16]
  403ab6:	b291      	uxth	r1, r2
  403ab8:	e7bf      	b.n	403a3a <__swbuf_r+0x22>
  403aba:	f7fe fd6f 	bl	40259c <__sinit>
  403abe:	e7b3      	b.n	403a28 <__swbuf_r+0x10>

00403ac0 <_wcrtomb_r>:
  403ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ac4:	4605      	mov	r5, r0
  403ac6:	b086      	sub	sp, #24
  403ac8:	461e      	mov	r6, r3
  403aca:	460c      	mov	r4, r1
  403acc:	b1a1      	cbz	r1, 403af8 <_wcrtomb_r+0x38>
  403ace:	4b10      	ldr	r3, [pc, #64]	; (403b10 <_wcrtomb_r+0x50>)
  403ad0:	4617      	mov	r7, r2
  403ad2:	f8d3 8000 	ldr.w	r8, [r3]
  403ad6:	f7ff f8c7 	bl	402c68 <__locale_charset>
  403ada:	9600      	str	r6, [sp, #0]
  403adc:	4603      	mov	r3, r0
  403ade:	4621      	mov	r1, r4
  403ae0:	463a      	mov	r2, r7
  403ae2:	4628      	mov	r0, r5
  403ae4:	47c0      	blx	r8
  403ae6:	1c43      	adds	r3, r0, #1
  403ae8:	d103      	bne.n	403af2 <_wcrtomb_r+0x32>
  403aea:	2200      	movs	r2, #0
  403aec:	238a      	movs	r3, #138	; 0x8a
  403aee:	6032      	str	r2, [r6, #0]
  403af0:	602b      	str	r3, [r5, #0]
  403af2:	b006      	add	sp, #24
  403af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403af8:	4b05      	ldr	r3, [pc, #20]	; (403b10 <_wcrtomb_r+0x50>)
  403afa:	681f      	ldr	r7, [r3, #0]
  403afc:	f7ff f8b4 	bl	402c68 <__locale_charset>
  403b00:	9600      	str	r6, [sp, #0]
  403b02:	4603      	mov	r3, r0
  403b04:	4622      	mov	r2, r4
  403b06:	4628      	mov	r0, r5
  403b08:	a903      	add	r1, sp, #12
  403b0a:	47b8      	blx	r7
  403b0c:	e7eb      	b.n	403ae6 <_wcrtomb_r+0x26>
  403b0e:	bf00      	nop
  403b10:	20000880 	.word	0x20000880

00403b14 <__ascii_wctomb>:
  403b14:	b121      	cbz	r1, 403b20 <__ascii_wctomb+0xc>
  403b16:	2aff      	cmp	r2, #255	; 0xff
  403b18:	d804      	bhi.n	403b24 <__ascii_wctomb+0x10>
  403b1a:	700a      	strb	r2, [r1, #0]
  403b1c:	2001      	movs	r0, #1
  403b1e:	4770      	bx	lr
  403b20:	4608      	mov	r0, r1
  403b22:	4770      	bx	lr
  403b24:	238a      	movs	r3, #138	; 0x8a
  403b26:	6003      	str	r3, [r0, #0]
  403b28:	f04f 30ff 	mov.w	r0, #4294967295
  403b2c:	4770      	bx	lr
  403b2e:	bf00      	nop

00403b30 <_write_r>:
  403b30:	b570      	push	{r4, r5, r6, lr}
  403b32:	4c08      	ldr	r4, [pc, #32]	; (403b54 <_write_r+0x24>)
  403b34:	4606      	mov	r6, r0
  403b36:	2500      	movs	r5, #0
  403b38:	4608      	mov	r0, r1
  403b3a:	4611      	mov	r1, r2
  403b3c:	461a      	mov	r2, r3
  403b3e:	6025      	str	r5, [r4, #0]
  403b40:	f7fc fb42 	bl	4001c8 <_write>
  403b44:	1c43      	adds	r3, r0, #1
  403b46:	d000      	beq.n	403b4a <_write_r+0x1a>
  403b48:	bd70      	pop	{r4, r5, r6, pc}
  403b4a:	6823      	ldr	r3, [r4, #0]
  403b4c:	2b00      	cmp	r3, #0
  403b4e:	d0fb      	beq.n	403b48 <_write_r+0x18>
  403b50:	6033      	str	r3, [r6, #0]
  403b52:	bd70      	pop	{r4, r5, r6, pc}
  403b54:	20013564 	.word	0x20013564

00403b58 <__register_exitproc>:
  403b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b5c:	4c25      	ldr	r4, [pc, #148]	; (403bf4 <__register_exitproc+0x9c>)
  403b5e:	6825      	ldr	r5, [r4, #0]
  403b60:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403b64:	4606      	mov	r6, r0
  403b66:	4688      	mov	r8, r1
  403b68:	4692      	mov	sl, r2
  403b6a:	4699      	mov	r9, r3
  403b6c:	b3cc      	cbz	r4, 403be2 <__register_exitproc+0x8a>
  403b6e:	6860      	ldr	r0, [r4, #4]
  403b70:	281f      	cmp	r0, #31
  403b72:	dc18      	bgt.n	403ba6 <__register_exitproc+0x4e>
  403b74:	1c43      	adds	r3, r0, #1
  403b76:	b17e      	cbz	r6, 403b98 <__register_exitproc+0x40>
  403b78:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403b7c:	2101      	movs	r1, #1
  403b7e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403b82:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403b86:	fa01 f200 	lsl.w	r2, r1, r0
  403b8a:	4317      	orrs	r7, r2
  403b8c:	2e02      	cmp	r6, #2
  403b8e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403b92:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403b96:	d01e      	beq.n	403bd6 <__register_exitproc+0x7e>
  403b98:	3002      	adds	r0, #2
  403b9a:	6063      	str	r3, [r4, #4]
  403b9c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403ba0:	2000      	movs	r0, #0
  403ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ba6:	4b14      	ldr	r3, [pc, #80]	; (403bf8 <__register_exitproc+0xa0>)
  403ba8:	b303      	cbz	r3, 403bec <__register_exitproc+0x94>
  403baa:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403bae:	f7ff f8d5 	bl	402d5c <malloc>
  403bb2:	4604      	mov	r4, r0
  403bb4:	b1d0      	cbz	r0, 403bec <__register_exitproc+0x94>
  403bb6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403bba:	2700      	movs	r7, #0
  403bbc:	e880 0088 	stmia.w	r0, {r3, r7}
  403bc0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403bc4:	4638      	mov	r0, r7
  403bc6:	2301      	movs	r3, #1
  403bc8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403bcc:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403bd0:	2e00      	cmp	r6, #0
  403bd2:	d0e1      	beq.n	403b98 <__register_exitproc+0x40>
  403bd4:	e7d0      	b.n	403b78 <__register_exitproc+0x20>
  403bd6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403bda:	430a      	orrs	r2, r1
  403bdc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403be0:	e7da      	b.n	403b98 <__register_exitproc+0x40>
  403be2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403be6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403bea:	e7c0      	b.n	403b6e <__register_exitproc+0x16>
  403bec:	f04f 30ff 	mov.w	r0, #4294967295
  403bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403bf4:	00404568 	.word	0x00404568
  403bf8:	00402d5d 	.word	0x00402d5d

00403bfc <_close_r>:
  403bfc:	b538      	push	{r3, r4, r5, lr}
  403bfe:	4c07      	ldr	r4, [pc, #28]	; (403c1c <_close_r+0x20>)
  403c00:	2300      	movs	r3, #0
  403c02:	4605      	mov	r5, r0
  403c04:	4608      	mov	r0, r1
  403c06:	6023      	str	r3, [r4, #0]
  403c08:	f7fd f90a 	bl	400e20 <_close>
  403c0c:	1c43      	adds	r3, r0, #1
  403c0e:	d000      	beq.n	403c12 <_close_r+0x16>
  403c10:	bd38      	pop	{r3, r4, r5, pc}
  403c12:	6823      	ldr	r3, [r4, #0]
  403c14:	2b00      	cmp	r3, #0
  403c16:	d0fb      	beq.n	403c10 <_close_r+0x14>
  403c18:	602b      	str	r3, [r5, #0]
  403c1a:	bd38      	pop	{r3, r4, r5, pc}
  403c1c:	20013564 	.word	0x20013564

00403c20 <_fclose_r>:
  403c20:	2900      	cmp	r1, #0
  403c22:	d03d      	beq.n	403ca0 <_fclose_r+0x80>
  403c24:	b570      	push	{r4, r5, r6, lr}
  403c26:	4605      	mov	r5, r0
  403c28:	460c      	mov	r4, r1
  403c2a:	b108      	cbz	r0, 403c30 <_fclose_r+0x10>
  403c2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c2e:	b37b      	cbz	r3, 403c90 <_fclose_r+0x70>
  403c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c34:	b90b      	cbnz	r3, 403c3a <_fclose_r+0x1a>
  403c36:	2000      	movs	r0, #0
  403c38:	bd70      	pop	{r4, r5, r6, pc}
  403c3a:	4628      	mov	r0, r5
  403c3c:	4621      	mov	r1, r4
  403c3e:	f7fe fb6f 	bl	402320 <__sflush_r>
  403c42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403c44:	4606      	mov	r6, r0
  403c46:	b133      	cbz	r3, 403c56 <_fclose_r+0x36>
  403c48:	4628      	mov	r0, r5
  403c4a:	69e1      	ldr	r1, [r4, #28]
  403c4c:	4798      	blx	r3
  403c4e:	2800      	cmp	r0, #0
  403c50:	bfb8      	it	lt
  403c52:	f04f 36ff 	movlt.w	r6, #4294967295
  403c56:	89a3      	ldrh	r3, [r4, #12]
  403c58:	061b      	lsls	r3, r3, #24
  403c5a:	d41c      	bmi.n	403c96 <_fclose_r+0x76>
  403c5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403c5e:	b141      	cbz	r1, 403c72 <_fclose_r+0x52>
  403c60:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403c64:	4299      	cmp	r1, r3
  403c66:	d002      	beq.n	403c6e <_fclose_r+0x4e>
  403c68:	4628      	mov	r0, r5
  403c6a:	f7fe fd6f 	bl	40274c <_free_r>
  403c6e:	2300      	movs	r3, #0
  403c70:	6323      	str	r3, [r4, #48]	; 0x30
  403c72:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403c74:	b121      	cbz	r1, 403c80 <_fclose_r+0x60>
  403c76:	4628      	mov	r0, r5
  403c78:	f7fe fd68 	bl	40274c <_free_r>
  403c7c:	2300      	movs	r3, #0
  403c7e:	6463      	str	r3, [r4, #68]	; 0x44
  403c80:	f7fe fc92 	bl	4025a8 <__sfp_lock_acquire>
  403c84:	2300      	movs	r3, #0
  403c86:	81a3      	strh	r3, [r4, #12]
  403c88:	f7fe fc90 	bl	4025ac <__sfp_lock_release>
  403c8c:	4630      	mov	r0, r6
  403c8e:	bd70      	pop	{r4, r5, r6, pc}
  403c90:	f7fe fc84 	bl	40259c <__sinit>
  403c94:	e7cc      	b.n	403c30 <_fclose_r+0x10>
  403c96:	4628      	mov	r0, r5
  403c98:	6921      	ldr	r1, [r4, #16]
  403c9a:	f7fe fd57 	bl	40274c <_free_r>
  403c9e:	e7dd      	b.n	403c5c <_fclose_r+0x3c>
  403ca0:	2000      	movs	r0, #0
  403ca2:	4770      	bx	lr

00403ca4 <_fstat_r>:
  403ca4:	b538      	push	{r3, r4, r5, lr}
  403ca6:	4c08      	ldr	r4, [pc, #32]	; (403cc8 <_fstat_r+0x24>)
  403ca8:	2300      	movs	r3, #0
  403caa:	4605      	mov	r5, r0
  403cac:	4608      	mov	r0, r1
  403cae:	4611      	mov	r1, r2
  403cb0:	6023      	str	r3, [r4, #0]
  403cb2:	f7fd f8b9 	bl	400e28 <_fstat>
  403cb6:	1c43      	adds	r3, r0, #1
  403cb8:	d000      	beq.n	403cbc <_fstat_r+0x18>
  403cba:	bd38      	pop	{r3, r4, r5, pc}
  403cbc:	6823      	ldr	r3, [r4, #0]
  403cbe:	2b00      	cmp	r3, #0
  403cc0:	d0fb      	beq.n	403cba <_fstat_r+0x16>
  403cc2:	602b      	str	r3, [r5, #0]
  403cc4:	bd38      	pop	{r3, r4, r5, pc}
  403cc6:	bf00      	nop
  403cc8:	20013564 	.word	0x20013564

00403ccc <_isatty_r>:
  403ccc:	b538      	push	{r3, r4, r5, lr}
  403cce:	4c07      	ldr	r4, [pc, #28]	; (403cec <_isatty_r+0x20>)
  403cd0:	2300      	movs	r3, #0
  403cd2:	4605      	mov	r5, r0
  403cd4:	4608      	mov	r0, r1
  403cd6:	6023      	str	r3, [r4, #0]
  403cd8:	f7fd f8ac 	bl	400e34 <_isatty>
  403cdc:	1c43      	adds	r3, r0, #1
  403cde:	d000      	beq.n	403ce2 <_isatty_r+0x16>
  403ce0:	bd38      	pop	{r3, r4, r5, pc}
  403ce2:	6823      	ldr	r3, [r4, #0]
  403ce4:	2b00      	cmp	r3, #0
  403ce6:	d0fb      	beq.n	403ce0 <_isatty_r+0x14>
  403ce8:	602b      	str	r3, [r5, #0]
  403cea:	bd38      	pop	{r3, r4, r5, pc}
  403cec:	20013564 	.word	0x20013564

00403cf0 <_lseek_r>:
  403cf0:	b570      	push	{r4, r5, r6, lr}
  403cf2:	4c08      	ldr	r4, [pc, #32]	; (403d14 <_lseek_r+0x24>)
  403cf4:	4606      	mov	r6, r0
  403cf6:	2500      	movs	r5, #0
  403cf8:	4608      	mov	r0, r1
  403cfa:	4611      	mov	r1, r2
  403cfc:	461a      	mov	r2, r3
  403cfe:	6025      	str	r5, [r4, #0]
  403d00:	f7fd f89a 	bl	400e38 <_lseek>
  403d04:	1c43      	adds	r3, r0, #1
  403d06:	d000      	beq.n	403d0a <_lseek_r+0x1a>
  403d08:	bd70      	pop	{r4, r5, r6, pc}
  403d0a:	6823      	ldr	r3, [r4, #0]
  403d0c:	2b00      	cmp	r3, #0
  403d0e:	d0fb      	beq.n	403d08 <_lseek_r+0x18>
  403d10:	6033      	str	r3, [r6, #0]
  403d12:	bd70      	pop	{r4, r5, r6, pc}
  403d14:	20013564 	.word	0x20013564

00403d18 <_read_r>:
  403d18:	b570      	push	{r4, r5, r6, lr}
  403d1a:	4c08      	ldr	r4, [pc, #32]	; (403d3c <_read_r+0x24>)
  403d1c:	4606      	mov	r6, r0
  403d1e:	2500      	movs	r5, #0
  403d20:	4608      	mov	r0, r1
  403d22:	4611      	mov	r1, r2
  403d24:	461a      	mov	r2, r3
  403d26:	6025      	str	r5, [r4, #0]
  403d28:	f7fc fa30 	bl	40018c <_read>
  403d2c:	1c43      	adds	r3, r0, #1
  403d2e:	d000      	beq.n	403d32 <_read_r+0x1a>
  403d30:	bd70      	pop	{r4, r5, r6, pc}
  403d32:	6823      	ldr	r3, [r4, #0]
  403d34:	2b00      	cmp	r3, #0
  403d36:	d0fb      	beq.n	403d30 <_read_r+0x18>
  403d38:	6033      	str	r3, [r6, #0]
  403d3a:	bd70      	pop	{r4, r5, r6, pc}
  403d3c:	20013564 	.word	0x20013564

00403d40 <__aeabi_uldivmod>:
  403d40:	b953      	cbnz	r3, 403d58 <__aeabi_uldivmod+0x18>
  403d42:	b94a      	cbnz	r2, 403d58 <__aeabi_uldivmod+0x18>
  403d44:	2900      	cmp	r1, #0
  403d46:	bf08      	it	eq
  403d48:	2800      	cmpeq	r0, #0
  403d4a:	bf1c      	itt	ne
  403d4c:	f04f 31ff 	movne.w	r1, #4294967295
  403d50:	f04f 30ff 	movne.w	r0, #4294967295
  403d54:	f000 b83c 	b.w	403dd0 <__aeabi_idiv0>
  403d58:	b082      	sub	sp, #8
  403d5a:	46ec      	mov	ip, sp
  403d5c:	e92d 5000 	stmdb	sp!, {ip, lr}
  403d60:	f000 f81e 	bl	403da0 <__gnu_uldivmod_helper>
  403d64:	f8dd e004 	ldr.w	lr, [sp, #4]
  403d68:	b002      	add	sp, #8
  403d6a:	bc0c      	pop	{r2, r3}
  403d6c:	4770      	bx	lr
  403d6e:	bf00      	nop

00403d70 <__gnu_ldivmod_helper>:
  403d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d74:	9c06      	ldr	r4, [sp, #24]
  403d76:	4615      	mov	r5, r2
  403d78:	4606      	mov	r6, r0
  403d7a:	460f      	mov	r7, r1
  403d7c:	4698      	mov	r8, r3
  403d7e:	f000 f829 	bl	403dd4 <__divdi3>
  403d82:	fb05 f301 	mul.w	r3, r5, r1
  403d86:	fb00 3808 	mla	r8, r0, r8, r3
  403d8a:	fba5 2300 	umull	r2, r3, r5, r0
  403d8e:	1ab2      	subs	r2, r6, r2
  403d90:	4443      	add	r3, r8
  403d92:	eb67 0303 	sbc.w	r3, r7, r3
  403d96:	e9c4 2300 	strd	r2, r3, [r4]
  403d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d9e:	bf00      	nop

00403da0 <__gnu_uldivmod_helper>:
  403da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403da4:	9c06      	ldr	r4, [sp, #24]
  403da6:	4690      	mov	r8, r2
  403da8:	4606      	mov	r6, r0
  403daa:	460f      	mov	r7, r1
  403dac:	461d      	mov	r5, r3
  403dae:	f000 f95f 	bl	404070 <__udivdi3>
  403db2:	fb00 f505 	mul.w	r5, r0, r5
  403db6:	fba0 2308 	umull	r2, r3, r0, r8
  403dba:	fb08 5501 	mla	r5, r8, r1, r5
  403dbe:	1ab2      	subs	r2, r6, r2
  403dc0:	442b      	add	r3, r5
  403dc2:	eb67 0303 	sbc.w	r3, r7, r3
  403dc6:	e9c4 2300 	strd	r2, r3, [r4]
  403dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dce:	bf00      	nop

00403dd0 <__aeabi_idiv0>:
  403dd0:	4770      	bx	lr
  403dd2:	bf00      	nop

00403dd4 <__divdi3>:
  403dd4:	2900      	cmp	r1, #0
  403dd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403dda:	f2c0 80a6 	blt.w	403f2a <__divdi3+0x156>
  403dde:	2600      	movs	r6, #0
  403de0:	2b00      	cmp	r3, #0
  403de2:	f2c0 809c 	blt.w	403f1e <__divdi3+0x14a>
  403de6:	4688      	mov	r8, r1
  403de8:	4694      	mov	ip, r2
  403dea:	469e      	mov	lr, r3
  403dec:	4615      	mov	r5, r2
  403dee:	4604      	mov	r4, r0
  403df0:	460f      	mov	r7, r1
  403df2:	2b00      	cmp	r3, #0
  403df4:	d13d      	bne.n	403e72 <__divdi3+0x9e>
  403df6:	428a      	cmp	r2, r1
  403df8:	d959      	bls.n	403eae <__divdi3+0xda>
  403dfa:	fab2 f382 	clz	r3, r2
  403dfe:	b13b      	cbz	r3, 403e10 <__divdi3+0x3c>
  403e00:	f1c3 0220 	rsb	r2, r3, #32
  403e04:	409f      	lsls	r7, r3
  403e06:	fa20 f202 	lsr.w	r2, r0, r2
  403e0a:	409d      	lsls	r5, r3
  403e0c:	4317      	orrs	r7, r2
  403e0e:	409c      	lsls	r4, r3
  403e10:	0c29      	lsrs	r1, r5, #16
  403e12:	0c22      	lsrs	r2, r4, #16
  403e14:	fbb7 fef1 	udiv	lr, r7, r1
  403e18:	b2a8      	uxth	r0, r5
  403e1a:	fb01 771e 	mls	r7, r1, lr, r7
  403e1e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403e22:	fb00 f30e 	mul.w	r3, r0, lr
  403e26:	42bb      	cmp	r3, r7
  403e28:	d90a      	bls.n	403e40 <__divdi3+0x6c>
  403e2a:	197f      	adds	r7, r7, r5
  403e2c:	f10e 32ff 	add.w	r2, lr, #4294967295
  403e30:	f080 8105 	bcs.w	40403e <__divdi3+0x26a>
  403e34:	42bb      	cmp	r3, r7
  403e36:	f240 8102 	bls.w	40403e <__divdi3+0x26a>
  403e3a:	f1ae 0e02 	sub.w	lr, lr, #2
  403e3e:	442f      	add	r7, r5
  403e40:	1aff      	subs	r7, r7, r3
  403e42:	b2a4      	uxth	r4, r4
  403e44:	fbb7 f3f1 	udiv	r3, r7, r1
  403e48:	fb01 7713 	mls	r7, r1, r3, r7
  403e4c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403e50:	fb00 f003 	mul.w	r0, r0, r3
  403e54:	42b8      	cmp	r0, r7
  403e56:	d908      	bls.n	403e6a <__divdi3+0x96>
  403e58:	197f      	adds	r7, r7, r5
  403e5a:	f103 32ff 	add.w	r2, r3, #4294967295
  403e5e:	f080 80f0 	bcs.w	404042 <__divdi3+0x26e>
  403e62:	42b8      	cmp	r0, r7
  403e64:	f240 80ed 	bls.w	404042 <__divdi3+0x26e>
  403e68:	3b02      	subs	r3, #2
  403e6a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403e6e:	2200      	movs	r2, #0
  403e70:	e003      	b.n	403e7a <__divdi3+0xa6>
  403e72:	428b      	cmp	r3, r1
  403e74:	d90f      	bls.n	403e96 <__divdi3+0xc2>
  403e76:	2200      	movs	r2, #0
  403e78:	4613      	mov	r3, r2
  403e7a:	1c34      	adds	r4, r6, #0
  403e7c:	bf18      	it	ne
  403e7e:	2401      	movne	r4, #1
  403e80:	4260      	negs	r0, r4
  403e82:	f04f 0500 	mov.w	r5, #0
  403e86:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403e8a:	4058      	eors	r0, r3
  403e8c:	4051      	eors	r1, r2
  403e8e:	1900      	adds	r0, r0, r4
  403e90:	4169      	adcs	r1, r5
  403e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403e96:	fab3 f283 	clz	r2, r3
  403e9a:	2a00      	cmp	r2, #0
  403e9c:	f040 8086 	bne.w	403fac <__divdi3+0x1d8>
  403ea0:	428b      	cmp	r3, r1
  403ea2:	d302      	bcc.n	403eaa <__divdi3+0xd6>
  403ea4:	4584      	cmp	ip, r0
  403ea6:	f200 80db 	bhi.w	404060 <__divdi3+0x28c>
  403eaa:	2301      	movs	r3, #1
  403eac:	e7e5      	b.n	403e7a <__divdi3+0xa6>
  403eae:	b912      	cbnz	r2, 403eb6 <__divdi3+0xe2>
  403eb0:	2301      	movs	r3, #1
  403eb2:	fbb3 f5f2 	udiv	r5, r3, r2
  403eb6:	fab5 f085 	clz	r0, r5
  403eba:	2800      	cmp	r0, #0
  403ebc:	d13b      	bne.n	403f36 <__divdi3+0x162>
  403ebe:	1b78      	subs	r0, r7, r5
  403ec0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403ec4:	fa1f fc85 	uxth.w	ip, r5
  403ec8:	2201      	movs	r2, #1
  403eca:	fbb0 f8fe 	udiv	r8, r0, lr
  403ece:	0c21      	lsrs	r1, r4, #16
  403ed0:	fb0e 0718 	mls	r7, lr, r8, r0
  403ed4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403ed8:	fb0c f308 	mul.w	r3, ip, r8
  403edc:	42bb      	cmp	r3, r7
  403ede:	d907      	bls.n	403ef0 <__divdi3+0x11c>
  403ee0:	197f      	adds	r7, r7, r5
  403ee2:	f108 31ff 	add.w	r1, r8, #4294967295
  403ee6:	d202      	bcs.n	403eee <__divdi3+0x11a>
  403ee8:	42bb      	cmp	r3, r7
  403eea:	f200 80bd 	bhi.w	404068 <__divdi3+0x294>
  403eee:	4688      	mov	r8, r1
  403ef0:	1aff      	subs	r7, r7, r3
  403ef2:	b2a4      	uxth	r4, r4
  403ef4:	fbb7 f3fe 	udiv	r3, r7, lr
  403ef8:	fb0e 7713 	mls	r7, lr, r3, r7
  403efc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403f00:	fb0c fc03 	mul.w	ip, ip, r3
  403f04:	45bc      	cmp	ip, r7
  403f06:	d907      	bls.n	403f18 <__divdi3+0x144>
  403f08:	197f      	adds	r7, r7, r5
  403f0a:	f103 31ff 	add.w	r1, r3, #4294967295
  403f0e:	d202      	bcs.n	403f16 <__divdi3+0x142>
  403f10:	45bc      	cmp	ip, r7
  403f12:	f200 80a7 	bhi.w	404064 <__divdi3+0x290>
  403f16:	460b      	mov	r3, r1
  403f18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403f1c:	e7ad      	b.n	403e7a <__divdi3+0xa6>
  403f1e:	4252      	negs	r2, r2
  403f20:	ea6f 0606 	mvn.w	r6, r6
  403f24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403f28:	e75d      	b.n	403de6 <__divdi3+0x12>
  403f2a:	4240      	negs	r0, r0
  403f2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403f30:	f04f 36ff 	mov.w	r6, #4294967295
  403f34:	e754      	b.n	403de0 <__divdi3+0xc>
  403f36:	f1c0 0220 	rsb	r2, r0, #32
  403f3a:	fa24 f102 	lsr.w	r1, r4, r2
  403f3e:	fa07 f300 	lsl.w	r3, r7, r0
  403f42:	4085      	lsls	r5, r0
  403f44:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403f48:	40d7      	lsrs	r7, r2
  403f4a:	4319      	orrs	r1, r3
  403f4c:	fbb7 f2fe 	udiv	r2, r7, lr
  403f50:	0c0b      	lsrs	r3, r1, #16
  403f52:	fb0e 7712 	mls	r7, lr, r2, r7
  403f56:	fa1f fc85 	uxth.w	ip, r5
  403f5a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403f5e:	fb0c f702 	mul.w	r7, ip, r2
  403f62:	429f      	cmp	r7, r3
  403f64:	fa04 f400 	lsl.w	r4, r4, r0
  403f68:	d907      	bls.n	403f7a <__divdi3+0x1a6>
  403f6a:	195b      	adds	r3, r3, r5
  403f6c:	f102 30ff 	add.w	r0, r2, #4294967295
  403f70:	d274      	bcs.n	40405c <__divdi3+0x288>
  403f72:	429f      	cmp	r7, r3
  403f74:	d972      	bls.n	40405c <__divdi3+0x288>
  403f76:	3a02      	subs	r2, #2
  403f78:	442b      	add	r3, r5
  403f7a:	1bdf      	subs	r7, r3, r7
  403f7c:	b289      	uxth	r1, r1
  403f7e:	fbb7 f8fe 	udiv	r8, r7, lr
  403f82:	fb0e 7318 	mls	r3, lr, r8, r7
  403f86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403f8a:	fb0c f708 	mul.w	r7, ip, r8
  403f8e:	429f      	cmp	r7, r3
  403f90:	d908      	bls.n	403fa4 <__divdi3+0x1d0>
  403f92:	195b      	adds	r3, r3, r5
  403f94:	f108 31ff 	add.w	r1, r8, #4294967295
  403f98:	d25c      	bcs.n	404054 <__divdi3+0x280>
  403f9a:	429f      	cmp	r7, r3
  403f9c:	d95a      	bls.n	404054 <__divdi3+0x280>
  403f9e:	f1a8 0802 	sub.w	r8, r8, #2
  403fa2:	442b      	add	r3, r5
  403fa4:	1bd8      	subs	r0, r3, r7
  403fa6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403faa:	e78e      	b.n	403eca <__divdi3+0xf6>
  403fac:	f1c2 0320 	rsb	r3, r2, #32
  403fb0:	fa2c f103 	lsr.w	r1, ip, r3
  403fb4:	fa0e fe02 	lsl.w	lr, lr, r2
  403fb8:	fa20 f703 	lsr.w	r7, r0, r3
  403fbc:	ea41 0e0e 	orr.w	lr, r1, lr
  403fc0:	fa08 f002 	lsl.w	r0, r8, r2
  403fc4:	fa28 f103 	lsr.w	r1, r8, r3
  403fc8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403fcc:	4338      	orrs	r0, r7
  403fce:	fbb1 f8f5 	udiv	r8, r1, r5
  403fd2:	0c03      	lsrs	r3, r0, #16
  403fd4:	fb05 1118 	mls	r1, r5, r8, r1
  403fd8:	fa1f f78e 	uxth.w	r7, lr
  403fdc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403fe0:	fb07 f308 	mul.w	r3, r7, r8
  403fe4:	428b      	cmp	r3, r1
  403fe6:	fa0c fc02 	lsl.w	ip, ip, r2
  403fea:	d909      	bls.n	404000 <__divdi3+0x22c>
  403fec:	eb11 010e 	adds.w	r1, r1, lr
  403ff0:	f108 39ff 	add.w	r9, r8, #4294967295
  403ff4:	d230      	bcs.n	404058 <__divdi3+0x284>
  403ff6:	428b      	cmp	r3, r1
  403ff8:	d92e      	bls.n	404058 <__divdi3+0x284>
  403ffa:	f1a8 0802 	sub.w	r8, r8, #2
  403ffe:	4471      	add	r1, lr
  404000:	1ac9      	subs	r1, r1, r3
  404002:	b280      	uxth	r0, r0
  404004:	fbb1 f3f5 	udiv	r3, r1, r5
  404008:	fb05 1113 	mls	r1, r5, r3, r1
  40400c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404010:	fb07 f703 	mul.w	r7, r7, r3
  404014:	428f      	cmp	r7, r1
  404016:	d908      	bls.n	40402a <__divdi3+0x256>
  404018:	eb11 010e 	adds.w	r1, r1, lr
  40401c:	f103 30ff 	add.w	r0, r3, #4294967295
  404020:	d216      	bcs.n	404050 <__divdi3+0x27c>
  404022:	428f      	cmp	r7, r1
  404024:	d914      	bls.n	404050 <__divdi3+0x27c>
  404026:	3b02      	subs	r3, #2
  404028:	4471      	add	r1, lr
  40402a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40402e:	1bc9      	subs	r1, r1, r7
  404030:	fba3 890c 	umull	r8, r9, r3, ip
  404034:	4549      	cmp	r1, r9
  404036:	d309      	bcc.n	40404c <__divdi3+0x278>
  404038:	d005      	beq.n	404046 <__divdi3+0x272>
  40403a:	2200      	movs	r2, #0
  40403c:	e71d      	b.n	403e7a <__divdi3+0xa6>
  40403e:	4696      	mov	lr, r2
  404040:	e6fe      	b.n	403e40 <__divdi3+0x6c>
  404042:	4613      	mov	r3, r2
  404044:	e711      	b.n	403e6a <__divdi3+0x96>
  404046:	4094      	lsls	r4, r2
  404048:	4544      	cmp	r4, r8
  40404a:	d2f6      	bcs.n	40403a <__divdi3+0x266>
  40404c:	3b01      	subs	r3, #1
  40404e:	e7f4      	b.n	40403a <__divdi3+0x266>
  404050:	4603      	mov	r3, r0
  404052:	e7ea      	b.n	40402a <__divdi3+0x256>
  404054:	4688      	mov	r8, r1
  404056:	e7a5      	b.n	403fa4 <__divdi3+0x1d0>
  404058:	46c8      	mov	r8, r9
  40405a:	e7d1      	b.n	404000 <__divdi3+0x22c>
  40405c:	4602      	mov	r2, r0
  40405e:	e78c      	b.n	403f7a <__divdi3+0x1a6>
  404060:	4613      	mov	r3, r2
  404062:	e70a      	b.n	403e7a <__divdi3+0xa6>
  404064:	3b02      	subs	r3, #2
  404066:	e757      	b.n	403f18 <__divdi3+0x144>
  404068:	f1a8 0802 	sub.w	r8, r8, #2
  40406c:	442f      	add	r7, r5
  40406e:	e73f      	b.n	403ef0 <__divdi3+0x11c>

00404070 <__udivdi3>:
  404070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404074:	2b00      	cmp	r3, #0
  404076:	d144      	bne.n	404102 <__udivdi3+0x92>
  404078:	428a      	cmp	r2, r1
  40407a:	4615      	mov	r5, r2
  40407c:	4604      	mov	r4, r0
  40407e:	d94f      	bls.n	404120 <__udivdi3+0xb0>
  404080:	fab2 f782 	clz	r7, r2
  404084:	460e      	mov	r6, r1
  404086:	b14f      	cbz	r7, 40409c <__udivdi3+0x2c>
  404088:	f1c7 0320 	rsb	r3, r7, #32
  40408c:	40b9      	lsls	r1, r7
  40408e:	fa20 f603 	lsr.w	r6, r0, r3
  404092:	fa02 f507 	lsl.w	r5, r2, r7
  404096:	430e      	orrs	r6, r1
  404098:	fa00 f407 	lsl.w	r4, r0, r7
  40409c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4040a0:	0c23      	lsrs	r3, r4, #16
  4040a2:	fbb6 f0fe 	udiv	r0, r6, lr
  4040a6:	b2af      	uxth	r7, r5
  4040a8:	fb0e 6110 	mls	r1, lr, r0, r6
  4040ac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4040b0:	fb07 f100 	mul.w	r1, r7, r0
  4040b4:	4299      	cmp	r1, r3
  4040b6:	d909      	bls.n	4040cc <__udivdi3+0x5c>
  4040b8:	195b      	adds	r3, r3, r5
  4040ba:	f100 32ff 	add.w	r2, r0, #4294967295
  4040be:	f080 80ec 	bcs.w	40429a <__udivdi3+0x22a>
  4040c2:	4299      	cmp	r1, r3
  4040c4:	f240 80e9 	bls.w	40429a <__udivdi3+0x22a>
  4040c8:	3802      	subs	r0, #2
  4040ca:	442b      	add	r3, r5
  4040cc:	1a5a      	subs	r2, r3, r1
  4040ce:	b2a4      	uxth	r4, r4
  4040d0:	fbb2 f3fe 	udiv	r3, r2, lr
  4040d4:	fb0e 2213 	mls	r2, lr, r3, r2
  4040d8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4040dc:	fb07 f703 	mul.w	r7, r7, r3
  4040e0:	4297      	cmp	r7, r2
  4040e2:	d908      	bls.n	4040f6 <__udivdi3+0x86>
  4040e4:	1952      	adds	r2, r2, r5
  4040e6:	f103 31ff 	add.w	r1, r3, #4294967295
  4040ea:	f080 80d8 	bcs.w	40429e <__udivdi3+0x22e>
  4040ee:	4297      	cmp	r7, r2
  4040f0:	f240 80d5 	bls.w	40429e <__udivdi3+0x22e>
  4040f4:	3b02      	subs	r3, #2
  4040f6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4040fa:	2600      	movs	r6, #0
  4040fc:	4631      	mov	r1, r6
  4040fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404102:	428b      	cmp	r3, r1
  404104:	d847      	bhi.n	404196 <__udivdi3+0x126>
  404106:	fab3 f683 	clz	r6, r3
  40410a:	2e00      	cmp	r6, #0
  40410c:	d148      	bne.n	4041a0 <__udivdi3+0x130>
  40410e:	428b      	cmp	r3, r1
  404110:	d302      	bcc.n	404118 <__udivdi3+0xa8>
  404112:	4282      	cmp	r2, r0
  404114:	f200 80cd 	bhi.w	4042b2 <__udivdi3+0x242>
  404118:	2001      	movs	r0, #1
  40411a:	4631      	mov	r1, r6
  40411c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404120:	b912      	cbnz	r2, 404128 <__udivdi3+0xb8>
  404122:	2501      	movs	r5, #1
  404124:	fbb5 f5f2 	udiv	r5, r5, r2
  404128:	fab5 f885 	clz	r8, r5
  40412c:	f1b8 0f00 	cmp.w	r8, #0
  404130:	d177      	bne.n	404222 <__udivdi3+0x1b2>
  404132:	1b4a      	subs	r2, r1, r5
  404134:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404138:	b2af      	uxth	r7, r5
  40413a:	2601      	movs	r6, #1
  40413c:	fbb2 f0fe 	udiv	r0, r2, lr
  404140:	0c23      	lsrs	r3, r4, #16
  404142:	fb0e 2110 	mls	r1, lr, r0, r2
  404146:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40414a:	fb07 f300 	mul.w	r3, r7, r0
  40414e:	428b      	cmp	r3, r1
  404150:	d907      	bls.n	404162 <__udivdi3+0xf2>
  404152:	1949      	adds	r1, r1, r5
  404154:	f100 32ff 	add.w	r2, r0, #4294967295
  404158:	d202      	bcs.n	404160 <__udivdi3+0xf0>
  40415a:	428b      	cmp	r3, r1
  40415c:	f200 80ba 	bhi.w	4042d4 <__udivdi3+0x264>
  404160:	4610      	mov	r0, r2
  404162:	1ac9      	subs	r1, r1, r3
  404164:	b2a4      	uxth	r4, r4
  404166:	fbb1 f3fe 	udiv	r3, r1, lr
  40416a:	fb0e 1113 	mls	r1, lr, r3, r1
  40416e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  404172:	fb07 f703 	mul.w	r7, r7, r3
  404176:	42a7      	cmp	r7, r4
  404178:	d908      	bls.n	40418c <__udivdi3+0x11c>
  40417a:	1964      	adds	r4, r4, r5
  40417c:	f103 32ff 	add.w	r2, r3, #4294967295
  404180:	f080 808f 	bcs.w	4042a2 <__udivdi3+0x232>
  404184:	42a7      	cmp	r7, r4
  404186:	f240 808c 	bls.w	4042a2 <__udivdi3+0x232>
  40418a:	3b02      	subs	r3, #2
  40418c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404190:	4631      	mov	r1, r6
  404192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404196:	2600      	movs	r6, #0
  404198:	4630      	mov	r0, r6
  40419a:	4631      	mov	r1, r6
  40419c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041a0:	f1c6 0420 	rsb	r4, r6, #32
  4041a4:	fa22 f504 	lsr.w	r5, r2, r4
  4041a8:	40b3      	lsls	r3, r6
  4041aa:	432b      	orrs	r3, r5
  4041ac:	fa20 fc04 	lsr.w	ip, r0, r4
  4041b0:	fa01 f706 	lsl.w	r7, r1, r6
  4041b4:	fa21 f504 	lsr.w	r5, r1, r4
  4041b8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4041bc:	ea4c 0707 	orr.w	r7, ip, r7
  4041c0:	fbb5 f8fe 	udiv	r8, r5, lr
  4041c4:	0c39      	lsrs	r1, r7, #16
  4041c6:	fb0e 5518 	mls	r5, lr, r8, r5
  4041ca:	fa1f fc83 	uxth.w	ip, r3
  4041ce:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4041d2:	fb0c f108 	mul.w	r1, ip, r8
  4041d6:	42a9      	cmp	r1, r5
  4041d8:	fa02 f206 	lsl.w	r2, r2, r6
  4041dc:	d904      	bls.n	4041e8 <__udivdi3+0x178>
  4041de:	18ed      	adds	r5, r5, r3
  4041e0:	f108 34ff 	add.w	r4, r8, #4294967295
  4041e4:	d367      	bcc.n	4042b6 <__udivdi3+0x246>
  4041e6:	46a0      	mov	r8, r4
  4041e8:	1a6d      	subs	r5, r5, r1
  4041ea:	b2bf      	uxth	r7, r7
  4041ec:	fbb5 f4fe 	udiv	r4, r5, lr
  4041f0:	fb0e 5514 	mls	r5, lr, r4, r5
  4041f4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  4041f8:	fb0c fc04 	mul.w	ip, ip, r4
  4041fc:	458c      	cmp	ip, r1
  4041fe:	d904      	bls.n	40420a <__udivdi3+0x19a>
  404200:	18c9      	adds	r1, r1, r3
  404202:	f104 35ff 	add.w	r5, r4, #4294967295
  404206:	d35c      	bcc.n	4042c2 <__udivdi3+0x252>
  404208:	462c      	mov	r4, r5
  40420a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40420e:	ebcc 0101 	rsb	r1, ip, r1
  404212:	fba4 2302 	umull	r2, r3, r4, r2
  404216:	4299      	cmp	r1, r3
  404218:	d348      	bcc.n	4042ac <__udivdi3+0x23c>
  40421a:	d044      	beq.n	4042a6 <__udivdi3+0x236>
  40421c:	4620      	mov	r0, r4
  40421e:	2600      	movs	r6, #0
  404220:	e76c      	b.n	4040fc <__udivdi3+0x8c>
  404222:	f1c8 0420 	rsb	r4, r8, #32
  404226:	fa01 f308 	lsl.w	r3, r1, r8
  40422a:	fa05 f508 	lsl.w	r5, r5, r8
  40422e:	fa20 f704 	lsr.w	r7, r0, r4
  404232:	40e1      	lsrs	r1, r4
  404234:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404238:	431f      	orrs	r7, r3
  40423a:	fbb1 f6fe 	udiv	r6, r1, lr
  40423e:	0c3a      	lsrs	r2, r7, #16
  404240:	fb0e 1116 	mls	r1, lr, r6, r1
  404244:	fa1f fc85 	uxth.w	ip, r5
  404248:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40424c:	fb0c f206 	mul.w	r2, ip, r6
  404250:	429a      	cmp	r2, r3
  404252:	fa00 f408 	lsl.w	r4, r0, r8
  404256:	d907      	bls.n	404268 <__udivdi3+0x1f8>
  404258:	195b      	adds	r3, r3, r5
  40425a:	f106 31ff 	add.w	r1, r6, #4294967295
  40425e:	d237      	bcs.n	4042d0 <__udivdi3+0x260>
  404260:	429a      	cmp	r2, r3
  404262:	d935      	bls.n	4042d0 <__udivdi3+0x260>
  404264:	3e02      	subs	r6, #2
  404266:	442b      	add	r3, r5
  404268:	1a9b      	subs	r3, r3, r2
  40426a:	b2bf      	uxth	r7, r7
  40426c:	fbb3 f0fe 	udiv	r0, r3, lr
  404270:	fb0e 3310 	mls	r3, lr, r0, r3
  404274:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  404278:	fb0c f100 	mul.w	r1, ip, r0
  40427c:	4299      	cmp	r1, r3
  40427e:	d907      	bls.n	404290 <__udivdi3+0x220>
  404280:	195b      	adds	r3, r3, r5
  404282:	f100 32ff 	add.w	r2, r0, #4294967295
  404286:	d221      	bcs.n	4042cc <__udivdi3+0x25c>
  404288:	4299      	cmp	r1, r3
  40428a:	d91f      	bls.n	4042cc <__udivdi3+0x25c>
  40428c:	3802      	subs	r0, #2
  40428e:	442b      	add	r3, r5
  404290:	1a5a      	subs	r2, r3, r1
  404292:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  404296:	4667      	mov	r7, ip
  404298:	e750      	b.n	40413c <__udivdi3+0xcc>
  40429a:	4610      	mov	r0, r2
  40429c:	e716      	b.n	4040cc <__udivdi3+0x5c>
  40429e:	460b      	mov	r3, r1
  4042a0:	e729      	b.n	4040f6 <__udivdi3+0x86>
  4042a2:	4613      	mov	r3, r2
  4042a4:	e772      	b.n	40418c <__udivdi3+0x11c>
  4042a6:	40b0      	lsls	r0, r6
  4042a8:	4290      	cmp	r0, r2
  4042aa:	d2b7      	bcs.n	40421c <__udivdi3+0x1ac>
  4042ac:	1e60      	subs	r0, r4, #1
  4042ae:	2600      	movs	r6, #0
  4042b0:	e724      	b.n	4040fc <__udivdi3+0x8c>
  4042b2:	4630      	mov	r0, r6
  4042b4:	e722      	b.n	4040fc <__udivdi3+0x8c>
  4042b6:	42a9      	cmp	r1, r5
  4042b8:	d995      	bls.n	4041e6 <__udivdi3+0x176>
  4042ba:	f1a8 0802 	sub.w	r8, r8, #2
  4042be:	441d      	add	r5, r3
  4042c0:	e792      	b.n	4041e8 <__udivdi3+0x178>
  4042c2:	458c      	cmp	ip, r1
  4042c4:	d9a0      	bls.n	404208 <__udivdi3+0x198>
  4042c6:	3c02      	subs	r4, #2
  4042c8:	4419      	add	r1, r3
  4042ca:	e79e      	b.n	40420a <__udivdi3+0x19a>
  4042cc:	4610      	mov	r0, r2
  4042ce:	e7df      	b.n	404290 <__udivdi3+0x220>
  4042d0:	460e      	mov	r6, r1
  4042d2:	e7c9      	b.n	404268 <__udivdi3+0x1f8>
  4042d4:	3802      	subs	r0, #2
  4042d6:	4429      	add	r1, r5
  4042d8:	e743      	b.n	404162 <__udivdi3+0xf2>
  4042da:	bf00      	nop

004042dc <SM2010_QVGA_CONF>:
  4042dc:	8012 0209 0215 1012 201e 0013 1401 2102     ......... .....!
  4042ec:	028c 648d 1887 0713 8011 202b 4092 999d     ...d......+ .@..
  4042fc:	30eb 20bb 21f5 3ce1 0316 f62f 2033 0834     .0. .!.<../.3 4.
  40430c:	5035 4a65 5066 0536 f637 4638 f69b 469c     5PeJfP6.7.8F...F
  40431c:	01bc f6bd 46be 1482 2383 239a 6f70 3f72     .....F...#.#por?
  40432c:	3f73 2774 9077 1e7a 307b 1a84 2085 0289     s?t'w.z.{0... ..
  40433c:	648a 3086 a696 0c97 1898 5580 7024 8025     .d.0.......U$p%.
  40434c:	0069 0a94 201f 2022 2026 4056 d361 4879     i.... " & V@a.yH
  40435c:	603b 203c 8039 b03f 8039 5840 5441 4e42     ;`< 9.?.9.@XATBN
  40436c:	4443 3e44 3945 3546 3147 2e48 2b49 294b     CDD>E9F5G1H.I+K)
  40437c:	274c 234e 204f 1e50 0551 1052 0b53 1554     L'N#O P.Q.R.S.T.
  40438c:	8757 7258 5f59 7e5a 1f5b 0e5c 955d 2860     W.XrY_Z~[.\.].`(
  40439c:	e0b0 c0b1 b0b2 88b3 016a 6623 03a0 e006     ........j.#f....
  4043ac:	31a1 0ba2 26a3 05a4 25a5 06a6 80a7 80a8     .1...&...%......
  4043bc:	20a9 20aa 20ab 3cac f0ad 18c8 20c9 17ca     . . . .<..... ..
  4043cc:	1fcb 00af 18c5 00c6 20c7 80ae 40cc 58cd     ......... ...@.X
  4043dc:	4cee 078e 798f ffff 7257 7469 6e69 2067     .L...y..Writing 
  4043ec:	6572 7367 0a0d 0000 7265 6f72 2072 7277     regs....error wr
  4043fc:	7469 6e69 2067 5754 0d49 000a 6f44 656e     iting TWI...Done
  40440c:	7720 6972 6974 676e 0a0d 0000 2d2d 5320      writing....-- S
  40441c:	324d 3130 2030 7845 6d61 6c70 2065 2d2d     M2010 Example --
  40442c:	0a0d 2d2d 5320 4d41 5334 585f 4c50 4941     ..-- SAM4S_XPLAI
  40443c:	454e 5f44 5250 204f 2d2d 0a0d 2d2d 4320     NED_PRO --..-- C
  40444c:	6d6f 6970 656c 3a64 4d20 7261 2020 2038     ompiled: Mar  8 
  40445c:	3032 3631 3120 3a36 3734 313a 2031 2d2d     2016 16:47:11 --
  40446c:	0a0d 0000 6d63 736f 7320 6e65 6f73 2072     ....cmos sensor 
  40447c:	6f66 6e75 0d64 000a 6f6e 2074 6f66 6e75     found...not foun
  40448c:	0d64 000a 255b 5d78 203a 7825 0a0d 0000     d...[%x]: %x....
  40449c:	7825 3d20 4e20 0d41 000a 0000 6572 6461     %x = NA.....read
  4044ac:	7620 6c61 6575 5b20 7825 3a5d 2520 0d78      value [%x]: %x.
  4044bc:	000a 0000 6964 6173 6c62 6e69 2067 7376     ....disabling vs
  4044cc:	6e79 0d63 000a 0000 6970 5f6f 6163 7470     ync.....pio_capt
  4044dc:	7275 5f65 7266 6565 315f 0a0d 0000 0000     ure_free_1......
  4044ec:	6970 5f6f 6163 7470 7275 5f65 7266 6565     pio_capture_free
  4044fc:	325f 0a0d 0000 0000 6470 2063 6f6e 2074     _2......pdc not 
  40450c:	6f63 666e 6769 7275 6465 0a0d 0000 0000     configured......
  40451c:	7266 6d61 2065 6163 7470 7275 2065 6f64     frame capture do
  40452c:	656e 0a0d 0000 0000 6e65 6574 6972 676e     ne......entering
  40453c:	6620 726f 7665 7265 6c20 6f6f 0d70 000a      forever loop...
  40454c:	2325 3230 2c78 0000 7562 7973 7720 6961     %#02x,..busy wai
  40455c:	6974 676e 0a0d 0000 0043 0000               ting....C...

00404568 <_global_impure_ptr>:
  404568:	0020 2000                                    .. 

0040456c <zeroes.6869>:
  40456c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40457c:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40458c:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40459c:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..

004045ac <blanks.6868>:
  4045ac:	2020 2020 2020 2020 2020 2020 2020 2020                     

004045bc <_init>:
  4045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045be:	bf00      	nop
  4045c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045c2:	bc08      	pop	{r3}
  4045c4:	469e      	mov	lr, r3
  4045c6:	4770      	bx	lr

004045c8 <__init_array_start>:
  4045c8:	00402301 	.word	0x00402301

004045cc <__frame_dummy_init_array_entry>:
  4045cc:	004000f1                                ..@.

004045d0 <_fini>:
  4045d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045d2:	bf00      	nop
  4045d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045d6:	bc08      	pop	{r3}
  4045d8:	469e      	mov	lr, r3
  4045da:	4770      	bx	lr

004045dc <__fini_array_start>:
  4045dc:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <g_us_cap_rows>:
20000010:	00f0                                        ..

20000012 <g_us_cap_line>:
20000012:	0140                                        @.

20000014 <p_cmos_conf>:
20000014:	42dc 0040                                   .B@.

20000018 <g_p_uc_cap_dest_buf>:
20000018:	0964 2000 0000 0000                         d.. ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	4564 0040 0000 0000 0000 0000 0000 0000     dE@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <_impure_ptr>:
20000448:	0020 2000                                    .. 

2000044c <lc_ctype_charset>:
2000044c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000046c <__mb_cur_max>:
2000046c:	0001 0000                                   ....

20000470 <__malloc_av_>:
	...
20000478:	0470 2000 0470 2000 0478 2000 0478 2000     p.. p.. x.. x.. 
20000488:	0480 2000 0480 2000 0488 2000 0488 2000     ... ... ... ... 
20000498:	0490 2000 0490 2000 0498 2000 0498 2000     ... ... ... ... 
200004a8:	04a0 2000 04a0 2000 04a8 2000 04a8 2000     ... ... ... ... 
200004b8:	04b0 2000 04b0 2000 04b8 2000 04b8 2000     ... ... ... ... 
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 

20000878 <__malloc_trim_threshold>:
20000878:	0000 0002                                   ....

2000087c <__malloc_sbrk_base>:
2000087c:	ffff ffff                                   ....

20000880 <__wctomb>:
20000880:	3b15 0040                                   .;@.
