
tdse-tp3_02-code_integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003260  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  0800336c  0800336c  0000436c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003574  08003574  00005080  2**0
                  CONTENTS
  4 .ARM          00000008  08003574  08003574  00004574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800357c  0800357c  00005080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800357c  0800357c  0000457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003580  08003580  00004580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08003584  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000080  08003604  00005080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08003604  00005348  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076bd  00000000  00000000  000050a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001937  00000000  00000000  0000c766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  0000e0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000522  00000000  00000000  0000e778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017be3  00000000  00000000  0000ec9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009cbc  00000000  00000000  0002687d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083265  00000000  00000000  00030539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b379e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002624  00000000  00000000  000b37e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000b5e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08003354 	.word	0x08003354

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08003354 	.word	0x08003354

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000160:	f001 ff42 	bl	8001fe8 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 f9f2 	bl	800054c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f809 	bl	800017e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f872 	bl	8000254 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000170:	f000 f846 	bl	8000200 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	/* Application Init */
	app_init();
 8000174:	f001 fa0c 	bl	8001590 <app_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
	  /* Application Update */
	  app_update();
 8000178:	f001 fac4 	bl	8001704 <app_update>
 800017c:	e7fc      	b.n	8000178 <main+0x1c>

0800017e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017e:	b580      	push	{r7, lr}
 8000180:	b090      	sub	sp, #64	@ 0x40
 8000182:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000184:	f107 0318 	add.w	r3, r7, #24
 8000188:	2228      	movs	r2, #40	@ 0x28
 800018a:	2100      	movs	r1, #0
 800018c:	4618      	mov	r0, r3
 800018e:	f002 f9b0 	bl	80024f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000192:	1d3b      	adds	r3, r7, #4
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
 8000198:	605a      	str	r2, [r3, #4]
 800019a:	609a      	str	r2, [r3, #8]
 800019c:	60da      	str	r2, [r3, #12]
 800019e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001a0:	2302      	movs	r3, #2
 80001a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a4:	2301      	movs	r3, #1
 80001a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001a8:	2310      	movs	r3, #16
 80001aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ac:	2302      	movs	r3, #2
 80001ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001b0:	2300      	movs	r3, #0
 80001b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001b4:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ba:	f107 0318 	add.w	r3, r7, #24
 80001be:	4618      	mov	r0, r3
 80001c0:	f000 fcf8 	bl	8000bb4 <HAL_RCC_OscConfig>
 80001c4:	4603      	mov	r3, r0
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d001      	beq.n	80001ce <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001ca:	f000 f8b1 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ce:	230f      	movs	r3, #15
 80001d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d2:	2302      	movs	r3, #2
 80001d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d6:	2300      	movs	r3, #0
 80001d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e0:	2300      	movs	r3, #0
 80001e2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2102      	movs	r1, #2
 80001e8:	4618      	mov	r0, r3
 80001ea:	f000 ff65 	bl	80010b8 <HAL_RCC_ClockConfig>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d001      	beq.n	80001f8 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80001f4:	f000 f89c 	bl	8000330 <Error_Handler>
  }
}
 80001f8:	bf00      	nop
 80001fa:	3740      	adds	r7, #64	@ 0x40
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}

08000200 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000204:	4b11      	ldr	r3, [pc, #68]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000206:	4a12      	ldr	r2, [pc, #72]	@ (8000250 <MX_USART2_UART_Init+0x50>)
 8000208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800020a:	4b10      	ldr	r3, [pc, #64]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800020c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000212:	4b0e      	ldr	r3, [pc, #56]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000214:	2200      	movs	r2, #0
 8000216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000218:	4b0c      	ldr	r3, [pc, #48]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800021a:	2200      	movs	r2, #0
 800021c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800021e:	4b0b      	ldr	r3, [pc, #44]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000220:	2200      	movs	r2, #0
 8000222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000224:	4b09      	ldr	r3, [pc, #36]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000226:	220c      	movs	r2, #12
 8000228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800022a:	4b08      	ldr	r3, [pc, #32]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 800022c:	2200      	movs	r2, #0
 800022e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000230:	4b06      	ldr	r3, [pc, #24]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000232:	2200      	movs	r2, #0
 8000234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000236:	4805      	ldr	r0, [pc, #20]	@ (800024c <MX_USART2_UART_Init+0x4c>)
 8000238:	f001 f8cc 	bl	80013d4 <HAL_UART_Init>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000242:	f000 f875 	bl	8000330 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000246:	bf00      	nop
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	2000009c 	.word	0x2000009c
 8000250:	40004400 	.word	0x40004400

08000254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b088      	sub	sp, #32
 8000258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025a:	f107 0310 	add.w	r3, r7, #16
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000268:	4b2d      	ldr	r3, [pc, #180]	@ (8000320 <MX_GPIO_Init+0xcc>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a2c      	ldr	r2, [pc, #176]	@ (8000320 <MX_GPIO_Init+0xcc>)
 800026e:	f043 0310 	orr.w	r3, r3, #16
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b2a      	ldr	r3, [pc, #168]	@ (8000320 <MX_GPIO_Init+0xcc>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0310 	and.w	r3, r3, #16
 800027c:	60fb      	str	r3, [r7, #12]
 800027e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000280:	4b27      	ldr	r3, [pc, #156]	@ (8000320 <MX_GPIO_Init+0xcc>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	4a26      	ldr	r2, [pc, #152]	@ (8000320 <MX_GPIO_Init+0xcc>)
 8000286:	f043 0320 	orr.w	r3, r3, #32
 800028a:	6193      	str	r3, [r2, #24]
 800028c:	4b24      	ldr	r3, [pc, #144]	@ (8000320 <MX_GPIO_Init+0xcc>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	f003 0320 	and.w	r3, r3, #32
 8000294:	60bb      	str	r3, [r7, #8]
 8000296:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000298:	4b21      	ldr	r3, [pc, #132]	@ (8000320 <MX_GPIO_Init+0xcc>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	4a20      	ldr	r2, [pc, #128]	@ (8000320 <MX_GPIO_Init+0xcc>)
 800029e:	f043 0304 	orr.w	r3, r3, #4
 80002a2:	6193      	str	r3, [r2, #24]
 80002a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000320 <MX_GPIO_Init+0xcc>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	f003 0304 	and.w	r3, r3, #4
 80002ac:	607b      	str	r3, [r7, #4]
 80002ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000320 <MX_GPIO_Init+0xcc>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000320 <MX_GPIO_Init+0xcc>)
 80002b6:	f043 0308 	orr.w	r3, r3, #8
 80002ba:	6193      	str	r3, [r2, #24]
 80002bc:	4b18      	ldr	r3, [pc, #96]	@ (8000320 <MX_GPIO_Init+0xcc>)
 80002be:	699b      	ldr	r3, [r3, #24]
 80002c0:	f003 0308 	and.w	r3, r3, #8
 80002c4:	603b      	str	r3, [r7, #0]
 80002c6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002c8:	2200      	movs	r2, #0
 80002ca:	2120      	movs	r1, #32
 80002cc:	4815      	ldr	r0, [pc, #84]	@ (8000324 <MX_GPIO_Init+0xd0>)
 80002ce:	f000 fc37 	bl	8000b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002d8:	4b13      	ldr	r3, [pc, #76]	@ (8000328 <MX_GPIO_Init+0xd4>)
 80002da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002dc:	2300      	movs	r3, #0
 80002de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002e0:	f107 0310 	add.w	r3, r7, #16
 80002e4:	4619      	mov	r1, r3
 80002e6:	4811      	ldr	r0, [pc, #68]	@ (800032c <MX_GPIO_Init+0xd8>)
 80002e8:	f000 faa6 	bl	8000838 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002ec:	2320      	movs	r3, #32
 80002ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f0:	2301      	movs	r3, #1
 80002f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f4:	2300      	movs	r3, #0
 80002f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f8:	2302      	movs	r3, #2
 80002fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002fc:	f107 0310 	add.w	r3, r7, #16
 8000300:	4619      	mov	r1, r3
 8000302:	4808      	ldr	r0, [pc, #32]	@ (8000324 <MX_GPIO_Init+0xd0>)
 8000304:	f000 fa98 	bl	8000838 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000308:	2200      	movs	r2, #0
 800030a:	2100      	movs	r1, #0
 800030c:	2028      	movs	r0, #40	@ 0x28
 800030e:	f000 fa56 	bl	80007be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000312:	2028      	movs	r0, #40	@ 0x28
 8000314:	f000 fa6f 	bl	80007f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000318:	bf00      	nop
 800031a:	3720      	adds	r7, #32
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40021000 	.word	0x40021000
 8000324:	40010800 	.word	0x40010800
 8000328:	10110000 	.word	0x10110000
 800032c:	40011000 	.word	0x40011000

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	bf00      	nop
 800033a:	e7fd      	b.n	8000338 <Error_Handler+0x8>

0800033c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000342:	4b15      	ldr	r3, [pc, #84]	@ (8000398 <HAL_MspInit+0x5c>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4a14      	ldr	r2, [pc, #80]	@ (8000398 <HAL_MspInit+0x5c>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6193      	str	r3, [r2, #24]
 800034e:	4b12      	ldr	r3, [pc, #72]	@ (8000398 <HAL_MspInit+0x5c>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	60bb      	str	r3, [r7, #8]
 8000358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035a:	4b0f      	ldr	r3, [pc, #60]	@ (8000398 <HAL_MspInit+0x5c>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4a0e      	ldr	r2, [pc, #56]	@ (8000398 <HAL_MspInit+0x5c>)
 8000360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000364:	61d3      	str	r3, [r2, #28]
 8000366:	4b0c      	ldr	r3, [pc, #48]	@ (8000398 <HAL_MspInit+0x5c>)
 8000368:	69db      	ldr	r3, [r3, #28]
 800036a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <HAL_MspInit+0x60>)
 8000374:	685b      	ldr	r3, [r3, #4]
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	4a04      	ldr	r2, [pc, #16]	@ (800039c <HAL_MspInit+0x60>)
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038e:	bf00      	nop
 8000390:	3714      	adds	r7, #20
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr
 8000398:	40021000 	.word	0x40021000
 800039c:	40010000 	.word	0x40010000

080003a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a8:	f107 0310 	add.w	r3, r7, #16
 80003ac:	2200      	movs	r2, #0
 80003ae:	601a      	str	r2, [r3, #0]
 80003b0:	605a      	str	r2, [r3, #4]
 80003b2:	609a      	str	r2, [r3, #8]
 80003b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a15      	ldr	r2, [pc, #84]	@ (8000410 <HAL_UART_MspInit+0x70>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d123      	bne.n	8000408 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80003c0:	4b14      	ldr	r3, [pc, #80]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003c2:	69db      	ldr	r3, [r3, #28]
 80003c4:	4a13      	ldr	r2, [pc, #76]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003ca:	61d3      	str	r3, [r2, #28]
 80003cc:	4b11      	ldr	r3, [pc, #68]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003ce:	69db      	ldr	r3, [r3, #28]
 80003d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003d4:	60fb      	str	r3, [r7, #12]
 80003d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003de:	f043 0304 	orr.w	r3, r3, #4
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000414 <HAL_UART_MspInit+0x74>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0304 	and.w	r3, r3, #4
 80003ec:	60bb      	str	r3, [r7, #8]
 80003ee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80003f0:	230c      	movs	r3, #12
 80003f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003f4:	2302      	movs	r3, #2
 80003f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f8:	2302      	movs	r3, #2
 80003fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003fc:	f107 0310 	add.w	r3, r7, #16
 8000400:	4619      	mov	r1, r3
 8000402:	4805      	ldr	r0, [pc, #20]	@ (8000418 <HAL_UART_MspInit+0x78>)
 8000404:	f000 fa18 	bl	8000838 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000408:	bf00      	nop
 800040a:	3720      	adds	r7, #32
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40004400 	.word	0x40004400
 8000414:	40021000 	.word	0x40021000
 8000418:	40010800 	.word	0x40010800

0800041c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000420:	bf00      	nop
 8000422:	e7fd      	b.n	8000420 <NMI_Handler+0x4>

08000424 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000428:	bf00      	nop
 800042a:	e7fd      	b.n	8000428 <HardFault_Handler+0x4>

0800042c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000430:	bf00      	nop
 8000432:	e7fd      	b.n	8000430 <MemManage_Handler+0x4>

08000434 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000438:	bf00      	nop
 800043a:	e7fd      	b.n	8000438 <BusFault_Handler+0x4>

0800043c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000440:	bf00      	nop
 8000442:	e7fd      	b.n	8000440 <UsageFault_Handler+0x4>

08000444 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr

0800045c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800046c:	f000 f8b4 	bl	80005d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 8000470:	f000 f9db 	bl	800082a <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 8000474:	bf00      	nop
 8000476:	bd80      	pop	{r7, pc}

08000478 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800047c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000480:	f000 fb76 	bl	8000b70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}

08000488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b086      	sub	sp, #24
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000490:	4a14      	ldr	r2, [pc, #80]	@ (80004e4 <_sbrk+0x5c>)
 8000492:	4b15      	ldr	r3, [pc, #84]	@ (80004e8 <_sbrk+0x60>)
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000498:	697b      	ldr	r3, [r7, #20]
 800049a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800049c:	4b13      	ldr	r3, [pc, #76]	@ (80004ec <_sbrk+0x64>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d102      	bne.n	80004aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004a4:	4b11      	ldr	r3, [pc, #68]	@ (80004ec <_sbrk+0x64>)
 80004a6:	4a12      	ldr	r2, [pc, #72]	@ (80004f0 <_sbrk+0x68>)
 80004a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004aa:	4b10      	ldr	r3, [pc, #64]	@ (80004ec <_sbrk+0x64>)
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4413      	add	r3, r2
 80004b2:	693a      	ldr	r2, [r7, #16]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	d207      	bcs.n	80004c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004b8:	f002 f86a 	bl	8002590 <__errno>
 80004bc:	4603      	mov	r3, r0
 80004be:	220c      	movs	r2, #12
 80004c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004c2:	f04f 33ff 	mov.w	r3, #4294967295
 80004c6:	e009      	b.n	80004dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004c8:	4b08      	ldr	r3, [pc, #32]	@ (80004ec <_sbrk+0x64>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ce:	4b07      	ldr	r3, [pc, #28]	@ (80004ec <_sbrk+0x64>)
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4413      	add	r3, r2
 80004d6:	4a05      	ldr	r2, [pc, #20]	@ (80004ec <_sbrk+0x64>)
 80004d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004da:	68fb      	ldr	r3, [r7, #12]
}
 80004dc:	4618      	mov	r0, r3
 80004de:	3718      	adds	r7, #24
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20005000 	.word	0x20005000
 80004e8:	00000400 	.word	0x00000400
 80004ec:	200000e4 	.word	0x200000e4
 80004f0:	20000348 	.word	0x20000348

080004f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000500:	f7ff fff8 	bl	80004f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000504:	480b      	ldr	r0, [pc, #44]	@ (8000534 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000506:	490c      	ldr	r1, [pc, #48]	@ (8000538 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000508:	4a0c      	ldr	r2, [pc, #48]	@ (800053c <LoopFillZerobss+0x16>)
  movs r3, #0
 800050a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800050c:	e002      	b.n	8000514 <LoopCopyDataInit>

0800050e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800050e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000512:	3304      	adds	r3, #4

08000514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000518:	d3f9      	bcc.n	800050e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800051a:	4a09      	ldr	r2, [pc, #36]	@ (8000540 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800051c:	4c09      	ldr	r4, [pc, #36]	@ (8000544 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800051e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000520:	e001      	b.n	8000526 <LoopFillZerobss>

08000522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000524:	3204      	adds	r2, #4

08000526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000528:	d3fb      	bcc.n	8000522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800052a:	f002 f837 	bl	800259c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800052e:	f7ff fe15 	bl	800015c <main>
  bx lr
 8000532:	4770      	bx	lr
  ldr r0, =_sdata
 8000534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000538:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800053c:	08003584 	.word	0x08003584
  ldr r2, =_sbss
 8000540:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000544:	20000348 	.word	0x20000348

08000548 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000548:	e7fe      	b.n	8000548 <ADC1_2_IRQHandler>
	...

0800054c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000550:	4b08      	ldr	r3, [pc, #32]	@ (8000574 <HAL_Init+0x28>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a07      	ldr	r2, [pc, #28]	@ (8000574 <HAL_Init+0x28>)
 8000556:	f043 0310 	orr.w	r3, r3, #16
 800055a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800055c:	2003      	movs	r0, #3
 800055e:	f000 f923 	bl	80007a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000562:	2000      	movs	r0, #0
 8000564:	f000 f808 	bl	8000578 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000568:	f7ff fee8 	bl	800033c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800056c:	2300      	movs	r3, #0
}
 800056e:	4618      	mov	r0, r3
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40022000 	.word	0x40022000

08000578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000580:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <HAL_InitTick+0x54>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	4b12      	ldr	r3, [pc, #72]	@ (80005d0 <HAL_InitTick+0x58>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	4619      	mov	r1, r3
 800058a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800058e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000592:	fbb2 f3f3 	udiv	r3, r2, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f000 f93b 	bl	8000812 <HAL_SYSTICK_Config>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005a2:	2301      	movs	r3, #1
 80005a4:	e00e      	b.n	80005c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b0f      	cmp	r3, #15
 80005aa:	d80a      	bhi.n	80005c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ac:	2200      	movs	r2, #0
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	f04f 30ff 	mov.w	r0, #4294967295
 80005b4:	f000 f903 	bl	80007be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b8:	4a06      	ldr	r2, [pc, #24]	@ (80005d4 <HAL_InitTick+0x5c>)
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005be:	2300      	movs	r3, #0
 80005c0:	e000      	b.n	80005c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005c2:	2301      	movs	r3, #1
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000000 	.word	0x20000000
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000004 	.word	0x20000004

080005d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005dc:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <HAL_IncTick+0x1c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	461a      	mov	r2, r3
 80005e2:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <HAL_IncTick+0x20>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4413      	add	r3, r2
 80005e8:	4a03      	ldr	r2, [pc, #12]	@ (80005f8 <HAL_IncTick+0x20>)
 80005ea:	6013      	str	r3, [r2, #0]
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	20000008 	.word	0x20000008
 80005f8:	200000e8 	.word	0x200000e8

080005fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000600:	4b02      	ldr	r3, [pc, #8]	@ (800060c <HAL_GetTick+0x10>)
 8000602:	681b      	ldr	r3, [r3, #0]
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	bc80      	pop	{r7}
 800060a:	4770      	bx	lr
 800060c:	200000e8 	.word	0x200000e8

08000610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f003 0307 	and.w	r3, r3, #7
 800061e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <__NVIC_SetPriorityGrouping+0x44>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000626:	68ba      	ldr	r2, [r7, #8]
 8000628:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800062c:	4013      	ands	r3, r2
 800062e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000638:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800063c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <__NVIC_SetPriorityGrouping+0x44>)
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	60d3      	str	r3, [r2, #12]
}
 8000648:	bf00      	nop
 800064a:	3714      	adds	r7, #20
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	e000ed00 	.word	0xe000ed00

08000658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800065c:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <__NVIC_GetPriorityGrouping+0x18>)
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	0a1b      	lsrs	r3, r3, #8
 8000662:	f003 0307 	and.w	r3, r3, #7
}
 8000666:	4618      	mov	r0, r3
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800067e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000682:	2b00      	cmp	r3, #0
 8000684:	db0b      	blt.n	800069e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	f003 021f 	and.w	r2, r3, #31
 800068c:	4906      	ldr	r1, [pc, #24]	@ (80006a8 <__NVIC_EnableIRQ+0x34>)
 800068e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000692:	095b      	lsrs	r3, r3, #5
 8000694:	2001      	movs	r0, #1
 8000696:	fa00 f202 	lsl.w	r2, r0, r2
 800069a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bc80      	pop	{r7}
 80006a6:	4770      	bx	lr
 80006a8:	e000e100 	.word	0xe000e100

080006ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	6039      	str	r1, [r7, #0]
 80006b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	db0a      	blt.n	80006d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	490c      	ldr	r1, [pc, #48]	@ (80006f8 <__NVIC_SetPriority+0x4c>)
 80006c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ca:	0112      	lsls	r2, r2, #4
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	440b      	add	r3, r1
 80006d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006d4:	e00a      	b.n	80006ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	4908      	ldr	r1, [pc, #32]	@ (80006fc <__NVIC_SetPriority+0x50>)
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	f003 030f 	and.w	r3, r3, #15
 80006e2:	3b04      	subs	r3, #4
 80006e4:	0112      	lsls	r2, r2, #4
 80006e6:	b2d2      	uxtb	r2, r2
 80006e8:	440b      	add	r3, r1
 80006ea:	761a      	strb	r2, [r3, #24]
}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000e100 	.word	0xe000e100
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000700:	b480      	push	{r7}
 8000702:	b089      	sub	sp, #36	@ 0x24
 8000704:	af00      	add	r7, sp, #0
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	60b9      	str	r1, [r7, #8]
 800070a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f003 0307 	and.w	r3, r3, #7
 8000712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000714:	69fb      	ldr	r3, [r7, #28]
 8000716:	f1c3 0307 	rsb	r3, r3, #7
 800071a:	2b04      	cmp	r3, #4
 800071c:	bf28      	it	cs
 800071e:	2304      	movcs	r3, #4
 8000720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	3304      	adds	r3, #4
 8000726:	2b06      	cmp	r3, #6
 8000728:	d902      	bls.n	8000730 <NVIC_EncodePriority+0x30>
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	3b03      	subs	r3, #3
 800072e:	e000      	b.n	8000732 <NVIC_EncodePriority+0x32>
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000734:	f04f 32ff 	mov.w	r2, #4294967295
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	43da      	mvns	r2, r3
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	401a      	ands	r2, r3
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000748:	f04f 31ff 	mov.w	r1, #4294967295
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	43d9      	mvns	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	4313      	orrs	r3, r2
         );
}
 800075a:	4618      	mov	r0, r3
 800075c:	3724      	adds	r7, #36	@ 0x24
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr

08000764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	3b01      	subs	r3, #1
 8000770:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000774:	d301      	bcc.n	800077a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000776:	2301      	movs	r3, #1
 8000778:	e00f      	b.n	800079a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800077a:	4a0a      	ldr	r2, [pc, #40]	@ (80007a4 <SysTick_Config+0x40>)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	3b01      	subs	r3, #1
 8000780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000782:	210f      	movs	r1, #15
 8000784:	f04f 30ff 	mov.w	r0, #4294967295
 8000788:	f7ff ff90 	bl	80006ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800078c:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <SysTick_Config+0x40>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000792:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <SysTick_Config+0x40>)
 8000794:	2207      	movs	r2, #7
 8000796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	e000e010 	.word	0xe000e010

080007a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff ff2d 	bl	8000610 <__NVIC_SetPriorityGrouping>
}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}

080007be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007be:	b580      	push	{r7, lr}
 80007c0:	b086      	sub	sp, #24
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	4603      	mov	r3, r0
 80007c6:	60b9      	str	r1, [r7, #8]
 80007c8:	607a      	str	r2, [r7, #4]
 80007ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007d0:	f7ff ff42 	bl	8000658 <__NVIC_GetPriorityGrouping>
 80007d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	68b9      	ldr	r1, [r7, #8]
 80007da:	6978      	ldr	r0, [r7, #20]
 80007dc:	f7ff ff90 	bl	8000700 <NVIC_EncodePriority>
 80007e0:	4602      	mov	r2, r0
 80007e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007e6:	4611      	mov	r1, r2
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff5f 	bl	80006ac <__NVIC_SetPriority>
}
 80007ee:	bf00      	nop
 80007f0:	3718      	adds	r7, #24
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b082      	sub	sp, #8
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff35 	bl	8000674 <__NVIC_EnableIRQ>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b082      	sub	sp, #8
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff ffa2 	bl	8000764 <SysTick_Config>
 8000820:	4603      	mov	r3, r0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}

0800082a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800082a:	b580      	push	{r7, lr}
 800082c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800082e:	f000 ffc7 	bl	80017c0 <HAL_SYSTICK_Callback>
}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000838:	b480      	push	{r7}
 800083a:	b08b      	sub	sp, #44	@ 0x2c
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000846:	2300      	movs	r3, #0
 8000848:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800084a:	e169      	b.n	8000b20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800084c:	2201      	movs	r2, #1
 800084e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	69fa      	ldr	r2, [r7, #28]
 800085c:	4013      	ands	r3, r2
 800085e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000860:	69ba      	ldr	r2, [r7, #24]
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	429a      	cmp	r2, r3
 8000866:	f040 8158 	bne.w	8000b1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ad8 <HAL_GPIO_Init+0x2a0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d05e      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
 8000874:	4a98      	ldr	r2, [pc, #608]	@ (8000ad8 <HAL_GPIO_Init+0x2a0>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d875      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 800087a:	4a98      	ldr	r2, [pc, #608]	@ (8000adc <HAL_GPIO_Init+0x2a4>)
 800087c:	4293      	cmp	r3, r2
 800087e:	d058      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
 8000880:	4a96      	ldr	r2, [pc, #600]	@ (8000adc <HAL_GPIO_Init+0x2a4>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d86f      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 8000886:	4a96      	ldr	r2, [pc, #600]	@ (8000ae0 <HAL_GPIO_Init+0x2a8>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d052      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
 800088c:	4a94      	ldr	r2, [pc, #592]	@ (8000ae0 <HAL_GPIO_Init+0x2a8>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d869      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 8000892:	4a94      	ldr	r2, [pc, #592]	@ (8000ae4 <HAL_GPIO_Init+0x2ac>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d04c      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
 8000898:	4a92      	ldr	r2, [pc, #584]	@ (8000ae4 <HAL_GPIO_Init+0x2ac>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d863      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 800089e:	4a92      	ldr	r2, [pc, #584]	@ (8000ae8 <HAL_GPIO_Init+0x2b0>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d046      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
 80008a4:	4a90      	ldr	r2, [pc, #576]	@ (8000ae8 <HAL_GPIO_Init+0x2b0>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d85d      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 80008aa:	2b12      	cmp	r3, #18
 80008ac:	d82a      	bhi.n	8000904 <HAL_GPIO_Init+0xcc>
 80008ae:	2b12      	cmp	r3, #18
 80008b0:	d859      	bhi.n	8000966 <HAL_GPIO_Init+0x12e>
 80008b2:	a201      	add	r2, pc, #4	@ (adr r2, 80008b8 <HAL_GPIO_Init+0x80>)
 80008b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b8:	08000933 	.word	0x08000933
 80008bc:	0800090d 	.word	0x0800090d
 80008c0:	0800091f 	.word	0x0800091f
 80008c4:	08000961 	.word	0x08000961
 80008c8:	08000967 	.word	0x08000967
 80008cc:	08000967 	.word	0x08000967
 80008d0:	08000967 	.word	0x08000967
 80008d4:	08000967 	.word	0x08000967
 80008d8:	08000967 	.word	0x08000967
 80008dc:	08000967 	.word	0x08000967
 80008e0:	08000967 	.word	0x08000967
 80008e4:	08000967 	.word	0x08000967
 80008e8:	08000967 	.word	0x08000967
 80008ec:	08000967 	.word	0x08000967
 80008f0:	08000967 	.word	0x08000967
 80008f4:	08000967 	.word	0x08000967
 80008f8:	08000967 	.word	0x08000967
 80008fc:	08000915 	.word	0x08000915
 8000900:	08000929 	.word	0x08000929
 8000904:	4a79      	ldr	r2, [pc, #484]	@ (8000aec <HAL_GPIO_Init+0x2b4>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d013      	beq.n	8000932 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800090a:	e02c      	b.n	8000966 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	623b      	str	r3, [r7, #32]
          break;
 8000912:	e029      	b.n	8000968 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	3304      	adds	r3, #4
 800091a:	623b      	str	r3, [r7, #32]
          break;
 800091c:	e024      	b.n	8000968 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	3308      	adds	r3, #8
 8000924:	623b      	str	r3, [r7, #32]
          break;
 8000926:	e01f      	b.n	8000968 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	330c      	adds	r3, #12
 800092e:	623b      	str	r3, [r7, #32]
          break;
 8000930:	e01a      	b.n	8000968 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	689b      	ldr	r3, [r3, #8]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d102      	bne.n	8000940 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093a:	2304      	movs	r3, #4
 800093c:	623b      	str	r3, [r7, #32]
          break;
 800093e:	e013      	b.n	8000968 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d105      	bne.n	8000954 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000948:	2308      	movs	r3, #8
 800094a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	611a      	str	r2, [r3, #16]
          break;
 8000952:	e009      	b.n	8000968 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000954:	2308      	movs	r3, #8
 8000956:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	69fa      	ldr	r2, [r7, #28]
 800095c:	615a      	str	r2, [r3, #20]
          break;
 800095e:	e003      	b.n	8000968 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
          break;
 8000964:	e000      	b.n	8000968 <HAL_GPIO_Init+0x130>
          break;
 8000966:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000968:	69bb      	ldr	r3, [r7, #24]
 800096a:	2bff      	cmp	r3, #255	@ 0xff
 800096c:	d801      	bhi.n	8000972 <HAL_GPIO_Init+0x13a>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	e001      	b.n	8000976 <HAL_GPIO_Init+0x13e>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3304      	adds	r3, #4
 8000976:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	2bff      	cmp	r3, #255	@ 0xff
 800097c:	d802      	bhi.n	8000984 <HAL_GPIO_Init+0x14c>
 800097e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	e002      	b.n	800098a <HAL_GPIO_Init+0x152>
 8000984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000986:	3b08      	subs	r3, #8
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	210f      	movs	r1, #15
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	fa01 f303 	lsl.w	r3, r1, r3
 8000998:	43db      	mvns	r3, r3
 800099a:	401a      	ands	r2, r3
 800099c:	6a39      	ldr	r1, [r7, #32]
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	431a      	orrs	r2, r3
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	f000 80b1 	beq.w	8000b1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009b8:	4b4d      	ldr	r3, [pc, #308]	@ (8000af0 <HAL_GPIO_Init+0x2b8>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	4a4c      	ldr	r2, [pc, #304]	@ (8000af0 <HAL_GPIO_Init+0x2b8>)
 80009be:	f043 0301 	orr.w	r3, r3, #1
 80009c2:	6193      	str	r3, [r2, #24]
 80009c4:	4b4a      	ldr	r3, [pc, #296]	@ (8000af0 <HAL_GPIO_Init+0x2b8>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	60bb      	str	r3, [r7, #8]
 80009ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009d0:	4a48      	ldr	r2, [pc, #288]	@ (8000af4 <HAL_GPIO_Init+0x2bc>)
 80009d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d4:	089b      	lsrs	r3, r3, #2
 80009d6:	3302      	adds	r3, #2
 80009d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e0:	f003 0303 	and.w	r3, r3, #3
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	220f      	movs	r2, #15
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	43db      	mvns	r3, r3
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	4013      	ands	r3, r2
 80009f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a40      	ldr	r2, [pc, #256]	@ (8000af8 <HAL_GPIO_Init+0x2c0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d013      	beq.n	8000a24 <HAL_GPIO_Init+0x1ec>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	4a3f      	ldr	r2, [pc, #252]	@ (8000afc <HAL_GPIO_Init+0x2c4>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d00d      	beq.n	8000a20 <HAL_GPIO_Init+0x1e8>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a3e      	ldr	r2, [pc, #248]	@ (8000b00 <HAL_GPIO_Init+0x2c8>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d007      	beq.n	8000a1c <HAL_GPIO_Init+0x1e4>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b04 <HAL_GPIO_Init+0x2cc>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d101      	bne.n	8000a18 <HAL_GPIO_Init+0x1e0>
 8000a14:	2303      	movs	r3, #3
 8000a16:	e006      	b.n	8000a26 <HAL_GPIO_Init+0x1ee>
 8000a18:	2304      	movs	r3, #4
 8000a1a:	e004      	b.n	8000a26 <HAL_GPIO_Init+0x1ee>
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	e002      	b.n	8000a26 <HAL_GPIO_Init+0x1ee>
 8000a20:	2301      	movs	r3, #1
 8000a22:	e000      	b.n	8000a26 <HAL_GPIO_Init+0x1ee>
 8000a24:	2300      	movs	r3, #0
 8000a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a28:	f002 0203 	and.w	r2, r2, #3
 8000a2c:	0092      	lsls	r2, r2, #2
 8000a2e:	4093      	lsls	r3, r2
 8000a30:	68fa      	ldr	r2, [r7, #12]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a36:	492f      	ldr	r1, [pc, #188]	@ (8000af4 <HAL_GPIO_Init+0x2bc>)
 8000a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3a:	089b      	lsrs	r3, r3, #2
 8000a3c:	3302      	adds	r3, #2
 8000a3e:	68fa      	ldr	r2, [r7, #12]
 8000a40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d006      	beq.n	8000a5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a50:	4b2d      	ldr	r3, [pc, #180]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a52:	689a      	ldr	r2, [r3, #8]
 8000a54:	492c      	ldr	r1, [pc, #176]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	608b      	str	r3, [r1, #8]
 8000a5c:	e006      	b.n	8000a6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a60:	689a      	ldr	r2, [r3, #8]
 8000a62:	69bb      	ldr	r3, [r7, #24]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	4928      	ldr	r1, [pc, #160]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a68:	4013      	ands	r3, r2
 8000a6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d006      	beq.n	8000a86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a78:	4b23      	ldr	r3, [pc, #140]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a7a:	68da      	ldr	r2, [r3, #12]
 8000a7c:	4922      	ldr	r1, [pc, #136]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	60cb      	str	r3, [r1, #12]
 8000a84:	e006      	b.n	8000a94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a86:	4b20      	ldr	r3, [pc, #128]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a88:	68da      	ldr	r2, [r3, #12]
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	491e      	ldr	r1, [pc, #120]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000a90:	4013      	ands	r3, r2
 8000a92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d006      	beq.n	8000aae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000aa2:	685a      	ldr	r2, [r3, #4]
 8000aa4:	4918      	ldr	r1, [pc, #96]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000aa6:	69bb      	ldr	r3, [r7, #24]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	604b      	str	r3, [r1, #4]
 8000aac:	e006      	b.n	8000abc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aae:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	4914      	ldr	r1, [pc, #80]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000ab8:	4013      	ands	r3, r2
 8000aba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d021      	beq.n	8000b0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	490e      	ldr	r1, [pc, #56]	@ (8000b08 <HAL_GPIO_Init+0x2d0>)
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	600b      	str	r3, [r1, #0]
 8000ad4:	e021      	b.n	8000b1a <HAL_GPIO_Init+0x2e2>
 8000ad6:	bf00      	nop
 8000ad8:	10320000 	.word	0x10320000
 8000adc:	10310000 	.word	0x10310000
 8000ae0:	10220000 	.word	0x10220000
 8000ae4:	10210000 	.word	0x10210000
 8000ae8:	10120000 	.word	0x10120000
 8000aec:	10110000 	.word	0x10110000
 8000af0:	40021000 	.word	0x40021000
 8000af4:	40010000 	.word	0x40010000
 8000af8:	40010800 	.word	0x40010800
 8000afc:	40010c00 	.word	0x40010c00
 8000b00:	40011000 	.word	0x40011000
 8000b04:	40011400 	.word	0x40011400
 8000b08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b3c <HAL_GPIO_Init+0x304>)
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	69bb      	ldr	r3, [r7, #24]
 8000b12:	43db      	mvns	r3, r3
 8000b14:	4909      	ldr	r1, [pc, #36]	@ (8000b3c <HAL_GPIO_Init+0x304>)
 8000b16:	4013      	ands	r3, r2
 8000b18:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b26:	fa22 f303 	lsr.w	r3, r2, r3
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	f47f ae8e 	bne.w	800084c <HAL_GPIO_Init+0x14>
  }
}
 8000b30:	bf00      	nop
 8000b32:	bf00      	nop
 8000b34:	372c      	adds	r7, #44	@ 0x2c
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bc80      	pop	{r7}
 8000b3a:	4770      	bx	lr
 8000b3c:	40010400 	.word	0x40010400

08000b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	460b      	mov	r3, r1
 8000b4a:	807b      	strh	r3, [r7, #2]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b50:	787b      	ldrb	r3, [r7, #1]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b56:	887a      	ldrh	r2, [r7, #2]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b5c:	e003      	b.n	8000b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b5e:	887b      	ldrh	r3, [r7, #2]
 8000b60:	041a      	lsls	r2, r3, #16
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	611a      	str	r2, [r3, #16]
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr

08000b70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b7a:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	4013      	ands	r3, r2
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d006      	beq.n	8000b94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b86:	4a05      	ldr	r2, [pc, #20]	@ (8000b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b88:	88fb      	ldrh	r3, [r7, #6]
 8000b8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f806 	bl	8000ba0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40010400 	.word	0x40010400

08000ba0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d101      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e272      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f000 8087 	beq.w	8000ce2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd4:	4b92      	ldr	r3, [pc, #584]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f003 030c 	and.w	r3, r3, #12
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d00c      	beq.n	8000bfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be0:	4b8f      	ldr	r3, [pc, #572]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 030c 	and.w	r3, r3, #12
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d112      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
 8000bec:	4b8c      	ldr	r3, [pc, #560]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bf8:	d10b      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfa:	4b89      	ldr	r3, [pc, #548]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d06c      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d168      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e24c      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c1a:	d106      	bne.n	8000c2a <HAL_RCC_OscConfig+0x76>
 8000c1c:	4b80      	ldr	r3, [pc, #512]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a7f      	ldr	r2, [pc, #508]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	e02e      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d10c      	bne.n	8000c4c <HAL_RCC_OscConfig+0x98>
 8000c32:	4b7b      	ldr	r3, [pc, #492]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a7a      	ldr	r2, [pc, #488]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	4b78      	ldr	r3, [pc, #480]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a77      	ldr	r2, [pc, #476]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	e01d      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c54:	d10c      	bne.n	8000c70 <HAL_RCC_OscConfig+0xbc>
 8000c56:	4b72      	ldr	r3, [pc, #456]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a71      	ldr	r2, [pc, #452]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b6f      	ldr	r3, [pc, #444]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a6e      	ldr	r2, [pc, #440]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c6c:	6013      	str	r3, [r2, #0]
 8000c6e:	e00b      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c70:	4b6b      	ldr	r3, [pc, #428]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a6a      	ldr	r2, [pc, #424]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b68      	ldr	r3, [pc, #416]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a67      	ldr	r2, [pc, #412]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d013      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c90:	f7ff fcb4 	bl	80005fc <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c98:	f7ff fcb0 	bl	80005fc <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b64      	cmp	r3, #100	@ 0x64
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e200      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	4b5d      	ldr	r3, [pc, #372]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d0f0      	beq.n	8000c98 <HAL_RCC_OscConfig+0xe4>
 8000cb6:	e014      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fca0 	bl	80005fc <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc0:	f7ff fc9c 	bl	80005fc <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b64      	cmp	r3, #100	@ 0x64
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e1ec      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cd2:	4b53      	ldr	r3, [pc, #332]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f0      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x10c>
 8000cde:	e000      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0302 	and.w	r3, r3, #2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d063      	beq.n	8000db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cee:	4b4c      	ldr	r3, [pc, #304]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f003 030c 	and.w	r3, r3, #12
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00b      	beq.n	8000d12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cfa:	4b49      	ldr	r3, [pc, #292]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	2b08      	cmp	r3, #8
 8000d04:	d11c      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
 8000d06:	4b46      	ldr	r3, [pc, #280]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d116      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d12:	4b43      	ldr	r3, [pc, #268]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d001      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e1c0      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	4939      	ldr	r1, [pc, #228]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3e:	e03a      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d020      	beq.n	8000d8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4e:	f7ff fc55 	bl	80005fc <HAL_GetTick>
 8000d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d56:	f7ff fc51 	bl	80005fc <HAL_GetTick>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e1a1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f003 0302 	and.w	r3, r3, #2
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d74:	4b2a      	ldr	r3, [pc, #168]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4927      	ldr	r1, [pc, #156]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	600b      	str	r3, [r1, #0]
 8000d88:	e015      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d8a:	4b26      	ldr	r3, [pc, #152]	@ (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d90:	f7ff fc34 	bl	80005fc <HAL_GetTick>
 8000d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d96:	e008      	b.n	8000daa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d98:	f7ff fc30 	bl	80005fc <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d901      	bls.n	8000daa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000da6:	2303      	movs	r3, #3
 8000da8:	e180      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000daa:	4b1d      	ldr	r3, [pc, #116]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1f0      	bne.n	8000d98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0308 	and.w	r3, r3, #8
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d03a      	beq.n	8000e38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d019      	beq.n	8000dfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dca:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd0:	f7ff fc14 	bl	80005fc <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dd8:	f7ff fc10 	bl	80005fc <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e160      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dea:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f0      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000df6:	2001      	movs	r0, #1
 8000df8:	f000 face 	bl	8001398 <RCC_Delay>
 8000dfc:	e01c      	b.n	8000e38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e04:	f7ff fbfa 	bl	80005fc <HAL_GetTick>
 8000e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0a:	e00f      	b.n	8000e2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fbf6 	bl	80005fc <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d908      	bls.n	8000e2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e146      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000
 8000e24:	42420000 	.word	0x42420000
 8000e28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e2c:	4b92      	ldr	r3, [pc, #584]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1e9      	bne.n	8000e0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f000 80a6 	beq.w	8000f92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10d      	bne.n	8000e72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	4b88      	ldr	r3, [pc, #544]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	69db      	ldr	r3, [r3, #28]
 8000e5a:	4a87      	ldr	r2, [pc, #540]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e60:	61d3      	str	r3, [r2, #28]
 8000e62:	4b85      	ldr	r3, [pc, #532]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e72:	4b82      	ldr	r3, [pc, #520]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d118      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e7e:	4b7f      	ldr	r3, [pc, #508]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a7e      	ldr	r2, [pc, #504]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fbb7 	bl	80005fc <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e92:	f7ff fbb3 	bl	80005fc <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b64      	cmp	r3, #100	@ 0x64
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e103      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea4:	4b75      	ldr	r3, [pc, #468]	@ (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d106      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x312>
 8000eb8:	4b6f      	ldr	r3, [pc, #444]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4a6e      	ldr	r2, [pc, #440]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	6213      	str	r3, [r2, #32]
 8000ec4:	e02d      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x334>
 8000ece:	4b6a      	ldr	r3, [pc, #424]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	6a1b      	ldr	r3, [r3, #32]
 8000ed2:	4a69      	ldr	r2, [pc, #420]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	6213      	str	r3, [r2, #32]
 8000eda:	4b67      	ldr	r3, [pc, #412]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	4a66      	ldr	r2, [pc, #408]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ee0:	f023 0304 	bic.w	r3, r3, #4
 8000ee4:	6213      	str	r3, [r2, #32]
 8000ee6:	e01c      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d10c      	bne.n	8000f0a <HAL_RCC_OscConfig+0x356>
 8000ef0:	4b61      	ldr	r3, [pc, #388]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	4a60      	ldr	r2, [pc, #384]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	4b5e      	ldr	r3, [pc, #376]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	4a5d      	ldr	r2, [pc, #372]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6213      	str	r3, [r2, #32]
 8000f08:	e00b      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000f0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	4a5a      	ldr	r2, [pc, #360]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f023 0301 	bic.w	r3, r3, #1
 8000f14:	6213      	str	r3, [r2, #32]
 8000f16:	4b58      	ldr	r3, [pc, #352]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a57      	ldr	r2, [pc, #348]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0304 	bic.w	r3, r3, #4
 8000f20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d015      	beq.n	8000f56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb67 	bl	80005fc <HAL_GetTick>
 8000f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f30:	e00a      	b.n	8000f48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f32:	f7ff fb63 	bl	80005fc <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e0b1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f48:	4b4b      	ldr	r3, [pc, #300]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0ee      	beq.n	8000f32 <HAL_RCC_OscConfig+0x37e>
 8000f54:	e014      	b.n	8000f80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f56:	f7ff fb51 	bl	80005fc <HAL_GetTick>
 8000f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f5c:	e00a      	b.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fb4d 	bl	80005fc <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d901      	bls.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f70:	2303      	movs	r3, #3
 8000f72:	e09b      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f74:	4b40      	ldr	r3, [pc, #256]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1ee      	bne.n	8000f5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d105      	bne.n	8000f92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f86:	4b3c      	ldr	r3, [pc, #240]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	4a3b      	ldr	r2, [pc, #236]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 8087 	beq.w	80010aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f9c:	4b36      	ldr	r3, [pc, #216]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d061      	beq.n	800106c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d146      	bne.n	800103e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb0:	4b33      	ldr	r3, [pc, #204]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fb21 	bl	80005fc <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fbe:	f7ff fb1d 	bl	80005fc <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e06d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd0:	4b29      	ldr	r3, [pc, #164]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f0      	bne.n	8000fbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fe4:	d108      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fe6:	4b24      	ldr	r3, [pc, #144]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	4921      	ldr	r1, [pc, #132]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a19      	ldr	r1, [r3, #32]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	430b      	orrs	r3, r1
 800100a:	491b      	ldr	r1, [pc, #108]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	4313      	orrs	r3, r2
 800100e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001010:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001012:	2201      	movs	r2, #1
 8001014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff faf1 	bl	80005fc <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800101e:	f7ff faed 	bl	80005fc <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e03d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x46a>
 800103c:	e035      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800103e:	4b10      	ldr	r3, [pc, #64]	@ (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001044:	f7ff fada 	bl	80005fc <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104c:	f7ff fad6 	bl	80005fc <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e026      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x498>
 800106a:	e01e      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d107      	bne.n	8001084 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e019      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8001078:	40021000 	.word	0x40021000
 800107c:	40007000 	.word	0x40007000
 8001080:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001084:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <HAL_RCC_OscConfig+0x500>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	429a      	cmp	r2, r3
 8001096:	d106      	bne.n	80010a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000

080010b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0d0      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d910      	bls.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b67      	ldr	r3, [pc, #412]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 0207 	bic.w	r2, r3, #7
 80010e2:	4965      	ldr	r1, [pc, #404]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b63      	ldr	r3, [pc, #396]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e0b8      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d020      	beq.n	800114a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001114:	4b59      	ldr	r3, [pc, #356]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	4a58      	ldr	r2, [pc, #352]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800111e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800112c:	4b53      	ldr	r3, [pc, #332]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	4a52      	ldr	r2, [pc, #328]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001136:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001138:	4b50      	ldr	r3, [pc, #320]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	494d      	ldr	r1, [pc, #308]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	4313      	orrs	r3, r2
 8001148:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d040      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	4b47      	ldr	r3, [pc, #284]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d115      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e07f      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b41      	ldr	r3, [pc, #260]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e073      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3d      	ldr	r3, [pc, #244]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e06b      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4936      	ldr	r1, [pc, #216]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a8:	f7ff fa28 	bl	80005fc <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fa24 	bl	80005fc <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e053      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2d      	ldr	r3, [pc, #180]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b27      	ldr	r3, [pc, #156]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d210      	bcs.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 0207 	bic.w	r2, r3, #7
 80011ee:	4922      	ldr	r1, [pc, #136]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f6:	4b20      	ldr	r3, [pc, #128]	@ (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d001      	beq.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e032      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4916      	ldr	r1, [pc, #88]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	4313      	orrs	r3, r2
 8001224:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b00      	cmp	r3, #0
 8001230:	d009      	beq.n	8001246 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	490e      	ldr	r1, [pc, #56]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001246:	f000 f821 	bl	800128c <HAL_RCC_GetSysClockFreq>
 800124a:	4602      	mov	r2, r0
 800124c:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	490a      	ldr	r1, [pc, #40]	@ (8001280 <HAL_RCC_ClockConfig+0x1c8>)
 8001258:	5ccb      	ldrb	r3, [r1, r3]
 800125a:	fa22 f303 	lsr.w	r3, r2, r3
 800125e:	4a09      	ldr	r2, [pc, #36]	@ (8001284 <HAL_RCC_ClockConfig+0x1cc>)
 8001260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <HAL_RCC_ClockConfig+0x1d0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f986 	bl	8000578 <HAL_InitTick>

  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40022000 	.word	0x40022000
 800127c:	40021000 	.word	0x40021000
 8001280:	080034e8 	.word	0x080034e8
 8001284:	20000000 	.word	0x20000000
 8001288:	20000004 	.word	0x20000004

0800128c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d002      	beq.n	80012bc <HAL_RCC_GetSysClockFreq+0x30>
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d003      	beq.n	80012c2 <HAL_RCC_GetSysClockFreq+0x36>
 80012ba:	e027      	b.n	800130c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012bc:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012be:	613b      	str	r3, [r7, #16]
      break;
 80012c0:	e027      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	0c9b      	lsrs	r3, r3, #18
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	4a17      	ldr	r2, [pc, #92]	@ (8001328 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012cc:	5cd3      	ldrb	r3, [r2, r3]
 80012ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d010      	beq.n	80012fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012da:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	0c5b      	lsrs	r3, r3, #17
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	4a11      	ldr	r2, [pc, #68]	@ (800132c <HAL_RCC_GetSysClockFreq+0xa0>)
 80012e6:	5cd3      	ldrb	r3, [r2, r3]
 80012e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012ee:	fb03 f202 	mul.w	r2, r3, r2
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	e004      	b.n	8001306 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001330 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	613b      	str	r3, [r7, #16]
      break;
 800130a:	e002      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800130c:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 800130e:	613b      	str	r3, [r7, #16]
      break;
 8001310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001312:	693b      	ldr	r3, [r7, #16]
}
 8001314:	4618      	mov	r0, r3
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	007a1200 	.word	0x007a1200
 8001328:	08003500 	.word	0x08003500
 800132c:	08003510 	.word	0x08003510
 8001330:	003d0900 	.word	0x003d0900

08001334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001338:	4b02      	ldr	r3, [pc, #8]	@ (8001344 <HAL_RCC_GetHCLKFreq+0x10>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr
 8001344:	20000000 	.word	0x20000000

08001348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800134c:	f7ff fff2 	bl	8001334 <HAL_RCC_GetHCLKFreq>
 8001350:	4602      	mov	r2, r0
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	0a1b      	lsrs	r3, r3, #8
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	4903      	ldr	r1, [pc, #12]	@ (800136c <HAL_RCC_GetPCLK1Freq+0x24>)
 800135e:	5ccb      	ldrb	r3, [r1, r3]
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001364:	4618      	mov	r0, r3
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40021000 	.word	0x40021000
 800136c:	080034f8 	.word	0x080034f8

08001370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001374:	f7ff ffde 	bl	8001334 <HAL_RCC_GetHCLKFreq>
 8001378:	4602      	mov	r2, r0
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	0adb      	lsrs	r3, r3, #11
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	4903      	ldr	r1, [pc, #12]	@ (8001394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001386:	5ccb      	ldrb	r3, [r1, r3]
 8001388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800138c:	4618      	mov	r0, r3
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40021000 	.word	0x40021000
 8001394:	080034f8 	.word	0x080034f8

08001398 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <RCC_Delay+0x34>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0a      	ldr	r2, [pc, #40]	@ (80013d0 <RCC_Delay+0x38>)
 80013a6:	fba2 2303 	umull	r2, r3, r2, r3
 80013aa:	0a5b      	lsrs	r3, r3, #9
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013b4:	bf00      	nop
  }
  while (Delay --);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	1e5a      	subs	r2, r3, #1
 80013ba:	60fa      	str	r2, [r7, #12]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1f9      	bne.n	80013b4 <RCC_Delay+0x1c>
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	20000000 	.word	0x20000000
 80013d0:	10624dd3 	.word	0x10624dd3

080013d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e042      	b.n	800146c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7fe ffd0 	bl	80003a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2224      	movs	r2, #36	@ 0x24
 8001404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	68da      	ldr	r2, [r3, #12]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f82b 	bl	8001474 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	691a      	ldr	r2, [r3, #16]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800142c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	695a      	ldr	r2, [r3, #20]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800143c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800144c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2220      	movs	r2, #32
 8001458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2220      	movs	r2, #32
 8001460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	431a      	orrs	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80014ae:	f023 030c 	bic.w	r3, r3, #12
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	68b9      	ldr	r1, [r7, #8]
 80014b8:	430b      	orrs	r3, r1
 80014ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699a      	ldr	r2, [r3, #24]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001588 <UART_SetConfig+0x114>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d103      	bne.n	80014e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80014dc:	f7ff ff48 	bl	8001370 <HAL_RCC_GetPCLK2Freq>
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	e002      	b.n	80014ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80014e4:	f7ff ff30 	bl	8001348 <HAL_RCC_GetPCLK1Freq>
 80014e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	009a      	lsls	r2, r3, #2
 80014f4:	441a      	add	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001500:	4a22      	ldr	r2, [pc, #136]	@ (800158c <UART_SetConfig+0x118>)
 8001502:	fba2 2303 	umull	r2, r3, r2, r3
 8001506:	095b      	lsrs	r3, r3, #5
 8001508:	0119      	lsls	r1, r3, #4
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	4613      	mov	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	009a      	lsls	r2, r3, #2
 8001514:	441a      	add	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001520:	4b1a      	ldr	r3, [pc, #104]	@ (800158c <UART_SetConfig+0x118>)
 8001522:	fba3 0302 	umull	r0, r3, r3, r2
 8001526:	095b      	lsrs	r3, r3, #5
 8001528:	2064      	movs	r0, #100	@ 0x64
 800152a:	fb00 f303 	mul.w	r3, r0, r3
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	011b      	lsls	r3, r3, #4
 8001532:	3332      	adds	r3, #50	@ 0x32
 8001534:	4a15      	ldr	r2, [pc, #84]	@ (800158c <UART_SetConfig+0x118>)
 8001536:	fba2 2303 	umull	r2, r3, r2, r3
 800153a:	095b      	lsrs	r3, r3, #5
 800153c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001540:	4419      	add	r1, r3
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	009a      	lsls	r2, r3, #2
 800154c:	441a      	add	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	fbb2 f2f3 	udiv	r2, r2, r3
 8001558:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <UART_SetConfig+0x118>)
 800155a:	fba3 0302 	umull	r0, r3, r3, r2
 800155e:	095b      	lsrs	r3, r3, #5
 8001560:	2064      	movs	r0, #100	@ 0x64
 8001562:	fb00 f303 	mul.w	r3, r0, r3
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	011b      	lsls	r3, r3, #4
 800156a:	3332      	adds	r3, #50	@ 0x32
 800156c:	4a07      	ldr	r2, [pc, #28]	@ (800158c <UART_SetConfig+0x118>)
 800156e:	fba2 2303 	umull	r2, r3, r2, r3
 8001572:	095b      	lsrs	r3, r3, #5
 8001574:	f003 020f 	and.w	r2, r3, #15
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	440a      	add	r2, r1
 800157e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001580:	bf00      	nop
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40013800 	.word	0x40013800
 800158c:	51eb851f 	.word	0x51eb851f

08001590 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b085      	sub	sp, #20
 8001594:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8001596:	b672      	cpsid	i
 8001598:	4b4a      	ldr	r3, [pc, #296]	@ (80016c4 <app_init+0x134>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a4a      	ldr	r2, [pc, #296]	@ (80016c8 <app_init+0x138>)
 800159e:	213f      	movs	r1, #63	@ 0x3f
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 ff2f 	bl	8002404 <sniprintf>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a48      	ldr	r2, [pc, #288]	@ (80016cc <app_init+0x13c>)
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	4b45      	ldr	r3, [pc, #276]	@ (80016c4 <app_init+0x134>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f000 f9f7 	bl	80019a4 <logger_log_print_>
 80015b6:	b662      	cpsie	i
	LOGGER_LOG("%s is running - Tick [mS] = %lu\r\n", GET_NAME(app_init), HAL_GetTick());
 80015b8:	b672      	cpsid	i
 80015ba:	4b42      	ldr	r3, [pc, #264]	@ (80016c4 <app_init+0x134>)
 80015bc:	681c      	ldr	r4, [r3, #0]
 80015be:	f7ff f81d 	bl	80005fc <HAL_GetTick>
 80015c2:	4603      	mov	r3, r0
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	4b42      	ldr	r3, [pc, #264]	@ (80016d0 <app_init+0x140>)
 80015c8:	4a42      	ldr	r2, [pc, #264]	@ (80016d4 <app_init+0x144>)
 80015ca:	213f      	movs	r1, #63	@ 0x3f
 80015cc:	4620      	mov	r0, r4
 80015ce:	f000 ff19 	bl	8002404 <sniprintf>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4a3d      	ldr	r2, [pc, #244]	@ (80016cc <app_init+0x13c>)
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	4b3a      	ldr	r3, [pc, #232]	@ (80016c4 <app_init+0x134>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f9e1 	bl	80019a4 <logger_log_print_>
 80015e2:	b662      	cpsie	i

	LOGGER_LOG(p_sys);
 80015e4:	b672      	cpsid	i
 80015e6:	4b37      	ldr	r3, [pc, #220]	@ (80016c4 <app_init+0x134>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a3b      	ldr	r2, [pc, #236]	@ (80016d8 <app_init+0x148>)
 80015ec:	6812      	ldr	r2, [r2, #0]
 80015ee:	213f      	movs	r1, #63	@ 0x3f
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 ff07 	bl	8002404 <sniprintf>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a34      	ldr	r2, [pc, #208]	@ (80016cc <app_init+0x13c>)
 80015fa:	6013      	str	r3, [r2, #0]
 80015fc:	4b31      	ldr	r3, [pc, #196]	@ (80016c4 <app_init+0x134>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f000 f9cf 	bl	80019a4 <logger_log_print_>
 8001606:	b662      	cpsie	i
	LOGGER_LOG(p_app);
 8001608:	b672      	cpsid	i
 800160a:	4b2e      	ldr	r3, [pc, #184]	@ (80016c4 <app_init+0x134>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a33      	ldr	r2, [pc, #204]	@ (80016dc <app_init+0x14c>)
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	213f      	movs	r1, #63	@ 0x3f
 8001614:	4618      	mov	r0, r3
 8001616:	f000 fef5 	bl	8002404 <sniprintf>
 800161a:	4603      	mov	r3, r0
 800161c:	4a2b      	ldr	r2, [pc, #172]	@ (80016cc <app_init+0x13c>)
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b28      	ldr	r3, [pc, #160]	@ (80016c4 <app_init+0x134>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f9bd 	bl	80019a4 <logger_log_print_>
 800162a:	b662      	cpsie	i

	g_app_cnt = G_APP_CNT_INI;
 800162c:	4b2c      	ldr	r3, [pc, #176]	@ (80016e0 <app_init+0x150>)
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]

	/* Print out: Application execution counter */
	LOGGER_LOG(" %s = %lu\r\n", GET_NAME(g_app_cnt), g_app_cnt);
 8001632:	b672      	cpsid	i
 8001634:	4b23      	ldr	r3, [pc, #140]	@ (80016c4 <app_init+0x134>)
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	4b29      	ldr	r3, [pc, #164]	@ (80016e0 <app_init+0x150>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <app_init+0x154>)
 8001640:	4a29      	ldr	r2, [pc, #164]	@ (80016e8 <app_init+0x158>)
 8001642:	213f      	movs	r1, #63	@ 0x3f
 8001644:	f000 fede 	bl	8002404 <sniprintf>
 8001648:	4603      	mov	r3, r0
 800164a:	4a20      	ldr	r2, [pc, #128]	@ (80016cc <app_init+0x13c>)
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <app_init+0x134>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f9a6 	bl	80019a4 <logger_log_print_>
 8001658:	b662      	cpsie	i

	/* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	e012      	b.n	8001686 <app_init+0xf6>
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 8001660:	4922      	ldr	r1, [pc, #136]	@ (80016ec <app_init+0x15c>)
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	4613      	mov	r3, r2
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4413      	add	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	440b      	add	r3, r1
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2200      	movs	r2, #0
 8001672:	4610      	mov	r0, r2
 8001674:	4798      	blx	r3

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 8001676:	4a1e      	ldr	r2, [pc, #120]	@ (80016f0 <app_init+0x160>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2100      	movs	r1, #0
 800167c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3301      	adds	r3, #1
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0e9      	beq.n	8001660 <app_init+0xd0>
	}

	cycle_counter_init();
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <app_init+0x164>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4a18      	ldr	r2, [pc, #96]	@ (80016f4 <app_init+0x164>)
 8001692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001696:	60d3      	str	r3, [r2, #12]
 8001698:	4b17      	ldr	r3, [pc, #92]	@ (80016f8 <app_init+0x168>)
 800169a:	2200      	movs	r2, #0
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <app_init+0x168>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a15      	ldr	r2, [pc, #84]	@ (80016f8 <app_init+0x168>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6013      	str	r3, [r2, #0]

	__asm("CPSID i");	/* disable interrupts*/
 80016aa:	b672      	cpsid	i
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <app_init+0x16c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
	g_task_test_tick_cnt = G_APP_TICK_CNT_INI;
 80016b2:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <app_init+0x170>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts*/
 80016b8:	b662      	cpsie	i
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd90      	pop	{r4, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	08003520 	.word	0x08003520
 80016c8:	080033b8 	.word	0x080033b8
 80016cc:	20000140 	.word	0x20000140
 80016d0:	080033bc 	.word	0x080033bc
 80016d4:	080033c8 	.word	0x080033c8
 80016d8:	2000000c 	.word	0x2000000c
 80016dc:	20000010 	.word	0x20000010
 80016e0:	200000ec 	.word	0x200000ec
 80016e4:	080033ec 	.word	0x080033ec
 80016e8:	080033f8 	.word	0x080033f8
 80016ec:	08003514 	.word	0x08003514
 80016f0:	200000f8 	.word	0x200000f8
 80016f4:	e000edf0 	.word	0xe000edf0
 80016f8:	e0001000 	.word	0xe0001000
 80016fc:	200000f4 	.word	0x200000f4
 8001700:	2000014c 	.word	0x2000014c

08001704 <app_update>:

void app_update(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
	uint32_t index;
	uint32_t cycle_counter_time_us;

	/* Check if it's time to run tasks */
	if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 800170a:	4b25      	ldr	r3, [pc, #148]	@ (80017a0 <app_update+0x9c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d041      	beq.n	8001796 <app_update+0x92>
    {
    	g_app_tick_cnt--;
 8001712:	4b23      	ldr	r3, [pc, #140]	@ (80017a0 <app_update+0x9c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	3b01      	subs	r3, #1
 8001718:	4a21      	ldr	r2, [pc, #132]	@ (80017a0 <app_update+0x9c>)
 800171a:	6013      	str	r3, [r2, #0]

    	/* Update App Counter */
    	g_app_cnt++;
 800171c:	4b21      	ldr	r3, [pc, #132]	@ (80017a4 <app_update+0xa0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	3301      	adds	r3, #1
 8001722:	4a20      	ldr	r2, [pc, #128]	@ (80017a4 <app_update+0xa0>)
 8001724:	6013      	str	r3, [r2, #0]
    	g_app_time_us = 0;
 8001726:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <app_update+0xa4>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]

    	/* Go through the task arrays */
    	for (index = 0; TASK_QTY > index; index++)
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	e02e      	b.n	8001790 <app_update+0x8c>
    	{
			cycle_counter_reset();
 8001732:	4b1e      	ldr	r3, [pc, #120]	@ (80017ac <app_update+0xa8>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 8001738:	491d      	ldr	r1, [pc, #116]	@ (80017b0 <app_update+0xac>)
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	3304      	adds	r3, #4
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2200      	movs	r2, #0
 800174c:	4610      	mov	r0, r2
 800174e:	4798      	blx	r3

			cycle_counter_time_us = cycle_counter_time_us();
 8001750:	4b16      	ldr	r3, [pc, #88]	@ (80017ac <app_update+0xa8>)
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <app_update+0xb0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4917      	ldr	r1, [pc, #92]	@ (80017b8 <app_update+0xb4>)
 800175a:	fba1 1303 	umull	r1, r3, r1, r3
 800175e:	0c9b      	lsrs	r3, r3, #18
 8001760:	fbb2 f3f3 	udiv	r3, r2, r3
 8001764:	603b      	str	r3, [r7, #0]

			/* Update variables */
	    	g_app_time_us += cycle_counter_time_us;
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <app_update+0xa4>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	4413      	add	r3, r2
 800176e:	4a0e      	ldr	r2, [pc, #56]	@ (80017a8 <app_update+0xa4>)
 8001770:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 8001772:	4a12      	ldr	r2, [pc, #72]	@ (80017bc <app_update+0xb8>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d904      	bls.n	800178a <app_update+0x86>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 8001780:	490e      	ldr	r1, [pc, #56]	@ (80017bc <app_update+0xb8>)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	for (index = 0; TASK_QTY > index; index++)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3301      	adds	r3, #1
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0cd      	beq.n	8001732 <app_update+0x2e>
			}
	    }
    }
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200000f4 	.word	0x200000f4
 80017a4:	200000ec 	.word	0x200000ec
 80017a8:	200000f0 	.word	0x200000f0
 80017ac:	e0001000 	.word	0xe0001000
 80017b0:	08003514 	.word	0x08003514
 80017b4:	20000000 	.word	0x20000000
 80017b8:	431bde83 	.word	0x431bde83
 80017bc:	200000f8 	.word	0x200000f8

080017c0 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
	g_app_tick_cnt++;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <HAL_SYSTICK_Callback+0x20>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	3301      	adds	r3, #1
 80017ca:	4a05      	ldr	r2, [pc, #20]	@ (80017e0 <HAL_SYSTICK_Callback+0x20>)
 80017cc:	6013      	str	r3, [r2, #0]

	g_task_test_tick_cnt++;
 80017ce:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <HAL_SYSTICK_Callback+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	3301      	adds	r3, #1
 80017d4:	4a03      	ldr	r2, [pc, #12]	@ (80017e4 <HAL_SYSTICK_Callback+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	200000f4 	.word	0x200000f4
 80017e4:	2000014c 	.word	0x2000014c

080017e8 <displayInit>:
static void displayDataBusWrite( uint8_t dataByte );
static void displayCodeWrite( bool type, uint8_t dataBus );

//=====[Implementations of public functions]===================================
void displayInit( displayConnection_t connection )
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
    display.connection = connection;
 80017f2:	4a1e      	ldr	r2, [pc, #120]	@ (800186c <displayInit+0x84>)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	7013      	strb	r3, [r2, #0]

    initial8BitCommunicationIsCompleted = false;
 80017f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <displayInit+0x88>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]

    //delay( 50 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80017fe:	2130      	movs	r1, #48	@ 0x30
 8001800:	2000      	movs	r0, #0
 8001802:	f000 f897 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    //delay( 5 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001806:	2130      	movs	r1, #48	@ 0x30
 8001808:	2000      	movs	r0, #0
 800180a:	f000 f893 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    //delay( 1 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800180e:	2130      	movs	r1, #48	@ 0x30
 8001810:	2000      	movs	r0, #0
 8001812:	f000 f88f 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    //delay( 1 );

    switch( display.connection ) {
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <displayInit+0x84>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d006      	beq.n	800182c <displayInit+0x44>
 800181e:	2b01      	cmp	r3, #1
 8001820:	d110      	bne.n	8001844 <displayInit+0x5c>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001822:	2138      	movs	r1, #56	@ 0x38
 8001824:	2000      	movs	r0, #0
 8001826:	f000 f885 	bl	8001934 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_8BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            //delay( 1 );
        break;
 800182a:	e00b      	b.n	8001844 <displayInit+0x5c>

        case DISPLAY_CONNECTION_GPIO_4BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800182c:	2120      	movs	r1, #32
 800182e:	2000      	movs	r0, #0
 8001830:	f000 f880 	bl	8001934 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS );
            //delay( 1 );

            initial8BitCommunicationIsCompleted = true;
 8001834:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <displayInit+0x88>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]

            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800183a:	2128      	movs	r1, #40	@ 0x28
 800183c:	2000      	movs	r0, #0
 800183e:	f000 f879 	bl	8001934 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            //delay( 1 );
        break;
 8001842:	bf00      	nop
    }

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001844:	2108      	movs	r1, #8
 8001846:	2000      	movs	r0, #0
 8001848:	f000 f874 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    //delay( 1 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800184c:	2101      	movs	r1, #1
 800184e:	2000      	movs	r0, #0
 8001850:	f000 f870 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_CLEAR_DISPLAY );
    //delay( 1 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001854:	2106      	movs	r1, #6
 8001856:	2000      	movs	r0, #0
 8001858:	f000 f86c 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_ENTRY_MODE_SET |
                      DISPLAY_IR_ENTRY_MODE_SET_INCREMENT |
                      DISPLAY_IR_ENTRY_MODE_SET_NO_SHIFT );
    //delay( 1 );

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800185c:	210c      	movs	r1, #12
 800185e:	2000      	movs	r0, #0
 8001860:	f000 f868 	bl	8001934 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_ON |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    //delay( 1 );
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200000fc 	.word	0x200000fc
 8001870:	200000fd 	.word	0x200000fd

08001874 <displayCharPositionWrite>:

void displayCharPositionWrite( uint8_t charPositionX, uint8_t charPositionY )
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	460a      	mov	r2, r1
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	4613      	mov	r3, r2
 8001882:	71bb      	strb	r3, [r7, #6]
    switch( charPositionY ) {
 8001884:	79bb      	ldrb	r3, [r7, #6]
 8001886:	2b03      	cmp	r3, #3
 8001888:	d83a      	bhi.n	8001900 <displayCharPositionWrite+0x8c>
 800188a:	a201      	add	r2, pc, #4	@ (adr r2, 8001890 <displayCharPositionWrite+0x1c>)
 800188c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001890:	080018a1 	.word	0x080018a1
 8001894:	080018b3 	.word	0x080018b3
 8001898:	080018cd 	.word	0x080018cd
 800189c:	080018e7 	.word	0x080018e7
        case 0:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4619      	mov	r1, r3
 80018aa:	2000      	movs	r0, #0
 80018ac:	f000 f842 	bl	8001934 <displayCodeWrite>
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE1_FIRST_CHARACTER_ADDRESS +
                                charPositionX ) );
            //delay( 1 );
        break;
 80018b0:	e026      	b.n	8001900 <displayCharPositionWrite+0x8c>

        case 1:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE2_FIRST_CHARACTER_ADDRESS +
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	3340      	adds	r3, #64	@ 0x40
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 80018ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018be:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4619      	mov	r1, r3
 80018c4:	2000      	movs	r0, #0
 80018c6:	f000 f835 	bl	8001934 <displayCodeWrite>
                                charPositionX ) );
            //delay( 1 );
        break;
 80018ca:	e019      	b.n	8001900 <displayCharPositionWrite+0x8c>

        case 2:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE3_FIRST_CHARACTER_ADDRESS +
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	3314      	adds	r3, #20
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 80018d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018d8:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4619      	mov	r1, r3
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 f828 	bl	8001934 <displayCodeWrite>
                                charPositionX ) );
            //delay( 1 );
        break;
 80018e4:	e00c      	b.n	8001900 <displayCharPositionWrite+0x8c>

        case 3:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE4_FIRST_CHARACTER_ADDRESS +
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	3354      	adds	r3, #84	@ 0x54
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 80018ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018f2:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	4619      	mov	r1, r3
 80018f8:	2000      	movs	r0, #0
 80018fa:	f000 f81b 	bl	8001934 <displayCodeWrite>
                                charPositionX ) );
            //delay( 1 );
        break;
 80018fe:	bf00      	nop
    }
}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <displayStringWrite>:

void displayStringWrite( const char * str )
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001910:	e007      	b.n	8001922 <displayStringWrite+0x1a>
        displayCodeWrite(DISPLAY_RS_DATA, *str++);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	4619      	mov	r1, r3
 800191c:	2001      	movs	r0, #1
 800191e:	f000 f809 	bl	8001934 <displayCodeWrite>
    while (*str) {
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f3      	bne.n	8001912 <displayStringWrite+0xa>
    }
}
 800192a:	bf00      	nop
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <displayCodeWrite>:

//=====[Implementations of private functions]==================================
static void displayCodeWrite( bool type, uint8_t dataBus )
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	460a      	mov	r2, r1
 800193e:	71fb      	strb	r3, [r7, #7]
 8001940:	4613      	mov	r3, r2
 8001942:	71bb      	strb	r3, [r7, #6]
    if ( type == DISPLAY_RS_INSTRUCTION )
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f083 0301 	eor.w	r3, r3, #1
 800194a:	b2db      	uxtb	r3, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <displayCodeWrite+0x26>
        displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_INSTRUCTION );
 8001950:	2100      	movs	r1, #0
 8001952:	2004      	movs	r0, #4
 8001954:	f000 f811 	bl	800197a <displayPinWrite>
 8001958:	e003      	b.n	8001962 <displayCodeWrite+0x2e>
	else
        displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_DATA );
 800195a:	2101      	movs	r1, #1
 800195c:	2004      	movs	r0, #4
 800195e:	f000 f80c 	bl	800197a <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_RW, DISPLAY_RW_WRITE );
 8001962:	2100      	movs	r1, #0
 8001964:	2005      	movs	r0, #5
 8001966:	f000 f808 	bl	800197a <displayPinWrite>
    displayDataBusWrite( dataBus );
 800196a:	79bb      	ldrb	r3, [r7, #6]
 800196c:	4618      	mov	r0, r3
 800196e:	f000 f80f 	bl	8001990 <displayDataBusWrite>
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <displayPinWrite>:

static void displayPinWrite(uint8_t pinName, int value)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	4603      	mov	r3, r0
 8001982:	6039      	str	r1, [r7, #0]
 8001984:	71fb      	strb	r3, [r7, #7]
    (void)pinName;
    (void)value;
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <displayDataBusWrite>:


static void displayDataBusWrite(uint8_t dataBus)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
    (void)dataBus;
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	printf(msg);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 fd17 	bl	80023e0 <iprintf>
	fflush(stdout);
 80019b2:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <logger_log_print_+0x24>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 fc3b 	bl	8002234 <fflush>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000030 	.word	0x20000030

080019cc <task_test_init>:
uint32_t g_task_test_cnt;
volatile uint32_t g_task_test_tick_cnt;

/********************** external functions definition ************************/
void task_test_init(void *parameters)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af02      	add	r7, sp, #8
 80019d2:	6078      	str	r0, [r7, #4]
	task_test_dta_t 	*p_task_test_dta;
	uint32_t			tick;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_test_init), p_task_test);
 80019d4:	b672      	cpsid	i
 80019d6:	4b37      	ldr	r3, [pc, #220]	@ (8001ab4 <task_test_init+0xe8>)
 80019d8:	6818      	ldr	r0, [r3, #0]
 80019da:	4b37      	ldr	r3, [pc, #220]	@ (8001ab8 <task_test_init+0xec>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	4b36      	ldr	r3, [pc, #216]	@ (8001abc <task_test_init+0xf0>)
 80019e2:	4a37      	ldr	r2, [pc, #220]	@ (8001ac0 <task_test_init+0xf4>)
 80019e4:	213f      	movs	r1, #63	@ 0x3f
 80019e6:	f000 fd0d 	bl	8002404 <sniprintf>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4a35      	ldr	r2, [pc, #212]	@ (8001ac4 <task_test_init+0xf8>)
 80019ee:	6013      	str	r3, [r2, #0]
 80019f0:	4b30      	ldr	r3, [pc, #192]	@ (8001ab4 <task_test_init+0xe8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ffd5 	bl	80019a4 <logger_log_print_>
 80019fa:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_test), p_task_test_);
 80019fc:	b672      	cpsid	i
 80019fe:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab4 <task_test_init+0xe8>)
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <task_test_init+0xfc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	4b30      	ldr	r3, [pc, #192]	@ (8001acc <task_test_init+0x100>)
 8001a0a:	4a31      	ldr	r2, [pc, #196]	@ (8001ad0 <task_test_init+0x104>)
 8001a0c:	213f      	movs	r1, #63	@ 0x3f
 8001a0e:	f000 fcf9 	bl	8002404 <sniprintf>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a2b      	ldr	r2, [pc, #172]	@ (8001ac4 <task_test_init+0xf8>)
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <task_test_init+0xe8>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ffc1 	bl	80019a4 <logger_log_print_>
 8001a22:	b662      	cpsie	i

	g_task_test_cnt = G_TASK_TEST_CNT_INIT;
 8001a24:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad4 <task_test_init+0x108>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_test_cnt), g_task_test_cnt);
 8001a2a:	b672      	cpsid	i
 8001a2c:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <task_test_init+0xe8>)
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	4b28      	ldr	r3, [pc, #160]	@ (8001ad4 <task_test_init+0x108>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <task_test_init+0x10c>)
 8001a38:	4a28      	ldr	r2, [pc, #160]	@ (8001adc <task_test_init+0x110>)
 8001a3a:	213f      	movs	r1, #63	@ 0x3f
 8001a3c:	f000 fce2 	bl	8002404 <sniprintf>
 8001a40:	4603      	mov	r3, r0
 8001a42:	4a20      	ldr	r2, [pc, #128]	@ (8001ac4 <task_test_init+0xf8>)
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <task_test_init+0xe8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ffaa 	bl	80019a4 <logger_log_print_>
 8001a50:	b662      	cpsie	i

	/* Update Task Test Configuration & Data Pointer */
	p_task_test_dta = &task_test_dta;
 8001a52:	4b23      	ldr	r3, [pc, #140]	@ (8001ae0 <task_test_init+0x114>)
 8001a54:	60fb      	str	r3, [r7, #12]

	tick = p_task_test_dta->tick;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	60bb      	str	r3, [r7, #8]
	LOGGER_LOG("   %s = %lu", GET_NAME(tick), (uint32_t)tick);
 8001a5c:	b672      	cpsid	i
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <task_test_init+0xe8>)
 8001a60:	6818      	ldr	r0, [r3, #0]
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae4 <task_test_init+0x118>)
 8001a68:	4a1f      	ldr	r2, [pc, #124]	@ (8001ae8 <task_test_init+0x11c>)
 8001a6a:	213f      	movs	r1, #63	@ 0x3f
 8001a6c:	f000 fcca 	bl	8002404 <sniprintf>
 8001a70:	4603      	mov	r3, r0
 8001a72:	4a14      	ldr	r2, [pc, #80]	@ (8001ac4 <task_test_init+0xf8>)
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <task_test_init+0xe8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ff92 	bl	80019a4 <logger_log_print_>
 8001a80:	b662      	cpsie	i

    displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8001a82:	2000      	movs	r0, #0
 8001a84:	f7ff feb0 	bl	80017e8 <displayInit>

    displayCharPositionWrite(0, 0);
 8001a88:	2100      	movs	r1, #0
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fef2 	bl	8001874 <displayCharPositionWrite>
	displayStringWrite("TdSE Bienvenidos");
 8001a90:	4816      	ldr	r0, [pc, #88]	@ (8001aec <task_test_init+0x120>)
 8001a92:	f7ff ff39 	bl	8001908 <displayStringWrite>

	displayCharPositionWrite(0, 1);
 8001a96:	2101      	movs	r1, #1
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f7ff feeb 	bl	8001874 <displayCharPositionWrite>
	displayStringWrite("Test Nro: ");
 8001a9e:	4814      	ldr	r0, [pc, #80]	@ (8001af0 <task_test_init+0x124>)
 8001aa0:	f7ff ff32 	bl	8001908 <displayStringWrite>

	g_task_test_tick_cnt = G_TASK_TEST_TICK_CNT_INI;
 8001aa4:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <task_test_init+0x128>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	08003520 	.word	0x08003520
 8001ab8:	20000014 	.word	0x20000014
 8001abc:	0800344c 	.word	0x0800344c
 8001ac0:	0800345c 	.word	0x0800345c
 8001ac4:	20000140 	.word	0x20000140
 8001ac8:	20000018 	.word	0x20000018
 8001acc:	08003474 	.word	0x08003474
 8001ad0:	08003480 	.word	0x08003480
 8001ad4:	20000148 	.word	0x20000148
 8001ad8:	08003490 	.word	0x08003490
 8001adc:	080034a0 	.word	0x080034a0
 8001ae0:	20000144 	.word	0x20000144
 8001ae4:	080034b0 	.word	0x080034b0
 8001ae8:	080034b8 	.word	0x080034b8
 8001aec:	080034c4 	.word	0x080034c4
 8001af0:	080034d8 	.word	0x080034d8
 8001af4:	2000014c 	.word	0x2000014c

08001af8 <task_test_update>:

void task_test_update(void *parameters)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	task_test_dta_t *p_task_test_dta;
	bool b_time_update_required = false;
 8001b00:	2300      	movs	r3, #0
 8001b02:	75fb      	strb	r3, [r7, #23]
	char test_str[8];

	/* Update Task Test Counter */
	g_task_test_cnt++;
 8001b04:	4b27      	ldr	r3, [pc, #156]	@ (8001ba4 <task_test_update+0xac>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	4a26      	ldr	r2, [pc, #152]	@ (8001ba4 <task_test_update+0xac>)
 8001b0c:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_test_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 8001b0e:	b672      	cpsid	i
    if (G_TASK_TEST_TICK_CNT_INI < g_task_test_tick_cnt)
 8001b10:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <task_test_update+0xb0>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <task_test_update+0x2e>
    {
    	g_task_test_tick_cnt--;
 8001b18:	4b23      	ldr	r3, [pc, #140]	@ (8001ba8 <task_test_update+0xb0>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <task_test_update+0xb0>)
 8001b20:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8001b22:	2301      	movs	r3, #1
 8001b24:	75fb      	strb	r3, [r7, #23]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8001b26:	b662      	cpsie	i

    while (b_time_update_required)
 8001b28:	e034      	b.n	8001b94 <task_test_update+0x9c>
    {
    	/* Update Task Test Configuration & Data Pointer */
    	p_task_test_dta = &task_test_dta;
 8001b2a:	4b20      	ldr	r3, [pc, #128]	@ (8001bac <task_test_update+0xb4>)
 8001b2c:	613b      	str	r3, [r7, #16]

    	if (DEL_TEST_XX_MIN < p_task_test_dta->tick)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d005      	beq.n	8001b42 <task_test_update+0x4a>
		{
			p_task_test_dta->tick--;
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	1e5a      	subs	r2, r3, #1
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	e018      	b.n	8001b74 <task_test_update+0x7c>
		}
		else
		{
			p_task_test_dta->tick = DEL_TEST_XX_MAX ;
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b48:	601a      	str	r2, [r3, #0]

			snprintf(test_str, sizeof(test_str), "%lu", (g_task_test_cnt/1000ul));
 8001b4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ba4 <task_test_update+0xac>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a18      	ldr	r2, [pc, #96]	@ (8001bb0 <task_test_update+0xb8>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	099b      	lsrs	r3, r3, #6
 8001b56:	f107 0008 	add.w	r0, r7, #8
 8001b5a:	4a16      	ldr	r2, [pc, #88]	@ (8001bb4 <task_test_update+0xbc>)
 8001b5c:	2108      	movs	r1, #8
 8001b5e:	f000 fc51 	bl	8002404 <sniprintf>
			displayCharPositionWrite(10, 1);
 8001b62:	2101      	movs	r1, #1
 8001b64:	200a      	movs	r0, #10
 8001b66:	f7ff fe85 	bl	8001874 <displayCharPositionWrite>
			displayStringWrite(test_str);
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff feca 	bl	8001908 <displayStringWrite>
		}

    	/* Protect shared resource (g_task_test_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 8001b74:	b672      	cpsid	i
		if (G_TASK_TEST_TICK_CNT_INI < g_task_test_tick_cnt)
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <task_test_update+0xb0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d007      	beq.n	8001b8e <task_test_update+0x96>
		{
			g_task_test_tick_cnt--;
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba8 <task_test_update+0xb0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <task_test_update+0xb0>)
 8001b86:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	75fb      	strb	r3, [r7, #23]
 8001b8c:	e001      	b.n	8001b92 <task_test_update+0x9a>
		}
		else
		{
			b_time_update_required = false;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	75fb      	strb	r3, [r7, #23]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8001b92:	b662      	cpsie	i
    while (b_time_update_required)
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1c7      	bne.n	8001b2a <task_test_update+0x32>
    }
}
 8001b9a:	bf00      	nop
 8001b9c:	bf00      	nop
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000148 	.word	0x20000148
 8001ba8:	2000014c 	.word	0x2000014c
 8001bac:	20000144 	.word	0x20000144
 8001bb0:	10624dd3 	.word	0x10624dd3
 8001bb4:	080034e4 	.word	0x080034e4

08001bb8 <findslot>:
 8001bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <findslot+0x2c>)
 8001bba:	b510      	push	{r4, lr}
 8001bbc:	4604      	mov	r4, r0
 8001bbe:	6818      	ldr	r0, [r3, #0]
 8001bc0:	b118      	cbz	r0, 8001bca <findslot+0x12>
 8001bc2:	6a03      	ldr	r3, [r0, #32]
 8001bc4:	b90b      	cbnz	r3, 8001bca <findslot+0x12>
 8001bc6:	f000 fbd5 	bl	8002374 <__sinit>
 8001bca:	2c13      	cmp	r4, #19
 8001bcc:	d807      	bhi.n	8001bde <findslot+0x26>
 8001bce:	4806      	ldr	r0, [pc, #24]	@ (8001be8 <findslot+0x30>)
 8001bd0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8001bd4:	3201      	adds	r2, #1
 8001bd6:	d002      	beq.n	8001bde <findslot+0x26>
 8001bd8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8001bdc:	bd10      	pop	{r4, pc}
 8001bde:	2000      	movs	r0, #0
 8001be0:	e7fc      	b.n	8001bdc <findslot+0x24>
 8001be2:	bf00      	nop
 8001be4:	20000030 	.word	0x20000030
 8001be8:	2000015c 	.word	0x2000015c

08001bec <error>:
 8001bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bee:	4604      	mov	r4, r0
 8001bf0:	f000 fcce 	bl	8002590 <__errno>
 8001bf4:	2613      	movs	r6, #19
 8001bf6:	4605      	mov	r5, r0
 8001bf8:	2700      	movs	r7, #0
 8001bfa:	4630      	mov	r0, r6
 8001bfc:	4639      	mov	r1, r7
 8001bfe:	beab      	bkpt	0x00ab
 8001c00:	4606      	mov	r6, r0
 8001c02:	4620      	mov	r0, r4
 8001c04:	602e      	str	r6, [r5, #0]
 8001c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001c08 <checkerror>:
 8001c08:	1c43      	adds	r3, r0, #1
 8001c0a:	d101      	bne.n	8001c10 <checkerror+0x8>
 8001c0c:	f7ff bfee 	b.w	8001bec <error>
 8001c10:	4770      	bx	lr

08001c12 <_swiread>:
 8001c12:	b530      	push	{r4, r5, lr}
 8001c14:	b085      	sub	sp, #20
 8001c16:	2406      	movs	r4, #6
 8001c18:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8001c1c:	9203      	str	r2, [sp, #12]
 8001c1e:	ad01      	add	r5, sp, #4
 8001c20:	4620      	mov	r0, r4
 8001c22:	4629      	mov	r1, r5
 8001c24:	beab      	bkpt	0x00ab
 8001c26:	4604      	mov	r4, r0
 8001c28:	4620      	mov	r0, r4
 8001c2a:	f7ff ffed 	bl	8001c08 <checkerror>
 8001c2e:	b005      	add	sp, #20
 8001c30:	bd30      	pop	{r4, r5, pc}

08001c32 <_read>:
 8001c32:	b570      	push	{r4, r5, r6, lr}
 8001c34:	460e      	mov	r6, r1
 8001c36:	4614      	mov	r4, r2
 8001c38:	f7ff ffbe 	bl	8001bb8 <findslot>
 8001c3c:	4605      	mov	r5, r0
 8001c3e:	b930      	cbnz	r0, 8001c4e <_read+0x1c>
 8001c40:	f000 fca6 	bl	8002590 <__errno>
 8001c44:	2309      	movs	r3, #9
 8001c46:	6003      	str	r3, [r0, #0]
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	bd70      	pop	{r4, r5, r6, pc}
 8001c4e:	4622      	mov	r2, r4
 8001c50:	4631      	mov	r1, r6
 8001c52:	6800      	ldr	r0, [r0, #0]
 8001c54:	f7ff ffdd 	bl	8001c12 <_swiread>
 8001c58:	1c43      	adds	r3, r0, #1
 8001c5a:	d0f5      	beq.n	8001c48 <_read+0x16>
 8001c5c:	686b      	ldr	r3, [r5, #4]
 8001c5e:	1a20      	subs	r0, r4, r0
 8001c60:	4403      	add	r3, r0
 8001c62:	606b      	str	r3, [r5, #4]
 8001c64:	e7f2      	b.n	8001c4c <_read+0x1a>

08001c66 <_swilseek>:
 8001c66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c68:	460c      	mov	r4, r1
 8001c6a:	4616      	mov	r6, r2
 8001c6c:	f7ff ffa4 	bl	8001bb8 <findslot>
 8001c70:	4605      	mov	r5, r0
 8001c72:	b940      	cbnz	r0, 8001c86 <_swilseek+0x20>
 8001c74:	f000 fc8c 	bl	8002590 <__errno>
 8001c78:	2309      	movs	r3, #9
 8001c7a:	6003      	str	r3, [r0, #0]
 8001c7c:	f04f 34ff 	mov.w	r4, #4294967295
 8001c80:	4620      	mov	r0, r4
 8001c82:	b003      	add	sp, #12
 8001c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c86:	2e02      	cmp	r6, #2
 8001c88:	d903      	bls.n	8001c92 <_swilseek+0x2c>
 8001c8a:	f000 fc81 	bl	8002590 <__errno>
 8001c8e:	2316      	movs	r3, #22
 8001c90:	e7f3      	b.n	8001c7a <_swilseek+0x14>
 8001c92:	2e01      	cmp	r6, #1
 8001c94:	d112      	bne.n	8001cbc <_swilseek+0x56>
 8001c96:	6843      	ldr	r3, [r0, #4]
 8001c98:	18e4      	adds	r4, r4, r3
 8001c9a:	d4f6      	bmi.n	8001c8a <_swilseek+0x24>
 8001c9c:	682b      	ldr	r3, [r5, #0]
 8001c9e:	260a      	movs	r6, #10
 8001ca0:	466f      	mov	r7, sp
 8001ca2:	e9cd 3400 	strd	r3, r4, [sp]
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	4639      	mov	r1, r7
 8001caa:	beab      	bkpt	0x00ab
 8001cac:	4606      	mov	r6, r0
 8001cae:	4630      	mov	r0, r6
 8001cb0:	f7ff ffaa 	bl	8001c08 <checkerror>
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	dbe1      	blt.n	8001c7c <_swilseek+0x16>
 8001cb8:	606c      	str	r4, [r5, #4]
 8001cba:	e7e1      	b.n	8001c80 <_swilseek+0x1a>
 8001cbc:	2e02      	cmp	r6, #2
 8001cbe:	6803      	ldr	r3, [r0, #0]
 8001cc0:	d1ec      	bne.n	8001c9c <_swilseek+0x36>
 8001cc2:	260c      	movs	r6, #12
 8001cc4:	466f      	mov	r7, sp
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	4630      	mov	r0, r6
 8001cca:	4639      	mov	r1, r7
 8001ccc:	beab      	bkpt	0x00ab
 8001cce:	4606      	mov	r6, r0
 8001cd0:	4630      	mov	r0, r6
 8001cd2:	f7ff ff99 	bl	8001c08 <checkerror>
 8001cd6:	1c43      	adds	r3, r0, #1
 8001cd8:	d0d0      	beq.n	8001c7c <_swilseek+0x16>
 8001cda:	4404      	add	r4, r0
 8001cdc:	e7de      	b.n	8001c9c <_swilseek+0x36>

08001cde <_lseek>:
 8001cde:	f7ff bfc2 	b.w	8001c66 <_swilseek>

08001ce2 <_swiwrite>:
 8001ce2:	b530      	push	{r4, r5, lr}
 8001ce4:	b085      	sub	sp, #20
 8001ce6:	2405      	movs	r4, #5
 8001ce8:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8001cec:	9203      	str	r2, [sp, #12]
 8001cee:	ad01      	add	r5, sp, #4
 8001cf0:	4620      	mov	r0, r4
 8001cf2:	4629      	mov	r1, r5
 8001cf4:	beab      	bkpt	0x00ab
 8001cf6:	4604      	mov	r4, r0
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f7ff ff85 	bl	8001c08 <checkerror>
 8001cfe:	b005      	add	sp, #20
 8001d00:	bd30      	pop	{r4, r5, pc}

08001d02 <_write>:
 8001d02:	b570      	push	{r4, r5, r6, lr}
 8001d04:	460e      	mov	r6, r1
 8001d06:	4615      	mov	r5, r2
 8001d08:	f7ff ff56 	bl	8001bb8 <findslot>
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	b930      	cbnz	r0, 8001d1e <_write+0x1c>
 8001d10:	f000 fc3e 	bl	8002590 <__errno>
 8001d14:	2309      	movs	r3, #9
 8001d16:	6003      	str	r3, [r0, #0]
 8001d18:	f04f 30ff 	mov.w	r0, #4294967295
 8001d1c:	bd70      	pop	{r4, r5, r6, pc}
 8001d1e:	462a      	mov	r2, r5
 8001d20:	4631      	mov	r1, r6
 8001d22:	6800      	ldr	r0, [r0, #0]
 8001d24:	f7ff ffdd 	bl	8001ce2 <_swiwrite>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	dbf5      	blt.n	8001d18 <_write+0x16>
 8001d2c:	6862      	ldr	r2, [r4, #4]
 8001d2e:	1ae8      	subs	r0, r5, r3
 8001d30:	4402      	add	r2, r0
 8001d32:	42ab      	cmp	r3, r5
 8001d34:	6062      	str	r2, [r4, #4]
 8001d36:	d1f1      	bne.n	8001d1c <_write+0x1a>
 8001d38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff bf55 	b.w	8001bec <error>

08001d42 <_swiclose>:
 8001d42:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001d44:	2402      	movs	r4, #2
 8001d46:	9001      	str	r0, [sp, #4]
 8001d48:	ad01      	add	r5, sp, #4
 8001d4a:	4620      	mov	r0, r4
 8001d4c:	4629      	mov	r1, r5
 8001d4e:	beab      	bkpt	0x00ab
 8001d50:	4604      	mov	r4, r0
 8001d52:	4620      	mov	r0, r4
 8001d54:	f7ff ff58 	bl	8001c08 <checkerror>
 8001d58:	b003      	add	sp, #12
 8001d5a:	bd30      	pop	{r4, r5, pc}

08001d5c <_close>:
 8001d5c:	b538      	push	{r3, r4, r5, lr}
 8001d5e:	4605      	mov	r5, r0
 8001d60:	f7ff ff2a 	bl	8001bb8 <findslot>
 8001d64:	4604      	mov	r4, r0
 8001d66:	b930      	cbnz	r0, 8001d76 <_close+0x1a>
 8001d68:	f000 fc12 	bl	8002590 <__errno>
 8001d6c:	2309      	movs	r3, #9
 8001d6e:	6003      	str	r3, [r0, #0]
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	bd38      	pop	{r3, r4, r5, pc}
 8001d76:	3d01      	subs	r5, #1
 8001d78:	2d01      	cmp	r5, #1
 8001d7a:	d809      	bhi.n	8001d90 <_close+0x34>
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <_close+0x40>)
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d104      	bne.n	8001d90 <_close+0x34>
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	6023      	str	r3, [r4, #0]
 8001d8e:	e7f1      	b.n	8001d74 <_close+0x18>
 8001d90:	6820      	ldr	r0, [r4, #0]
 8001d92:	f7ff ffd6 	bl	8001d42 <_swiclose>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	d0f5      	beq.n	8001d86 <_close+0x2a>
 8001d9a:	e7eb      	b.n	8001d74 <_close+0x18>
 8001d9c:	2000015c 	.word	0x2000015c

08001da0 <_swistat>:
 8001da0:	b570      	push	{r4, r5, r6, lr}
 8001da2:	460c      	mov	r4, r1
 8001da4:	f7ff ff08 	bl	8001bb8 <findslot>
 8001da8:	4605      	mov	r5, r0
 8001daa:	b930      	cbnz	r0, 8001dba <_swistat+0x1a>
 8001dac:	f000 fbf0 	bl	8002590 <__errno>
 8001db0:	2309      	movs	r3, #9
 8001db2:	6003      	str	r3, [r0, #0]
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	bd70      	pop	{r4, r5, r6, pc}
 8001dba:	6863      	ldr	r3, [r4, #4]
 8001dbc:	260c      	movs	r6, #12
 8001dbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dc2:	6063      	str	r3, [r4, #4]
 8001dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dc8:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001dca:	4630      	mov	r0, r6
 8001dcc:	4629      	mov	r1, r5
 8001dce:	beab      	bkpt	0x00ab
 8001dd0:	4605      	mov	r5, r0
 8001dd2:	4628      	mov	r0, r5
 8001dd4:	f7ff ff18 	bl	8001c08 <checkerror>
 8001dd8:	1c43      	adds	r3, r0, #1
 8001dda:	d0eb      	beq.n	8001db4 <_swistat+0x14>
 8001ddc:	6120      	str	r0, [r4, #16]
 8001dde:	2000      	movs	r0, #0
 8001de0:	e7ea      	b.n	8001db8 <_swistat+0x18>

08001de2 <_fstat>:
 8001de2:	460b      	mov	r3, r1
 8001de4:	b510      	push	{r4, lr}
 8001de6:	2100      	movs	r1, #0
 8001de8:	4604      	mov	r4, r0
 8001dea:	2258      	movs	r2, #88	@ 0x58
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 fb80 	bl	80024f2 <memset>
 8001df2:	4601      	mov	r1, r0
 8001df4:	4620      	mov	r0, r4
 8001df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001dfa:	f7ff bfd1 	b.w	8001da0 <_swistat>

08001dfe <_stat>:
 8001dfe:	b538      	push	{r3, r4, r5, lr}
 8001e00:	460d      	mov	r5, r1
 8001e02:	4604      	mov	r4, r0
 8001e04:	2258      	movs	r2, #88	@ 0x58
 8001e06:	2100      	movs	r1, #0
 8001e08:	4628      	mov	r0, r5
 8001e0a:	f000 fb72 	bl	80024f2 <memset>
 8001e0e:	4620      	mov	r0, r4
 8001e10:	2100      	movs	r1, #0
 8001e12:	f000 f811 	bl	8001e38 <_swiopen>
 8001e16:	1c43      	adds	r3, r0, #1
 8001e18:	4604      	mov	r4, r0
 8001e1a:	d00b      	beq.n	8001e34 <_stat+0x36>
 8001e1c:	686b      	ldr	r3, [r5, #4]
 8001e1e:	4629      	mov	r1, r5
 8001e20:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8001e24:	606b      	str	r3, [r5, #4]
 8001e26:	f7ff ffbb 	bl	8001da0 <_swistat>
 8001e2a:	4605      	mov	r5, r0
 8001e2c:	4620      	mov	r0, r4
 8001e2e:	f7ff ff95 	bl	8001d5c <_close>
 8001e32:	462c      	mov	r4, r5
 8001e34:	4620      	mov	r0, r4
 8001e36:	bd38      	pop	{r3, r4, r5, pc}

08001e38 <_swiopen>:
 8001e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e3c:	4682      	mov	sl, r0
 8001e3e:	460e      	mov	r6, r1
 8001e40:	2400      	movs	r4, #0
 8001e42:	4f28      	ldr	r7, [pc, #160]	@ (8001ee4 <_swiopen+0xac>)
 8001e44:	b096      	sub	sp, #88	@ 0x58
 8001e46:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8001e4a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8001e4e:	3301      	adds	r3, #1
 8001e50:	d00c      	beq.n	8001e6c <_swiopen+0x34>
 8001e52:	3401      	adds	r4, #1
 8001e54:	2c14      	cmp	r4, #20
 8001e56:	d1f6      	bne.n	8001e46 <_swiopen+0xe>
 8001e58:	f000 fb9a 	bl	8002590 <__errno>
 8001e5c:	2318      	movs	r3, #24
 8001e5e:	f04f 34ff 	mov.w	r4, #4294967295
 8001e62:	6003      	str	r3, [r0, #0]
 8001e64:	4620      	mov	r0, r4
 8001e66:	b016      	add	sp, #88	@ 0x58
 8001e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e6c:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8001e70:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8001e74:	46e9      	mov	r9, sp
 8001e76:	d109      	bne.n	8001e8c <_swiopen+0x54>
 8001e78:	4649      	mov	r1, r9
 8001e7a:	4650      	mov	r0, sl
 8001e7c:	f7ff ffbf 	bl	8001dfe <_stat>
 8001e80:	3001      	adds	r0, #1
 8001e82:	d003      	beq.n	8001e8c <_swiopen+0x54>
 8001e84:	f000 fb84 	bl	8002590 <__errno>
 8001e88:	2311      	movs	r3, #17
 8001e8a:	e7e8      	b.n	8001e5e <_swiopen+0x26>
 8001e8c:	f240 6301 	movw	r3, #1537	@ 0x601
 8001e90:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8001e94:	07b2      	lsls	r2, r6, #30
 8001e96:	bf48      	it	mi
 8001e98:	f045 0502 	orrmi.w	r5, r5, #2
 8001e9c:	421e      	tst	r6, r3
 8001e9e:	bf18      	it	ne
 8001ea0:	f045 0504 	orrne.w	r5, r5, #4
 8001ea4:	0733      	lsls	r3, r6, #28
 8001ea6:	bf48      	it	mi
 8001ea8:	f025 0504 	bicmi.w	r5, r5, #4
 8001eac:	4650      	mov	r0, sl
 8001eae:	bf48      	it	mi
 8001eb0:	f045 0508 	orrmi.w	r5, r5, #8
 8001eb4:	f8cd a000 	str.w	sl, [sp]
 8001eb8:	f7fe f948 	bl	800014c <strlen>
 8001ebc:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8001ec0:	2501      	movs	r5, #1
 8001ec2:	4628      	mov	r0, r5
 8001ec4:	4649      	mov	r1, r9
 8001ec6:	beab      	bkpt	0x00ab
 8001ec8:	4605      	mov	r5, r0
 8001eca:	2d00      	cmp	r5, #0
 8001ecc:	db05      	blt.n	8001eda <_swiopen+0xa2>
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 8001ed4:	4447      	add	r7, r8
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	e7c4      	b.n	8001e64 <_swiopen+0x2c>
 8001eda:	4628      	mov	r0, r5
 8001edc:	f7ff fe86 	bl	8001bec <error>
 8001ee0:	4604      	mov	r4, r0
 8001ee2:	e7bf      	b.n	8001e64 <_swiopen+0x2c>
 8001ee4:	2000015c 	.word	0x2000015c

08001ee8 <_get_semihosting_exts>:
 8001ee8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001eec:	4606      	mov	r6, r0
 8001eee:	460f      	mov	r7, r1
 8001ef0:	4829      	ldr	r0, [pc, #164]	@ (8001f98 <_get_semihosting_exts+0xb0>)
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4615      	mov	r5, r2
 8001ef6:	f7ff ff9f 	bl	8001e38 <_swiopen>
 8001efa:	4604      	mov	r4, r0
 8001efc:	462a      	mov	r2, r5
 8001efe:	2100      	movs	r1, #0
 8001f00:	4630      	mov	r0, r6
 8001f02:	f000 faf6 	bl	80024f2 <memset>
 8001f06:	1c63      	adds	r3, r4, #1
 8001f08:	d014      	beq.n	8001f34 <_get_semihosting_exts+0x4c>
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	f7ff fe54 	bl	8001bb8 <findslot>
 8001f10:	f04f 080c 	mov.w	r8, #12
 8001f14:	4681      	mov	r9, r0
 8001f16:	4640      	mov	r0, r8
 8001f18:	4649      	mov	r1, r9
 8001f1a:	beab      	bkpt	0x00ab
 8001f1c:	4680      	mov	r8, r0
 8001f1e:	4640      	mov	r0, r8
 8001f20:	f7ff fe72 	bl	8001c08 <checkerror>
 8001f24:	2803      	cmp	r0, #3
 8001f26:	dd02      	ble.n	8001f2e <_get_semihosting_exts+0x46>
 8001f28:	1ec3      	subs	r3, r0, #3
 8001f2a:	42ab      	cmp	r3, r5
 8001f2c:	dc07      	bgt.n	8001f3e <_get_semihosting_exts+0x56>
 8001f2e:	4620      	mov	r0, r4
 8001f30:	f7ff ff14 	bl	8001d5c <_close>
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295
 8001f38:	b003      	add	sp, #12
 8001f3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f3e:	2204      	movs	r2, #4
 8001f40:	4620      	mov	r0, r4
 8001f42:	eb0d 0102 	add.w	r1, sp, r2
 8001f46:	f7ff fe74 	bl	8001c32 <_read>
 8001f4a:	2803      	cmp	r0, #3
 8001f4c:	ddef      	ble.n	8001f2e <_get_semihosting_exts+0x46>
 8001f4e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001f52:	2b53      	cmp	r3, #83	@ 0x53
 8001f54:	d1eb      	bne.n	8001f2e <_get_semihosting_exts+0x46>
 8001f56:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001f5a:	2b48      	cmp	r3, #72	@ 0x48
 8001f5c:	d1e7      	bne.n	8001f2e <_get_semihosting_exts+0x46>
 8001f5e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001f62:	2b46      	cmp	r3, #70	@ 0x46
 8001f64:	d1e3      	bne.n	8001f2e <_get_semihosting_exts+0x46>
 8001f66:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001f6a:	2b42      	cmp	r3, #66	@ 0x42
 8001f6c:	d1df      	bne.n	8001f2e <_get_semihosting_exts+0x46>
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4639      	mov	r1, r7
 8001f72:	4620      	mov	r0, r4
 8001f74:	f7ff fe77 	bl	8001c66 <_swilseek>
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	dbd8      	blt.n	8001f2e <_get_semihosting_exts+0x46>
 8001f7c:	462a      	mov	r2, r5
 8001f7e:	4631      	mov	r1, r6
 8001f80:	4620      	mov	r0, r4
 8001f82:	f7ff fe56 	bl	8001c32 <_read>
 8001f86:	4605      	mov	r5, r0
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f7ff fee7 	bl	8001d5c <_close>
 8001f8e:	4628      	mov	r0, r5
 8001f90:	f7ff fe3a 	bl	8001c08 <checkerror>
 8001f94:	e7d0      	b.n	8001f38 <_get_semihosting_exts+0x50>
 8001f96:	bf00      	nop
 8001f98:	08003524 	.word	0x08003524

08001f9c <initialise_semihosting_exts>:
 8001f9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	4d09      	ldr	r5, [pc, #36]	@ (8001fc8 <initialise_semihosting_exts+0x2c>)
 8001fa4:	4c09      	ldr	r4, [pc, #36]	@ (8001fcc <initialise_semihosting_exts+0x30>)
 8001fa6:	a801      	add	r0, sp, #4
 8001fa8:	6029      	str	r1, [r5, #0]
 8001faa:	6022      	str	r2, [r4, #0]
 8001fac:	f7ff ff9c 	bl	8001ee8 <_get_semihosting_exts>
 8001fb0:	2800      	cmp	r0, #0
 8001fb2:	dd07      	ble.n	8001fc4 <initialise_semihosting_exts+0x28>
 8001fb4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001fb8:	f003 0201 	and.w	r2, r3, #1
 8001fbc:	f003 0302 	and.w	r3, r3, #2
 8001fc0:	602a      	str	r2, [r5, #0]
 8001fc2:	6023      	str	r3, [r4, #0]
 8001fc4:	b003      	add	sp, #12
 8001fc6:	bd30      	pop	{r4, r5, pc}
 8001fc8:	20000020 	.word	0x20000020
 8001fcc:	2000001c 	.word	0x2000001c

08001fd0 <_has_ext_stdout_stderr>:
 8001fd0:	b510      	push	{r4, lr}
 8001fd2:	4c04      	ldr	r4, [pc, #16]	@ (8001fe4 <_has_ext_stdout_stderr+0x14>)
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	da01      	bge.n	8001fde <_has_ext_stdout_stderr+0xe>
 8001fda:	f7ff ffdf 	bl	8001f9c <initialise_semihosting_exts>
 8001fde:	6820      	ldr	r0, [r4, #0]
 8001fe0:	bd10      	pop	{r4, pc}
 8001fe2:	bf00      	nop
 8001fe4:	2000001c 	.word	0x2000001c

08001fe8 <initialise_monitor_handles>:
 8001fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fec:	2303      	movs	r3, #3
 8001fee:	2400      	movs	r4, #0
 8001ff0:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 8002094 <initialise_monitor_handles+0xac>
 8001ff4:	b085      	sub	sp, #20
 8001ff6:	f8cd 9004 	str.w	r9, [sp, #4]
 8001ffa:	af01      	add	r7, sp, #4
 8001ffc:	9303      	str	r3, [sp, #12]
 8001ffe:	2501      	movs	r5, #1
 8002000:	9402      	str	r4, [sp, #8]
 8002002:	4628      	mov	r0, r5
 8002004:	4639      	mov	r1, r7
 8002006:	beab      	bkpt	0x00ab
 8002008:	4605      	mov	r5, r0
 800200a:	f04f 32ff 	mov.w	r2, #4294967295
 800200e:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8002098 <initialise_monitor_handles+0xb0>
 8002012:	4623      	mov	r3, r4
 8002014:	4c21      	ldr	r4, [pc, #132]	@ (800209c <initialise_monitor_handles+0xb4>)
 8002016:	f8c8 5000 	str.w	r5, [r8]
 800201a:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800201e:	3301      	adds	r3, #1
 8002020:	2b14      	cmp	r3, #20
 8002022:	d1fa      	bne.n	800201a <initialise_monitor_handles+0x32>
 8002024:	f7ff ffd4 	bl	8001fd0 <_has_ext_stdout_stderr>
 8002028:	4d1d      	ldr	r5, [pc, #116]	@ (80020a0 <initialise_monitor_handles+0xb8>)
 800202a:	b1d0      	cbz	r0, 8002062 <initialise_monitor_handles+0x7a>
 800202c:	f04f 0a03 	mov.w	sl, #3
 8002030:	2304      	movs	r3, #4
 8002032:	f8cd 9004 	str.w	r9, [sp, #4]
 8002036:	2601      	movs	r6, #1
 8002038:	f8cd a00c 	str.w	sl, [sp, #12]
 800203c:	9302      	str	r3, [sp, #8]
 800203e:	4630      	mov	r0, r6
 8002040:	4639      	mov	r1, r7
 8002042:	beab      	bkpt	0x00ab
 8002044:	4683      	mov	fp, r0
 8002046:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <initialise_monitor_handles+0xbc>)
 8002048:	f8cd 9004 	str.w	r9, [sp, #4]
 800204c:	f8c3 b000 	str.w	fp, [r3]
 8002050:	2308      	movs	r3, #8
 8002052:	f8cd a00c 	str.w	sl, [sp, #12]
 8002056:	9302      	str	r3, [sp, #8]
 8002058:	4630      	mov	r0, r6
 800205a:	4639      	mov	r1, r7
 800205c:	beab      	bkpt	0x00ab
 800205e:	4606      	mov	r6, r0
 8002060:	602e      	str	r6, [r5, #0]
 8002062:	2600      	movs	r6, #0
 8002064:	682b      	ldr	r3, [r5, #0]
 8002066:	6066      	str	r6, [r4, #4]
 8002068:	3301      	adds	r3, #1
 800206a:	bf02      	ittt	eq
 800206c:	4b0d      	ldreq	r3, [pc, #52]	@ (80020a4 <initialise_monitor_handles+0xbc>)
 800206e:	681b      	ldreq	r3, [r3, #0]
 8002070:	602b      	streq	r3, [r5, #0]
 8002072:	f8d8 3000 	ldr.w	r3, [r8]
 8002076:	6023      	str	r3, [r4, #0]
 8002078:	f7ff ffaa 	bl	8001fd0 <_has_ext_stdout_stderr>
 800207c:	b130      	cbz	r0, 800208c <initialise_monitor_handles+0xa4>
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <initialise_monitor_handles+0xbc>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8002086:	682b      	ldr	r3, [r5, #0]
 8002088:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800208c:	b005      	add	sp, #20
 800208e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002092:	bf00      	nop
 8002094:	0800353a 	.word	0x0800353a
 8002098:	20000158 	.word	0x20000158
 800209c:	2000015c 	.word	0x2000015c
 80020a0:	20000150 	.word	0x20000150
 80020a4:	20000154 	.word	0x20000154

080020a8 <_isatty>:
 80020a8:	b570      	push	{r4, r5, r6, lr}
 80020aa:	f7ff fd85 	bl	8001bb8 <findslot>
 80020ae:	2409      	movs	r4, #9
 80020b0:	4605      	mov	r5, r0
 80020b2:	b920      	cbnz	r0, 80020be <_isatty+0x16>
 80020b4:	f000 fa6c 	bl	8002590 <__errno>
 80020b8:	6004      	str	r4, [r0, #0]
 80020ba:	2000      	movs	r0, #0
 80020bc:	bd70      	pop	{r4, r5, r6, pc}
 80020be:	4620      	mov	r0, r4
 80020c0:	4629      	mov	r1, r5
 80020c2:	beab      	bkpt	0x00ab
 80020c4:	4604      	mov	r4, r0
 80020c6:	2c01      	cmp	r4, #1
 80020c8:	4620      	mov	r0, r4
 80020ca:	d0f7      	beq.n	80020bc <_isatty+0x14>
 80020cc:	f000 fa60 	bl	8002590 <__errno>
 80020d0:	2513      	movs	r5, #19
 80020d2:	4604      	mov	r4, r0
 80020d4:	2600      	movs	r6, #0
 80020d6:	4628      	mov	r0, r5
 80020d8:	4631      	mov	r1, r6
 80020da:	beab      	bkpt	0x00ab
 80020dc:	4605      	mov	r5, r0
 80020de:	6025      	str	r5, [r4, #0]
 80020e0:	e7eb      	b.n	80020ba <_isatty+0x12>
	...

080020e4 <__sflush_r>:
 80020e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80020e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ea:	0716      	lsls	r6, r2, #28
 80020ec:	4605      	mov	r5, r0
 80020ee:	460c      	mov	r4, r1
 80020f0:	d454      	bmi.n	800219c <__sflush_r+0xb8>
 80020f2:	684b      	ldr	r3, [r1, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	dc02      	bgt.n	80020fe <__sflush_r+0x1a>
 80020f8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	dd48      	ble.n	8002190 <__sflush_r+0xac>
 80020fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002100:	2e00      	cmp	r6, #0
 8002102:	d045      	beq.n	8002190 <__sflush_r+0xac>
 8002104:	2300      	movs	r3, #0
 8002106:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800210a:	682f      	ldr	r7, [r5, #0]
 800210c:	6a21      	ldr	r1, [r4, #32]
 800210e:	602b      	str	r3, [r5, #0]
 8002110:	d030      	beq.n	8002174 <__sflush_r+0x90>
 8002112:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002114:	89a3      	ldrh	r3, [r4, #12]
 8002116:	0759      	lsls	r1, r3, #29
 8002118:	d505      	bpl.n	8002126 <__sflush_r+0x42>
 800211a:	6863      	ldr	r3, [r4, #4]
 800211c:	1ad2      	subs	r2, r2, r3
 800211e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002120:	b10b      	cbz	r3, 8002126 <__sflush_r+0x42>
 8002122:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002124:	1ad2      	subs	r2, r2, r3
 8002126:	2300      	movs	r3, #0
 8002128:	4628      	mov	r0, r5
 800212a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800212c:	6a21      	ldr	r1, [r4, #32]
 800212e:	47b0      	blx	r6
 8002130:	1c43      	adds	r3, r0, #1
 8002132:	89a3      	ldrh	r3, [r4, #12]
 8002134:	d106      	bne.n	8002144 <__sflush_r+0x60>
 8002136:	6829      	ldr	r1, [r5, #0]
 8002138:	291d      	cmp	r1, #29
 800213a:	d82b      	bhi.n	8002194 <__sflush_r+0xb0>
 800213c:	4a28      	ldr	r2, [pc, #160]	@ (80021e0 <__sflush_r+0xfc>)
 800213e:	410a      	asrs	r2, r1
 8002140:	07d6      	lsls	r6, r2, #31
 8002142:	d427      	bmi.n	8002194 <__sflush_r+0xb0>
 8002144:	2200      	movs	r2, #0
 8002146:	6062      	str	r2, [r4, #4]
 8002148:	6922      	ldr	r2, [r4, #16]
 800214a:	04d9      	lsls	r1, r3, #19
 800214c:	6022      	str	r2, [r4, #0]
 800214e:	d504      	bpl.n	800215a <__sflush_r+0x76>
 8002150:	1c42      	adds	r2, r0, #1
 8002152:	d101      	bne.n	8002158 <__sflush_r+0x74>
 8002154:	682b      	ldr	r3, [r5, #0]
 8002156:	b903      	cbnz	r3, 800215a <__sflush_r+0x76>
 8002158:	6560      	str	r0, [r4, #84]	@ 0x54
 800215a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800215c:	602f      	str	r7, [r5, #0]
 800215e:	b1b9      	cbz	r1, 8002190 <__sflush_r+0xac>
 8002160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002164:	4299      	cmp	r1, r3
 8002166:	d002      	beq.n	800216e <__sflush_r+0x8a>
 8002168:	4628      	mov	r0, r5
 800216a:	f000 fa3f 	bl	80025ec <_free_r>
 800216e:	2300      	movs	r3, #0
 8002170:	6363      	str	r3, [r4, #52]	@ 0x34
 8002172:	e00d      	b.n	8002190 <__sflush_r+0xac>
 8002174:	2301      	movs	r3, #1
 8002176:	4628      	mov	r0, r5
 8002178:	47b0      	blx	r6
 800217a:	4602      	mov	r2, r0
 800217c:	1c50      	adds	r0, r2, #1
 800217e:	d1c9      	bne.n	8002114 <__sflush_r+0x30>
 8002180:	682b      	ldr	r3, [r5, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d0c6      	beq.n	8002114 <__sflush_r+0x30>
 8002186:	2b1d      	cmp	r3, #29
 8002188:	d001      	beq.n	800218e <__sflush_r+0xaa>
 800218a:	2b16      	cmp	r3, #22
 800218c:	d11d      	bne.n	80021ca <__sflush_r+0xe6>
 800218e:	602f      	str	r7, [r5, #0]
 8002190:	2000      	movs	r0, #0
 8002192:	e021      	b.n	80021d8 <__sflush_r+0xf4>
 8002194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002198:	b21b      	sxth	r3, r3
 800219a:	e01a      	b.n	80021d2 <__sflush_r+0xee>
 800219c:	690f      	ldr	r7, [r1, #16]
 800219e:	2f00      	cmp	r7, #0
 80021a0:	d0f6      	beq.n	8002190 <__sflush_r+0xac>
 80021a2:	0793      	lsls	r3, r2, #30
 80021a4:	bf18      	it	ne
 80021a6:	2300      	movne	r3, #0
 80021a8:	680e      	ldr	r6, [r1, #0]
 80021aa:	bf08      	it	eq
 80021ac:	694b      	ldreq	r3, [r1, #20]
 80021ae:	1bf6      	subs	r6, r6, r7
 80021b0:	600f      	str	r7, [r1, #0]
 80021b2:	608b      	str	r3, [r1, #8]
 80021b4:	2e00      	cmp	r6, #0
 80021b6:	ddeb      	ble.n	8002190 <__sflush_r+0xac>
 80021b8:	4633      	mov	r3, r6
 80021ba:	463a      	mov	r2, r7
 80021bc:	4628      	mov	r0, r5
 80021be:	6a21      	ldr	r1, [r4, #32]
 80021c0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80021c4:	47e0      	blx	ip
 80021c6:	2800      	cmp	r0, #0
 80021c8:	dc07      	bgt.n	80021da <__sflush_r+0xf6>
 80021ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021d2:	f04f 30ff 	mov.w	r0, #4294967295
 80021d6:	81a3      	strh	r3, [r4, #12]
 80021d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021da:	4407      	add	r7, r0
 80021dc:	1a36      	subs	r6, r6, r0
 80021de:	e7e9      	b.n	80021b4 <__sflush_r+0xd0>
 80021e0:	dfbffffe 	.word	0xdfbffffe

080021e4 <_fflush_r>:
 80021e4:	b538      	push	{r3, r4, r5, lr}
 80021e6:	690b      	ldr	r3, [r1, #16]
 80021e8:	4605      	mov	r5, r0
 80021ea:	460c      	mov	r4, r1
 80021ec:	b913      	cbnz	r3, 80021f4 <_fflush_r+0x10>
 80021ee:	2500      	movs	r5, #0
 80021f0:	4628      	mov	r0, r5
 80021f2:	bd38      	pop	{r3, r4, r5, pc}
 80021f4:	b118      	cbz	r0, 80021fe <_fflush_r+0x1a>
 80021f6:	6a03      	ldr	r3, [r0, #32]
 80021f8:	b90b      	cbnz	r3, 80021fe <_fflush_r+0x1a>
 80021fa:	f000 f8bb 	bl	8002374 <__sinit>
 80021fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f3      	beq.n	80021ee <_fflush_r+0xa>
 8002206:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002208:	07d0      	lsls	r0, r2, #31
 800220a:	d404      	bmi.n	8002216 <_fflush_r+0x32>
 800220c:	0599      	lsls	r1, r3, #22
 800220e:	d402      	bmi.n	8002216 <_fflush_r+0x32>
 8002210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002212:	f000 f9e8 	bl	80025e6 <__retarget_lock_acquire_recursive>
 8002216:	4628      	mov	r0, r5
 8002218:	4621      	mov	r1, r4
 800221a:	f7ff ff63 	bl	80020e4 <__sflush_r>
 800221e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002220:	4605      	mov	r5, r0
 8002222:	07da      	lsls	r2, r3, #31
 8002224:	d4e4      	bmi.n	80021f0 <_fflush_r+0xc>
 8002226:	89a3      	ldrh	r3, [r4, #12]
 8002228:	059b      	lsls	r3, r3, #22
 800222a:	d4e1      	bmi.n	80021f0 <_fflush_r+0xc>
 800222c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800222e:	f000 f9db 	bl	80025e8 <__retarget_lock_release_recursive>
 8002232:	e7dd      	b.n	80021f0 <_fflush_r+0xc>

08002234 <fflush>:
 8002234:	4601      	mov	r1, r0
 8002236:	b920      	cbnz	r0, 8002242 <fflush+0xe>
 8002238:	4a04      	ldr	r2, [pc, #16]	@ (800224c <fflush+0x18>)
 800223a:	4905      	ldr	r1, [pc, #20]	@ (8002250 <fflush+0x1c>)
 800223c:	4805      	ldr	r0, [pc, #20]	@ (8002254 <fflush+0x20>)
 800223e:	f000 b8b1 	b.w	80023a4 <_fwalk_sglue>
 8002242:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <fflush+0x24>)
 8002244:	6818      	ldr	r0, [r3, #0]
 8002246:	f7ff bfcd 	b.w	80021e4 <_fflush_r>
 800224a:	bf00      	nop
 800224c:	20000024 	.word	0x20000024
 8002250:	080021e5 	.word	0x080021e5
 8002254:	20000034 	.word	0x20000034
 8002258:	20000030 	.word	0x20000030

0800225c <std>:
 800225c:	2300      	movs	r3, #0
 800225e:	b510      	push	{r4, lr}
 8002260:	4604      	mov	r4, r0
 8002262:	e9c0 3300 	strd	r3, r3, [r0]
 8002266:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800226a:	6083      	str	r3, [r0, #8]
 800226c:	8181      	strh	r1, [r0, #12]
 800226e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002270:	81c2      	strh	r2, [r0, #14]
 8002272:	6183      	str	r3, [r0, #24]
 8002274:	4619      	mov	r1, r3
 8002276:	2208      	movs	r2, #8
 8002278:	305c      	adds	r0, #92	@ 0x5c
 800227a:	f000 f93a 	bl	80024f2 <memset>
 800227e:	4b0d      	ldr	r3, [pc, #52]	@ (80022b4 <std+0x58>)
 8002280:	6224      	str	r4, [r4, #32]
 8002282:	6263      	str	r3, [r4, #36]	@ 0x24
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <std+0x5c>)
 8002286:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002288:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <std+0x60>)
 800228a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800228c:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <std+0x64>)
 800228e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002290:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <std+0x68>)
 8002292:	429c      	cmp	r4, r3
 8002294:	d006      	beq.n	80022a4 <std+0x48>
 8002296:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800229a:	4294      	cmp	r4, r2
 800229c:	d002      	beq.n	80022a4 <std+0x48>
 800229e:	33d0      	adds	r3, #208	@ 0xd0
 80022a0:	429c      	cmp	r4, r3
 80022a2:	d105      	bne.n	80022b0 <std+0x54>
 80022a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80022a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022ac:	f000 b99a 	b.w	80025e4 <__retarget_lock_init_recursive>
 80022b0:	bd10      	pop	{r4, pc}
 80022b2:	bf00      	nop
 80022b4:	0800246d 	.word	0x0800246d
 80022b8:	0800248f 	.word	0x0800248f
 80022bc:	080024c7 	.word	0x080024c7
 80022c0:	080024eb 	.word	0x080024eb
 80022c4:	200001fc 	.word	0x200001fc

080022c8 <stdio_exit_handler>:
 80022c8:	4a02      	ldr	r2, [pc, #8]	@ (80022d4 <stdio_exit_handler+0xc>)
 80022ca:	4903      	ldr	r1, [pc, #12]	@ (80022d8 <stdio_exit_handler+0x10>)
 80022cc:	4803      	ldr	r0, [pc, #12]	@ (80022dc <stdio_exit_handler+0x14>)
 80022ce:	f000 b869 	b.w	80023a4 <_fwalk_sglue>
 80022d2:	bf00      	nop
 80022d4:	20000024 	.word	0x20000024
 80022d8:	080021e5 	.word	0x080021e5
 80022dc:	20000034 	.word	0x20000034

080022e0 <cleanup_stdio>:
 80022e0:	6841      	ldr	r1, [r0, #4]
 80022e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <cleanup_stdio+0x34>)
 80022e4:	b510      	push	{r4, lr}
 80022e6:	4299      	cmp	r1, r3
 80022e8:	4604      	mov	r4, r0
 80022ea:	d001      	beq.n	80022f0 <cleanup_stdio+0x10>
 80022ec:	f7ff ff7a 	bl	80021e4 <_fflush_r>
 80022f0:	68a1      	ldr	r1, [r4, #8]
 80022f2:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <cleanup_stdio+0x38>)
 80022f4:	4299      	cmp	r1, r3
 80022f6:	d002      	beq.n	80022fe <cleanup_stdio+0x1e>
 80022f8:	4620      	mov	r0, r4
 80022fa:	f7ff ff73 	bl	80021e4 <_fflush_r>
 80022fe:	68e1      	ldr	r1, [r4, #12]
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <cleanup_stdio+0x3c>)
 8002302:	4299      	cmp	r1, r3
 8002304:	d004      	beq.n	8002310 <cleanup_stdio+0x30>
 8002306:	4620      	mov	r0, r4
 8002308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800230c:	f7ff bf6a 	b.w	80021e4 <_fflush_r>
 8002310:	bd10      	pop	{r4, pc}
 8002312:	bf00      	nop
 8002314:	200001fc 	.word	0x200001fc
 8002318:	20000264 	.word	0x20000264
 800231c:	200002cc 	.word	0x200002cc

08002320 <global_stdio_init.part.0>:
 8002320:	b510      	push	{r4, lr}
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <global_stdio_init.part.0+0x30>)
 8002324:	4c0b      	ldr	r4, [pc, #44]	@ (8002354 <global_stdio_init.part.0+0x34>)
 8002326:	4a0c      	ldr	r2, [pc, #48]	@ (8002358 <global_stdio_init.part.0+0x38>)
 8002328:	4620      	mov	r0, r4
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	2104      	movs	r1, #4
 800232e:	2200      	movs	r2, #0
 8002330:	f7ff ff94 	bl	800225c <std>
 8002334:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002338:	2201      	movs	r2, #1
 800233a:	2109      	movs	r1, #9
 800233c:	f7ff ff8e 	bl	800225c <std>
 8002340:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002344:	2202      	movs	r2, #2
 8002346:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800234a:	2112      	movs	r1, #18
 800234c:	f7ff bf86 	b.w	800225c <std>
 8002350:	20000334 	.word	0x20000334
 8002354:	200001fc 	.word	0x200001fc
 8002358:	080022c9 	.word	0x080022c9

0800235c <__sfp_lock_acquire>:
 800235c:	4801      	ldr	r0, [pc, #4]	@ (8002364 <__sfp_lock_acquire+0x8>)
 800235e:	f000 b942 	b.w	80025e6 <__retarget_lock_acquire_recursive>
 8002362:	bf00      	nop
 8002364:	2000033d 	.word	0x2000033d

08002368 <__sfp_lock_release>:
 8002368:	4801      	ldr	r0, [pc, #4]	@ (8002370 <__sfp_lock_release+0x8>)
 800236a:	f000 b93d 	b.w	80025e8 <__retarget_lock_release_recursive>
 800236e:	bf00      	nop
 8002370:	2000033d 	.word	0x2000033d

08002374 <__sinit>:
 8002374:	b510      	push	{r4, lr}
 8002376:	4604      	mov	r4, r0
 8002378:	f7ff fff0 	bl	800235c <__sfp_lock_acquire>
 800237c:	6a23      	ldr	r3, [r4, #32]
 800237e:	b11b      	cbz	r3, 8002388 <__sinit+0x14>
 8002380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002384:	f7ff bff0 	b.w	8002368 <__sfp_lock_release>
 8002388:	4b04      	ldr	r3, [pc, #16]	@ (800239c <__sinit+0x28>)
 800238a:	6223      	str	r3, [r4, #32]
 800238c:	4b04      	ldr	r3, [pc, #16]	@ (80023a0 <__sinit+0x2c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1f5      	bne.n	8002380 <__sinit+0xc>
 8002394:	f7ff ffc4 	bl	8002320 <global_stdio_init.part.0>
 8002398:	e7f2      	b.n	8002380 <__sinit+0xc>
 800239a:	bf00      	nop
 800239c:	080022e1 	.word	0x080022e1
 80023a0:	20000334 	.word	0x20000334

080023a4 <_fwalk_sglue>:
 80023a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023a8:	4607      	mov	r7, r0
 80023aa:	4688      	mov	r8, r1
 80023ac:	4614      	mov	r4, r2
 80023ae:	2600      	movs	r6, #0
 80023b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023b4:	f1b9 0901 	subs.w	r9, r9, #1
 80023b8:	d505      	bpl.n	80023c6 <_fwalk_sglue+0x22>
 80023ba:	6824      	ldr	r4, [r4, #0]
 80023bc:	2c00      	cmp	r4, #0
 80023be:	d1f7      	bne.n	80023b0 <_fwalk_sglue+0xc>
 80023c0:	4630      	mov	r0, r6
 80023c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023c6:	89ab      	ldrh	r3, [r5, #12]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d907      	bls.n	80023dc <_fwalk_sglue+0x38>
 80023cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023d0:	3301      	adds	r3, #1
 80023d2:	d003      	beq.n	80023dc <_fwalk_sglue+0x38>
 80023d4:	4629      	mov	r1, r5
 80023d6:	4638      	mov	r0, r7
 80023d8:	47c0      	blx	r8
 80023da:	4306      	orrs	r6, r0
 80023dc:	3568      	adds	r5, #104	@ 0x68
 80023de:	e7e9      	b.n	80023b4 <_fwalk_sglue+0x10>

080023e0 <iprintf>:
 80023e0:	b40f      	push	{r0, r1, r2, r3}
 80023e2:	b507      	push	{r0, r1, r2, lr}
 80023e4:	4906      	ldr	r1, [pc, #24]	@ (8002400 <iprintf+0x20>)
 80023e6:	ab04      	add	r3, sp, #16
 80023e8:	6808      	ldr	r0, [r1, #0]
 80023ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80023ee:	6881      	ldr	r1, [r0, #8]
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	f000 fb71 	bl	8002ad8 <_vfiprintf_r>
 80023f6:	b003      	add	sp, #12
 80023f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80023fc:	b004      	add	sp, #16
 80023fe:	4770      	bx	lr
 8002400:	20000030 	.word	0x20000030

08002404 <sniprintf>:
 8002404:	b40c      	push	{r2, r3}
 8002406:	b530      	push	{r4, r5, lr}
 8002408:	4b17      	ldr	r3, [pc, #92]	@ (8002468 <sniprintf+0x64>)
 800240a:	1e0c      	subs	r4, r1, #0
 800240c:	681d      	ldr	r5, [r3, #0]
 800240e:	b09d      	sub	sp, #116	@ 0x74
 8002410:	da08      	bge.n	8002424 <sniprintf+0x20>
 8002412:	238b      	movs	r3, #139	@ 0x8b
 8002414:	f04f 30ff 	mov.w	r0, #4294967295
 8002418:	602b      	str	r3, [r5, #0]
 800241a:	b01d      	add	sp, #116	@ 0x74
 800241c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002420:	b002      	add	sp, #8
 8002422:	4770      	bx	lr
 8002424:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002428:	f8ad 3014 	strh.w	r3, [sp, #20]
 800242c:	bf0c      	ite	eq
 800242e:	4623      	moveq	r3, r4
 8002430:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002434:	9304      	str	r3, [sp, #16]
 8002436:	9307      	str	r3, [sp, #28]
 8002438:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800243c:	9002      	str	r0, [sp, #8]
 800243e:	9006      	str	r0, [sp, #24]
 8002440:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002444:	4628      	mov	r0, r5
 8002446:	ab21      	add	r3, sp, #132	@ 0x84
 8002448:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800244a:	a902      	add	r1, sp, #8
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	f000 fa1f 	bl	8002890 <_svfiprintf_r>
 8002452:	1c43      	adds	r3, r0, #1
 8002454:	bfbc      	itt	lt
 8002456:	238b      	movlt	r3, #139	@ 0x8b
 8002458:	602b      	strlt	r3, [r5, #0]
 800245a:	2c00      	cmp	r4, #0
 800245c:	d0dd      	beq.n	800241a <sniprintf+0x16>
 800245e:	2200      	movs	r2, #0
 8002460:	9b02      	ldr	r3, [sp, #8]
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	e7d9      	b.n	800241a <sniprintf+0x16>
 8002466:	bf00      	nop
 8002468:	20000030 	.word	0x20000030

0800246c <__sread>:
 800246c:	b510      	push	{r4, lr}
 800246e:	460c      	mov	r4, r1
 8002470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002474:	f000 f868 	bl	8002548 <_read_r>
 8002478:	2800      	cmp	r0, #0
 800247a:	bfab      	itete	ge
 800247c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800247e:	89a3      	ldrhlt	r3, [r4, #12]
 8002480:	181b      	addge	r3, r3, r0
 8002482:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002486:	bfac      	ite	ge
 8002488:	6563      	strge	r3, [r4, #84]	@ 0x54
 800248a:	81a3      	strhlt	r3, [r4, #12]
 800248c:	bd10      	pop	{r4, pc}

0800248e <__swrite>:
 800248e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002492:	461f      	mov	r7, r3
 8002494:	898b      	ldrh	r3, [r1, #12]
 8002496:	4605      	mov	r5, r0
 8002498:	05db      	lsls	r3, r3, #23
 800249a:	460c      	mov	r4, r1
 800249c:	4616      	mov	r6, r2
 800249e:	d505      	bpl.n	80024ac <__swrite+0x1e>
 80024a0:	2302      	movs	r3, #2
 80024a2:	2200      	movs	r2, #0
 80024a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024a8:	f000 f83c 	bl	8002524 <_lseek_r>
 80024ac:	89a3      	ldrh	r3, [r4, #12]
 80024ae:	4632      	mov	r2, r6
 80024b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80024b4:	81a3      	strh	r3, [r4, #12]
 80024b6:	4628      	mov	r0, r5
 80024b8:	463b      	mov	r3, r7
 80024ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024c2:	f000 b853 	b.w	800256c <_write_r>

080024c6 <__sseek>:
 80024c6:	b510      	push	{r4, lr}
 80024c8:	460c      	mov	r4, r1
 80024ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024ce:	f000 f829 	bl	8002524 <_lseek_r>
 80024d2:	1c43      	adds	r3, r0, #1
 80024d4:	89a3      	ldrh	r3, [r4, #12]
 80024d6:	bf15      	itete	ne
 80024d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80024da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80024de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80024e2:	81a3      	strheq	r3, [r4, #12]
 80024e4:	bf18      	it	ne
 80024e6:	81a3      	strhne	r3, [r4, #12]
 80024e8:	bd10      	pop	{r4, pc}

080024ea <__sclose>:
 80024ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024ee:	f000 b809 	b.w	8002504 <_close_r>

080024f2 <memset>:
 80024f2:	4603      	mov	r3, r0
 80024f4:	4402      	add	r2, r0
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d100      	bne.n	80024fc <memset+0xa>
 80024fa:	4770      	bx	lr
 80024fc:	f803 1b01 	strb.w	r1, [r3], #1
 8002500:	e7f9      	b.n	80024f6 <memset+0x4>
	...

08002504 <_close_r>:
 8002504:	b538      	push	{r3, r4, r5, lr}
 8002506:	2300      	movs	r3, #0
 8002508:	4d05      	ldr	r5, [pc, #20]	@ (8002520 <_close_r+0x1c>)
 800250a:	4604      	mov	r4, r0
 800250c:	4608      	mov	r0, r1
 800250e:	602b      	str	r3, [r5, #0]
 8002510:	f7ff fc24 	bl	8001d5c <_close>
 8002514:	1c43      	adds	r3, r0, #1
 8002516:	d102      	bne.n	800251e <_close_r+0x1a>
 8002518:	682b      	ldr	r3, [r5, #0]
 800251a:	b103      	cbz	r3, 800251e <_close_r+0x1a>
 800251c:	6023      	str	r3, [r4, #0]
 800251e:	bd38      	pop	{r3, r4, r5, pc}
 8002520:	20000338 	.word	0x20000338

08002524 <_lseek_r>:
 8002524:	b538      	push	{r3, r4, r5, lr}
 8002526:	4604      	mov	r4, r0
 8002528:	4608      	mov	r0, r1
 800252a:	4611      	mov	r1, r2
 800252c:	2200      	movs	r2, #0
 800252e:	4d05      	ldr	r5, [pc, #20]	@ (8002544 <_lseek_r+0x20>)
 8002530:	602a      	str	r2, [r5, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	f7ff fbd3 	bl	8001cde <_lseek>
 8002538:	1c43      	adds	r3, r0, #1
 800253a:	d102      	bne.n	8002542 <_lseek_r+0x1e>
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	b103      	cbz	r3, 8002542 <_lseek_r+0x1e>
 8002540:	6023      	str	r3, [r4, #0]
 8002542:	bd38      	pop	{r3, r4, r5, pc}
 8002544:	20000338 	.word	0x20000338

08002548 <_read_r>:
 8002548:	b538      	push	{r3, r4, r5, lr}
 800254a:	4604      	mov	r4, r0
 800254c:	4608      	mov	r0, r1
 800254e:	4611      	mov	r1, r2
 8002550:	2200      	movs	r2, #0
 8002552:	4d05      	ldr	r5, [pc, #20]	@ (8002568 <_read_r+0x20>)
 8002554:	602a      	str	r2, [r5, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	f7ff fb6b 	bl	8001c32 <_read>
 800255c:	1c43      	adds	r3, r0, #1
 800255e:	d102      	bne.n	8002566 <_read_r+0x1e>
 8002560:	682b      	ldr	r3, [r5, #0]
 8002562:	b103      	cbz	r3, 8002566 <_read_r+0x1e>
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	bd38      	pop	{r3, r4, r5, pc}
 8002568:	20000338 	.word	0x20000338

0800256c <_write_r>:
 800256c:	b538      	push	{r3, r4, r5, lr}
 800256e:	4604      	mov	r4, r0
 8002570:	4608      	mov	r0, r1
 8002572:	4611      	mov	r1, r2
 8002574:	2200      	movs	r2, #0
 8002576:	4d05      	ldr	r5, [pc, #20]	@ (800258c <_write_r+0x20>)
 8002578:	602a      	str	r2, [r5, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	f7ff fbc1 	bl	8001d02 <_write>
 8002580:	1c43      	adds	r3, r0, #1
 8002582:	d102      	bne.n	800258a <_write_r+0x1e>
 8002584:	682b      	ldr	r3, [r5, #0]
 8002586:	b103      	cbz	r3, 800258a <_write_r+0x1e>
 8002588:	6023      	str	r3, [r4, #0]
 800258a:	bd38      	pop	{r3, r4, r5, pc}
 800258c:	20000338 	.word	0x20000338

08002590 <__errno>:
 8002590:	4b01      	ldr	r3, [pc, #4]	@ (8002598 <__errno+0x8>)
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000030 	.word	0x20000030

0800259c <__libc_init_array>:
 800259c:	b570      	push	{r4, r5, r6, lr}
 800259e:	2600      	movs	r6, #0
 80025a0:	4d0c      	ldr	r5, [pc, #48]	@ (80025d4 <__libc_init_array+0x38>)
 80025a2:	4c0d      	ldr	r4, [pc, #52]	@ (80025d8 <__libc_init_array+0x3c>)
 80025a4:	1b64      	subs	r4, r4, r5
 80025a6:	10a4      	asrs	r4, r4, #2
 80025a8:	42a6      	cmp	r6, r4
 80025aa:	d109      	bne.n	80025c0 <__libc_init_array+0x24>
 80025ac:	f000 fed2 	bl	8003354 <_init>
 80025b0:	2600      	movs	r6, #0
 80025b2:	4d0a      	ldr	r5, [pc, #40]	@ (80025dc <__libc_init_array+0x40>)
 80025b4:	4c0a      	ldr	r4, [pc, #40]	@ (80025e0 <__libc_init_array+0x44>)
 80025b6:	1b64      	subs	r4, r4, r5
 80025b8:	10a4      	asrs	r4, r4, #2
 80025ba:	42a6      	cmp	r6, r4
 80025bc:	d105      	bne.n	80025ca <__libc_init_array+0x2e>
 80025be:	bd70      	pop	{r4, r5, r6, pc}
 80025c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80025c4:	4798      	blx	r3
 80025c6:	3601      	adds	r6, #1
 80025c8:	e7ee      	b.n	80025a8 <__libc_init_array+0xc>
 80025ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ce:	4798      	blx	r3
 80025d0:	3601      	adds	r6, #1
 80025d2:	e7f2      	b.n	80025ba <__libc_init_array+0x1e>
 80025d4:	0800357c 	.word	0x0800357c
 80025d8:	0800357c 	.word	0x0800357c
 80025dc:	0800357c 	.word	0x0800357c
 80025e0:	08003580 	.word	0x08003580

080025e4 <__retarget_lock_init_recursive>:
 80025e4:	4770      	bx	lr

080025e6 <__retarget_lock_acquire_recursive>:
 80025e6:	4770      	bx	lr

080025e8 <__retarget_lock_release_recursive>:
 80025e8:	4770      	bx	lr
	...

080025ec <_free_r>:
 80025ec:	b538      	push	{r3, r4, r5, lr}
 80025ee:	4605      	mov	r5, r0
 80025f0:	2900      	cmp	r1, #0
 80025f2:	d040      	beq.n	8002676 <_free_r+0x8a>
 80025f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025f8:	1f0c      	subs	r4, r1, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	bfb8      	it	lt
 80025fe:	18e4      	addlt	r4, r4, r3
 8002600:	f000 f8de 	bl	80027c0 <__malloc_lock>
 8002604:	4a1c      	ldr	r2, [pc, #112]	@ (8002678 <_free_r+0x8c>)
 8002606:	6813      	ldr	r3, [r2, #0]
 8002608:	b933      	cbnz	r3, 8002618 <_free_r+0x2c>
 800260a:	6063      	str	r3, [r4, #4]
 800260c:	6014      	str	r4, [r2, #0]
 800260e:	4628      	mov	r0, r5
 8002610:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002614:	f000 b8da 	b.w	80027cc <__malloc_unlock>
 8002618:	42a3      	cmp	r3, r4
 800261a:	d908      	bls.n	800262e <_free_r+0x42>
 800261c:	6820      	ldr	r0, [r4, #0]
 800261e:	1821      	adds	r1, r4, r0
 8002620:	428b      	cmp	r3, r1
 8002622:	bf01      	itttt	eq
 8002624:	6819      	ldreq	r1, [r3, #0]
 8002626:	685b      	ldreq	r3, [r3, #4]
 8002628:	1809      	addeq	r1, r1, r0
 800262a:	6021      	streq	r1, [r4, #0]
 800262c:	e7ed      	b.n	800260a <_free_r+0x1e>
 800262e:	461a      	mov	r2, r3
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	b10b      	cbz	r3, 8002638 <_free_r+0x4c>
 8002634:	42a3      	cmp	r3, r4
 8002636:	d9fa      	bls.n	800262e <_free_r+0x42>
 8002638:	6811      	ldr	r1, [r2, #0]
 800263a:	1850      	adds	r0, r2, r1
 800263c:	42a0      	cmp	r0, r4
 800263e:	d10b      	bne.n	8002658 <_free_r+0x6c>
 8002640:	6820      	ldr	r0, [r4, #0]
 8002642:	4401      	add	r1, r0
 8002644:	1850      	adds	r0, r2, r1
 8002646:	4283      	cmp	r3, r0
 8002648:	6011      	str	r1, [r2, #0]
 800264a:	d1e0      	bne.n	800260e <_free_r+0x22>
 800264c:	6818      	ldr	r0, [r3, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4408      	add	r0, r1
 8002652:	6010      	str	r0, [r2, #0]
 8002654:	6053      	str	r3, [r2, #4]
 8002656:	e7da      	b.n	800260e <_free_r+0x22>
 8002658:	d902      	bls.n	8002660 <_free_r+0x74>
 800265a:	230c      	movs	r3, #12
 800265c:	602b      	str	r3, [r5, #0]
 800265e:	e7d6      	b.n	800260e <_free_r+0x22>
 8002660:	6820      	ldr	r0, [r4, #0]
 8002662:	1821      	adds	r1, r4, r0
 8002664:	428b      	cmp	r3, r1
 8002666:	bf01      	itttt	eq
 8002668:	6819      	ldreq	r1, [r3, #0]
 800266a:	685b      	ldreq	r3, [r3, #4]
 800266c:	1809      	addeq	r1, r1, r0
 800266e:	6021      	streq	r1, [r4, #0]
 8002670:	6063      	str	r3, [r4, #4]
 8002672:	6054      	str	r4, [r2, #4]
 8002674:	e7cb      	b.n	800260e <_free_r+0x22>
 8002676:	bd38      	pop	{r3, r4, r5, pc}
 8002678:	20000344 	.word	0x20000344

0800267c <sbrk_aligned>:
 800267c:	b570      	push	{r4, r5, r6, lr}
 800267e:	4e0f      	ldr	r6, [pc, #60]	@ (80026bc <sbrk_aligned+0x40>)
 8002680:	460c      	mov	r4, r1
 8002682:	6831      	ldr	r1, [r6, #0]
 8002684:	4605      	mov	r5, r0
 8002686:	b911      	cbnz	r1, 800268e <sbrk_aligned+0x12>
 8002688:	f000 fd7e 	bl	8003188 <_sbrk_r>
 800268c:	6030      	str	r0, [r6, #0]
 800268e:	4621      	mov	r1, r4
 8002690:	4628      	mov	r0, r5
 8002692:	f000 fd79 	bl	8003188 <_sbrk_r>
 8002696:	1c43      	adds	r3, r0, #1
 8002698:	d103      	bne.n	80026a2 <sbrk_aligned+0x26>
 800269a:	f04f 34ff 	mov.w	r4, #4294967295
 800269e:	4620      	mov	r0, r4
 80026a0:	bd70      	pop	{r4, r5, r6, pc}
 80026a2:	1cc4      	adds	r4, r0, #3
 80026a4:	f024 0403 	bic.w	r4, r4, #3
 80026a8:	42a0      	cmp	r0, r4
 80026aa:	d0f8      	beq.n	800269e <sbrk_aligned+0x22>
 80026ac:	1a21      	subs	r1, r4, r0
 80026ae:	4628      	mov	r0, r5
 80026b0:	f000 fd6a 	bl	8003188 <_sbrk_r>
 80026b4:	3001      	adds	r0, #1
 80026b6:	d1f2      	bne.n	800269e <sbrk_aligned+0x22>
 80026b8:	e7ef      	b.n	800269a <sbrk_aligned+0x1e>
 80026ba:	bf00      	nop
 80026bc:	20000340 	.word	0x20000340

080026c0 <_malloc_r>:
 80026c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026c4:	1ccd      	adds	r5, r1, #3
 80026c6:	f025 0503 	bic.w	r5, r5, #3
 80026ca:	3508      	adds	r5, #8
 80026cc:	2d0c      	cmp	r5, #12
 80026ce:	bf38      	it	cc
 80026d0:	250c      	movcc	r5, #12
 80026d2:	2d00      	cmp	r5, #0
 80026d4:	4606      	mov	r6, r0
 80026d6:	db01      	blt.n	80026dc <_malloc_r+0x1c>
 80026d8:	42a9      	cmp	r1, r5
 80026da:	d904      	bls.n	80026e6 <_malloc_r+0x26>
 80026dc:	230c      	movs	r3, #12
 80026de:	6033      	str	r3, [r6, #0]
 80026e0:	2000      	movs	r0, #0
 80026e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80027bc <_malloc_r+0xfc>
 80026ea:	f000 f869 	bl	80027c0 <__malloc_lock>
 80026ee:	f8d8 3000 	ldr.w	r3, [r8]
 80026f2:	461c      	mov	r4, r3
 80026f4:	bb44      	cbnz	r4, 8002748 <_malloc_r+0x88>
 80026f6:	4629      	mov	r1, r5
 80026f8:	4630      	mov	r0, r6
 80026fa:	f7ff ffbf 	bl	800267c <sbrk_aligned>
 80026fe:	1c43      	adds	r3, r0, #1
 8002700:	4604      	mov	r4, r0
 8002702:	d158      	bne.n	80027b6 <_malloc_r+0xf6>
 8002704:	f8d8 4000 	ldr.w	r4, [r8]
 8002708:	4627      	mov	r7, r4
 800270a:	2f00      	cmp	r7, #0
 800270c:	d143      	bne.n	8002796 <_malloc_r+0xd6>
 800270e:	2c00      	cmp	r4, #0
 8002710:	d04b      	beq.n	80027aa <_malloc_r+0xea>
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	4639      	mov	r1, r7
 8002716:	4630      	mov	r0, r6
 8002718:	eb04 0903 	add.w	r9, r4, r3
 800271c:	f000 fd34 	bl	8003188 <_sbrk_r>
 8002720:	4581      	cmp	r9, r0
 8002722:	d142      	bne.n	80027aa <_malloc_r+0xea>
 8002724:	6821      	ldr	r1, [r4, #0]
 8002726:	4630      	mov	r0, r6
 8002728:	1a6d      	subs	r5, r5, r1
 800272a:	4629      	mov	r1, r5
 800272c:	f7ff ffa6 	bl	800267c <sbrk_aligned>
 8002730:	3001      	adds	r0, #1
 8002732:	d03a      	beq.n	80027aa <_malloc_r+0xea>
 8002734:	6823      	ldr	r3, [r4, #0]
 8002736:	442b      	add	r3, r5
 8002738:	6023      	str	r3, [r4, #0]
 800273a:	f8d8 3000 	ldr.w	r3, [r8]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	bb62      	cbnz	r2, 800279c <_malloc_r+0xdc>
 8002742:	f8c8 7000 	str.w	r7, [r8]
 8002746:	e00f      	b.n	8002768 <_malloc_r+0xa8>
 8002748:	6822      	ldr	r2, [r4, #0]
 800274a:	1b52      	subs	r2, r2, r5
 800274c:	d420      	bmi.n	8002790 <_malloc_r+0xd0>
 800274e:	2a0b      	cmp	r2, #11
 8002750:	d917      	bls.n	8002782 <_malloc_r+0xc2>
 8002752:	1961      	adds	r1, r4, r5
 8002754:	42a3      	cmp	r3, r4
 8002756:	6025      	str	r5, [r4, #0]
 8002758:	bf18      	it	ne
 800275a:	6059      	strne	r1, [r3, #4]
 800275c:	6863      	ldr	r3, [r4, #4]
 800275e:	bf08      	it	eq
 8002760:	f8c8 1000 	streq.w	r1, [r8]
 8002764:	5162      	str	r2, [r4, r5]
 8002766:	604b      	str	r3, [r1, #4]
 8002768:	4630      	mov	r0, r6
 800276a:	f000 f82f 	bl	80027cc <__malloc_unlock>
 800276e:	f104 000b 	add.w	r0, r4, #11
 8002772:	1d23      	adds	r3, r4, #4
 8002774:	f020 0007 	bic.w	r0, r0, #7
 8002778:	1ac2      	subs	r2, r0, r3
 800277a:	bf1c      	itt	ne
 800277c:	1a1b      	subne	r3, r3, r0
 800277e:	50a3      	strne	r3, [r4, r2]
 8002780:	e7af      	b.n	80026e2 <_malloc_r+0x22>
 8002782:	6862      	ldr	r2, [r4, #4]
 8002784:	42a3      	cmp	r3, r4
 8002786:	bf0c      	ite	eq
 8002788:	f8c8 2000 	streq.w	r2, [r8]
 800278c:	605a      	strne	r2, [r3, #4]
 800278e:	e7eb      	b.n	8002768 <_malloc_r+0xa8>
 8002790:	4623      	mov	r3, r4
 8002792:	6864      	ldr	r4, [r4, #4]
 8002794:	e7ae      	b.n	80026f4 <_malloc_r+0x34>
 8002796:	463c      	mov	r4, r7
 8002798:	687f      	ldr	r7, [r7, #4]
 800279a:	e7b6      	b.n	800270a <_malloc_r+0x4a>
 800279c:	461a      	mov	r2, r3
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	42a3      	cmp	r3, r4
 80027a2:	d1fb      	bne.n	800279c <_malloc_r+0xdc>
 80027a4:	2300      	movs	r3, #0
 80027a6:	6053      	str	r3, [r2, #4]
 80027a8:	e7de      	b.n	8002768 <_malloc_r+0xa8>
 80027aa:	230c      	movs	r3, #12
 80027ac:	4630      	mov	r0, r6
 80027ae:	6033      	str	r3, [r6, #0]
 80027b0:	f000 f80c 	bl	80027cc <__malloc_unlock>
 80027b4:	e794      	b.n	80026e0 <_malloc_r+0x20>
 80027b6:	6005      	str	r5, [r0, #0]
 80027b8:	e7d6      	b.n	8002768 <_malloc_r+0xa8>
 80027ba:	bf00      	nop
 80027bc:	20000344 	.word	0x20000344

080027c0 <__malloc_lock>:
 80027c0:	4801      	ldr	r0, [pc, #4]	@ (80027c8 <__malloc_lock+0x8>)
 80027c2:	f7ff bf10 	b.w	80025e6 <__retarget_lock_acquire_recursive>
 80027c6:	bf00      	nop
 80027c8:	2000033c 	.word	0x2000033c

080027cc <__malloc_unlock>:
 80027cc:	4801      	ldr	r0, [pc, #4]	@ (80027d4 <__malloc_unlock+0x8>)
 80027ce:	f7ff bf0b 	b.w	80025e8 <__retarget_lock_release_recursive>
 80027d2:	bf00      	nop
 80027d4:	2000033c 	.word	0x2000033c

080027d8 <__ssputs_r>:
 80027d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027dc:	461f      	mov	r7, r3
 80027de:	688e      	ldr	r6, [r1, #8]
 80027e0:	4682      	mov	sl, r0
 80027e2:	42be      	cmp	r6, r7
 80027e4:	460c      	mov	r4, r1
 80027e6:	4690      	mov	r8, r2
 80027e8:	680b      	ldr	r3, [r1, #0]
 80027ea:	d82d      	bhi.n	8002848 <__ssputs_r+0x70>
 80027ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80027f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80027f4:	d026      	beq.n	8002844 <__ssputs_r+0x6c>
 80027f6:	6965      	ldr	r5, [r4, #20]
 80027f8:	6909      	ldr	r1, [r1, #16]
 80027fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80027fe:	eba3 0901 	sub.w	r9, r3, r1
 8002802:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002806:	1c7b      	adds	r3, r7, #1
 8002808:	444b      	add	r3, r9
 800280a:	106d      	asrs	r5, r5, #1
 800280c:	429d      	cmp	r5, r3
 800280e:	bf38      	it	cc
 8002810:	461d      	movcc	r5, r3
 8002812:	0553      	lsls	r3, r2, #21
 8002814:	d527      	bpl.n	8002866 <__ssputs_r+0x8e>
 8002816:	4629      	mov	r1, r5
 8002818:	f7ff ff52 	bl	80026c0 <_malloc_r>
 800281c:	4606      	mov	r6, r0
 800281e:	b360      	cbz	r0, 800287a <__ssputs_r+0xa2>
 8002820:	464a      	mov	r2, r9
 8002822:	6921      	ldr	r1, [r4, #16]
 8002824:	f000 fcce 	bl	80031c4 <memcpy>
 8002828:	89a3      	ldrh	r3, [r4, #12]
 800282a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800282e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002832:	81a3      	strh	r3, [r4, #12]
 8002834:	6126      	str	r6, [r4, #16]
 8002836:	444e      	add	r6, r9
 8002838:	6026      	str	r6, [r4, #0]
 800283a:	463e      	mov	r6, r7
 800283c:	6165      	str	r5, [r4, #20]
 800283e:	eba5 0509 	sub.w	r5, r5, r9
 8002842:	60a5      	str	r5, [r4, #8]
 8002844:	42be      	cmp	r6, r7
 8002846:	d900      	bls.n	800284a <__ssputs_r+0x72>
 8002848:	463e      	mov	r6, r7
 800284a:	4632      	mov	r2, r6
 800284c:	4641      	mov	r1, r8
 800284e:	6820      	ldr	r0, [r4, #0]
 8002850:	f000 fc80 	bl	8003154 <memmove>
 8002854:	2000      	movs	r0, #0
 8002856:	68a3      	ldr	r3, [r4, #8]
 8002858:	1b9b      	subs	r3, r3, r6
 800285a:	60a3      	str	r3, [r4, #8]
 800285c:	6823      	ldr	r3, [r4, #0]
 800285e:	4433      	add	r3, r6
 8002860:	6023      	str	r3, [r4, #0]
 8002862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002866:	462a      	mov	r2, r5
 8002868:	f000 fcba 	bl	80031e0 <_realloc_r>
 800286c:	4606      	mov	r6, r0
 800286e:	2800      	cmp	r0, #0
 8002870:	d1e0      	bne.n	8002834 <__ssputs_r+0x5c>
 8002872:	4650      	mov	r0, sl
 8002874:	6921      	ldr	r1, [r4, #16]
 8002876:	f7ff feb9 	bl	80025ec <_free_r>
 800287a:	230c      	movs	r3, #12
 800287c:	f8ca 3000 	str.w	r3, [sl]
 8002880:	89a3      	ldrh	r3, [r4, #12]
 8002882:	f04f 30ff 	mov.w	r0, #4294967295
 8002886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800288a:	81a3      	strh	r3, [r4, #12]
 800288c:	e7e9      	b.n	8002862 <__ssputs_r+0x8a>
	...

08002890 <_svfiprintf_r>:
 8002890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002894:	4698      	mov	r8, r3
 8002896:	898b      	ldrh	r3, [r1, #12]
 8002898:	4607      	mov	r7, r0
 800289a:	061b      	lsls	r3, r3, #24
 800289c:	460d      	mov	r5, r1
 800289e:	4614      	mov	r4, r2
 80028a0:	b09d      	sub	sp, #116	@ 0x74
 80028a2:	d510      	bpl.n	80028c6 <_svfiprintf_r+0x36>
 80028a4:	690b      	ldr	r3, [r1, #16]
 80028a6:	b973      	cbnz	r3, 80028c6 <_svfiprintf_r+0x36>
 80028a8:	2140      	movs	r1, #64	@ 0x40
 80028aa:	f7ff ff09 	bl	80026c0 <_malloc_r>
 80028ae:	6028      	str	r0, [r5, #0]
 80028b0:	6128      	str	r0, [r5, #16]
 80028b2:	b930      	cbnz	r0, 80028c2 <_svfiprintf_r+0x32>
 80028b4:	230c      	movs	r3, #12
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295
 80028bc:	b01d      	add	sp, #116	@ 0x74
 80028be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028c2:	2340      	movs	r3, #64	@ 0x40
 80028c4:	616b      	str	r3, [r5, #20]
 80028c6:	2300      	movs	r3, #0
 80028c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80028ca:	2320      	movs	r3, #32
 80028cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028d0:	2330      	movs	r3, #48	@ 0x30
 80028d2:	f04f 0901 	mov.w	r9, #1
 80028d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80028da:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002a74 <_svfiprintf_r+0x1e4>
 80028de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028e2:	4623      	mov	r3, r4
 80028e4:	469a      	mov	sl, r3
 80028e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028ea:	b10a      	cbz	r2, 80028f0 <_svfiprintf_r+0x60>
 80028ec:	2a25      	cmp	r2, #37	@ 0x25
 80028ee:	d1f9      	bne.n	80028e4 <_svfiprintf_r+0x54>
 80028f0:	ebba 0b04 	subs.w	fp, sl, r4
 80028f4:	d00b      	beq.n	800290e <_svfiprintf_r+0x7e>
 80028f6:	465b      	mov	r3, fp
 80028f8:	4622      	mov	r2, r4
 80028fa:	4629      	mov	r1, r5
 80028fc:	4638      	mov	r0, r7
 80028fe:	f7ff ff6b 	bl	80027d8 <__ssputs_r>
 8002902:	3001      	adds	r0, #1
 8002904:	f000 80a7 	beq.w	8002a56 <_svfiprintf_r+0x1c6>
 8002908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800290a:	445a      	add	r2, fp
 800290c:	9209      	str	r2, [sp, #36]	@ 0x24
 800290e:	f89a 3000 	ldrb.w	r3, [sl]
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 809f 	beq.w	8002a56 <_svfiprintf_r+0x1c6>
 8002918:	2300      	movs	r3, #0
 800291a:	f04f 32ff 	mov.w	r2, #4294967295
 800291e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002922:	f10a 0a01 	add.w	sl, sl, #1
 8002926:	9304      	str	r3, [sp, #16]
 8002928:	9307      	str	r3, [sp, #28]
 800292a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800292e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002930:	4654      	mov	r4, sl
 8002932:	2205      	movs	r2, #5
 8002934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002938:	484e      	ldr	r0, [pc, #312]	@ (8002a74 <_svfiprintf_r+0x1e4>)
 800293a:	f000 fc35 	bl	80031a8 <memchr>
 800293e:	9a04      	ldr	r2, [sp, #16]
 8002940:	b9d8      	cbnz	r0, 800297a <_svfiprintf_r+0xea>
 8002942:	06d0      	lsls	r0, r2, #27
 8002944:	bf44      	itt	mi
 8002946:	2320      	movmi	r3, #32
 8002948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800294c:	0711      	lsls	r1, r2, #28
 800294e:	bf44      	itt	mi
 8002950:	232b      	movmi	r3, #43	@ 0x2b
 8002952:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002956:	f89a 3000 	ldrb.w	r3, [sl]
 800295a:	2b2a      	cmp	r3, #42	@ 0x2a
 800295c:	d015      	beq.n	800298a <_svfiprintf_r+0xfa>
 800295e:	4654      	mov	r4, sl
 8002960:	2000      	movs	r0, #0
 8002962:	f04f 0c0a 	mov.w	ip, #10
 8002966:	9a07      	ldr	r2, [sp, #28]
 8002968:	4621      	mov	r1, r4
 800296a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800296e:	3b30      	subs	r3, #48	@ 0x30
 8002970:	2b09      	cmp	r3, #9
 8002972:	d94b      	bls.n	8002a0c <_svfiprintf_r+0x17c>
 8002974:	b1b0      	cbz	r0, 80029a4 <_svfiprintf_r+0x114>
 8002976:	9207      	str	r2, [sp, #28]
 8002978:	e014      	b.n	80029a4 <_svfiprintf_r+0x114>
 800297a:	eba0 0308 	sub.w	r3, r0, r8
 800297e:	fa09 f303 	lsl.w	r3, r9, r3
 8002982:	4313      	orrs	r3, r2
 8002984:	46a2      	mov	sl, r4
 8002986:	9304      	str	r3, [sp, #16]
 8002988:	e7d2      	b.n	8002930 <_svfiprintf_r+0xa0>
 800298a:	9b03      	ldr	r3, [sp, #12]
 800298c:	1d19      	adds	r1, r3, #4
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	9103      	str	r1, [sp, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	bfbb      	ittet	lt
 8002996:	425b      	neglt	r3, r3
 8002998:	f042 0202 	orrlt.w	r2, r2, #2
 800299c:	9307      	strge	r3, [sp, #28]
 800299e:	9307      	strlt	r3, [sp, #28]
 80029a0:	bfb8      	it	lt
 80029a2:	9204      	strlt	r2, [sp, #16]
 80029a4:	7823      	ldrb	r3, [r4, #0]
 80029a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80029a8:	d10a      	bne.n	80029c0 <_svfiprintf_r+0x130>
 80029aa:	7863      	ldrb	r3, [r4, #1]
 80029ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80029ae:	d132      	bne.n	8002a16 <_svfiprintf_r+0x186>
 80029b0:	9b03      	ldr	r3, [sp, #12]
 80029b2:	3402      	adds	r4, #2
 80029b4:	1d1a      	adds	r2, r3, #4
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	9203      	str	r2, [sp, #12]
 80029ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029be:	9305      	str	r3, [sp, #20]
 80029c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002a78 <_svfiprintf_r+0x1e8>
 80029c4:	2203      	movs	r2, #3
 80029c6:	4650      	mov	r0, sl
 80029c8:	7821      	ldrb	r1, [r4, #0]
 80029ca:	f000 fbed 	bl	80031a8 <memchr>
 80029ce:	b138      	cbz	r0, 80029e0 <_svfiprintf_r+0x150>
 80029d0:	2240      	movs	r2, #64	@ 0x40
 80029d2:	9b04      	ldr	r3, [sp, #16]
 80029d4:	eba0 000a 	sub.w	r0, r0, sl
 80029d8:	4082      	lsls	r2, r0
 80029da:	4313      	orrs	r3, r2
 80029dc:	3401      	adds	r4, #1
 80029de:	9304      	str	r3, [sp, #16]
 80029e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029e4:	2206      	movs	r2, #6
 80029e6:	4825      	ldr	r0, [pc, #148]	@ (8002a7c <_svfiprintf_r+0x1ec>)
 80029e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80029ec:	f000 fbdc 	bl	80031a8 <memchr>
 80029f0:	2800      	cmp	r0, #0
 80029f2:	d036      	beq.n	8002a62 <_svfiprintf_r+0x1d2>
 80029f4:	4b22      	ldr	r3, [pc, #136]	@ (8002a80 <_svfiprintf_r+0x1f0>)
 80029f6:	bb1b      	cbnz	r3, 8002a40 <_svfiprintf_r+0x1b0>
 80029f8:	9b03      	ldr	r3, [sp, #12]
 80029fa:	3307      	adds	r3, #7
 80029fc:	f023 0307 	bic.w	r3, r3, #7
 8002a00:	3308      	adds	r3, #8
 8002a02:	9303      	str	r3, [sp, #12]
 8002a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a06:	4433      	add	r3, r6
 8002a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a0a:	e76a      	b.n	80028e2 <_svfiprintf_r+0x52>
 8002a0c:	460c      	mov	r4, r1
 8002a0e:	2001      	movs	r0, #1
 8002a10:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a14:	e7a8      	b.n	8002968 <_svfiprintf_r+0xd8>
 8002a16:	2300      	movs	r3, #0
 8002a18:	f04f 0c0a 	mov.w	ip, #10
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	3401      	adds	r4, #1
 8002a20:	9305      	str	r3, [sp, #20]
 8002a22:	4620      	mov	r0, r4
 8002a24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a28:	3a30      	subs	r2, #48	@ 0x30
 8002a2a:	2a09      	cmp	r2, #9
 8002a2c:	d903      	bls.n	8002a36 <_svfiprintf_r+0x1a6>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0c6      	beq.n	80029c0 <_svfiprintf_r+0x130>
 8002a32:	9105      	str	r1, [sp, #20]
 8002a34:	e7c4      	b.n	80029c0 <_svfiprintf_r+0x130>
 8002a36:	4604      	mov	r4, r0
 8002a38:	2301      	movs	r3, #1
 8002a3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a3e:	e7f0      	b.n	8002a22 <_svfiprintf_r+0x192>
 8002a40:	ab03      	add	r3, sp, #12
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	462a      	mov	r2, r5
 8002a46:	4638      	mov	r0, r7
 8002a48:	4b0e      	ldr	r3, [pc, #56]	@ (8002a84 <_svfiprintf_r+0x1f4>)
 8002a4a:	a904      	add	r1, sp, #16
 8002a4c:	f3af 8000 	nop.w
 8002a50:	1c42      	adds	r2, r0, #1
 8002a52:	4606      	mov	r6, r0
 8002a54:	d1d6      	bne.n	8002a04 <_svfiprintf_r+0x174>
 8002a56:	89ab      	ldrh	r3, [r5, #12]
 8002a58:	065b      	lsls	r3, r3, #25
 8002a5a:	f53f af2d 	bmi.w	80028b8 <_svfiprintf_r+0x28>
 8002a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a60:	e72c      	b.n	80028bc <_svfiprintf_r+0x2c>
 8002a62:	ab03      	add	r3, sp, #12
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	462a      	mov	r2, r5
 8002a68:	4638      	mov	r0, r7
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <_svfiprintf_r+0x1f4>)
 8002a6c:	a904      	add	r1, sp, #16
 8002a6e:	f000 f9bd 	bl	8002dec <_printf_i>
 8002a72:	e7ed      	b.n	8002a50 <_svfiprintf_r+0x1c0>
 8002a74:	0800353e 	.word	0x0800353e
 8002a78:	08003544 	.word	0x08003544
 8002a7c:	08003548 	.word	0x08003548
 8002a80:	00000000 	.word	0x00000000
 8002a84:	080027d9 	.word	0x080027d9

08002a88 <__sfputc_r>:
 8002a88:	6893      	ldr	r3, [r2, #8]
 8002a8a:	b410      	push	{r4}
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	6093      	str	r3, [r2, #8]
 8002a92:	da07      	bge.n	8002aa4 <__sfputc_r+0x1c>
 8002a94:	6994      	ldr	r4, [r2, #24]
 8002a96:	42a3      	cmp	r3, r4
 8002a98:	db01      	blt.n	8002a9e <__sfputc_r+0x16>
 8002a9a:	290a      	cmp	r1, #10
 8002a9c:	d102      	bne.n	8002aa4 <__sfputc_r+0x1c>
 8002a9e:	bc10      	pop	{r4}
 8002aa0:	f000 bac4 	b.w	800302c <__swbuf_r>
 8002aa4:	6813      	ldr	r3, [r2, #0]
 8002aa6:	1c58      	adds	r0, r3, #1
 8002aa8:	6010      	str	r0, [r2, #0]
 8002aaa:	7019      	strb	r1, [r3, #0]
 8002aac:	4608      	mov	r0, r1
 8002aae:	bc10      	pop	{r4}
 8002ab0:	4770      	bx	lr

08002ab2 <__sfputs_r>:
 8002ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab4:	4606      	mov	r6, r0
 8002ab6:	460f      	mov	r7, r1
 8002ab8:	4614      	mov	r4, r2
 8002aba:	18d5      	adds	r5, r2, r3
 8002abc:	42ac      	cmp	r4, r5
 8002abe:	d101      	bne.n	8002ac4 <__sfputs_r+0x12>
 8002ac0:	2000      	movs	r0, #0
 8002ac2:	e007      	b.n	8002ad4 <__sfputs_r+0x22>
 8002ac4:	463a      	mov	r2, r7
 8002ac6:	4630      	mov	r0, r6
 8002ac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002acc:	f7ff ffdc 	bl	8002a88 <__sfputc_r>
 8002ad0:	1c43      	adds	r3, r0, #1
 8002ad2:	d1f3      	bne.n	8002abc <__sfputs_r+0xa>
 8002ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ad8 <_vfiprintf_r>:
 8002ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002adc:	460d      	mov	r5, r1
 8002ade:	4614      	mov	r4, r2
 8002ae0:	4698      	mov	r8, r3
 8002ae2:	4606      	mov	r6, r0
 8002ae4:	b09d      	sub	sp, #116	@ 0x74
 8002ae6:	b118      	cbz	r0, 8002af0 <_vfiprintf_r+0x18>
 8002ae8:	6a03      	ldr	r3, [r0, #32]
 8002aea:	b90b      	cbnz	r3, 8002af0 <_vfiprintf_r+0x18>
 8002aec:	f7ff fc42 	bl	8002374 <__sinit>
 8002af0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002af2:	07d9      	lsls	r1, r3, #31
 8002af4:	d405      	bmi.n	8002b02 <_vfiprintf_r+0x2a>
 8002af6:	89ab      	ldrh	r3, [r5, #12]
 8002af8:	059a      	lsls	r2, r3, #22
 8002afa:	d402      	bmi.n	8002b02 <_vfiprintf_r+0x2a>
 8002afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002afe:	f7ff fd72 	bl	80025e6 <__retarget_lock_acquire_recursive>
 8002b02:	89ab      	ldrh	r3, [r5, #12]
 8002b04:	071b      	lsls	r3, r3, #28
 8002b06:	d501      	bpl.n	8002b0c <_vfiprintf_r+0x34>
 8002b08:	692b      	ldr	r3, [r5, #16]
 8002b0a:	b99b      	cbnz	r3, 8002b34 <_vfiprintf_r+0x5c>
 8002b0c:	4629      	mov	r1, r5
 8002b0e:	4630      	mov	r0, r6
 8002b10:	f000 faca 	bl	80030a8 <__swsetup_r>
 8002b14:	b170      	cbz	r0, 8002b34 <_vfiprintf_r+0x5c>
 8002b16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002b18:	07dc      	lsls	r4, r3, #31
 8002b1a:	d504      	bpl.n	8002b26 <_vfiprintf_r+0x4e>
 8002b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b20:	b01d      	add	sp, #116	@ 0x74
 8002b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b26:	89ab      	ldrh	r3, [r5, #12]
 8002b28:	0598      	lsls	r0, r3, #22
 8002b2a:	d4f7      	bmi.n	8002b1c <_vfiprintf_r+0x44>
 8002b2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002b2e:	f7ff fd5b 	bl	80025e8 <__retarget_lock_release_recursive>
 8002b32:	e7f3      	b.n	8002b1c <_vfiprintf_r+0x44>
 8002b34:	2300      	movs	r3, #0
 8002b36:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b38:	2320      	movs	r3, #32
 8002b3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002b3e:	2330      	movs	r3, #48	@ 0x30
 8002b40:	f04f 0901 	mov.w	r9, #1
 8002b44:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b48:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002cf4 <_vfiprintf_r+0x21c>
 8002b4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002b50:	4623      	mov	r3, r4
 8002b52:	469a      	mov	sl, r3
 8002b54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b58:	b10a      	cbz	r2, 8002b5e <_vfiprintf_r+0x86>
 8002b5a:	2a25      	cmp	r2, #37	@ 0x25
 8002b5c:	d1f9      	bne.n	8002b52 <_vfiprintf_r+0x7a>
 8002b5e:	ebba 0b04 	subs.w	fp, sl, r4
 8002b62:	d00b      	beq.n	8002b7c <_vfiprintf_r+0xa4>
 8002b64:	465b      	mov	r3, fp
 8002b66:	4622      	mov	r2, r4
 8002b68:	4629      	mov	r1, r5
 8002b6a:	4630      	mov	r0, r6
 8002b6c:	f7ff ffa1 	bl	8002ab2 <__sfputs_r>
 8002b70:	3001      	adds	r0, #1
 8002b72:	f000 80a7 	beq.w	8002cc4 <_vfiprintf_r+0x1ec>
 8002b76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002b78:	445a      	add	r2, fp
 8002b7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8002b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 809f 	beq.w	8002cc4 <_vfiprintf_r+0x1ec>
 8002b86:	2300      	movs	r3, #0
 8002b88:	f04f 32ff 	mov.w	r2, #4294967295
 8002b8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b90:	f10a 0a01 	add.w	sl, sl, #1
 8002b94:	9304      	str	r3, [sp, #16]
 8002b96:	9307      	str	r3, [sp, #28]
 8002b98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002b9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8002b9e:	4654      	mov	r4, sl
 8002ba0:	2205      	movs	r2, #5
 8002ba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ba6:	4853      	ldr	r0, [pc, #332]	@ (8002cf4 <_vfiprintf_r+0x21c>)
 8002ba8:	f000 fafe 	bl	80031a8 <memchr>
 8002bac:	9a04      	ldr	r2, [sp, #16]
 8002bae:	b9d8      	cbnz	r0, 8002be8 <_vfiprintf_r+0x110>
 8002bb0:	06d1      	lsls	r1, r2, #27
 8002bb2:	bf44      	itt	mi
 8002bb4:	2320      	movmi	r3, #32
 8002bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002bba:	0713      	lsls	r3, r2, #28
 8002bbc:	bf44      	itt	mi
 8002bbe:	232b      	movmi	r3, #43	@ 0x2b
 8002bc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002bc4:	f89a 3000 	ldrb.w	r3, [sl]
 8002bc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bca:	d015      	beq.n	8002bf8 <_vfiprintf_r+0x120>
 8002bcc:	4654      	mov	r4, sl
 8002bce:	2000      	movs	r0, #0
 8002bd0:	f04f 0c0a 	mov.w	ip, #10
 8002bd4:	9a07      	ldr	r2, [sp, #28]
 8002bd6:	4621      	mov	r1, r4
 8002bd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002bdc:	3b30      	subs	r3, #48	@ 0x30
 8002bde:	2b09      	cmp	r3, #9
 8002be0:	d94b      	bls.n	8002c7a <_vfiprintf_r+0x1a2>
 8002be2:	b1b0      	cbz	r0, 8002c12 <_vfiprintf_r+0x13a>
 8002be4:	9207      	str	r2, [sp, #28]
 8002be6:	e014      	b.n	8002c12 <_vfiprintf_r+0x13a>
 8002be8:	eba0 0308 	sub.w	r3, r0, r8
 8002bec:	fa09 f303 	lsl.w	r3, r9, r3
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	46a2      	mov	sl, r4
 8002bf4:	9304      	str	r3, [sp, #16]
 8002bf6:	e7d2      	b.n	8002b9e <_vfiprintf_r+0xc6>
 8002bf8:	9b03      	ldr	r3, [sp, #12]
 8002bfa:	1d19      	adds	r1, r3, #4
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	9103      	str	r1, [sp, #12]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	bfbb      	ittet	lt
 8002c04:	425b      	neglt	r3, r3
 8002c06:	f042 0202 	orrlt.w	r2, r2, #2
 8002c0a:	9307      	strge	r3, [sp, #28]
 8002c0c:	9307      	strlt	r3, [sp, #28]
 8002c0e:	bfb8      	it	lt
 8002c10:	9204      	strlt	r2, [sp, #16]
 8002c12:	7823      	ldrb	r3, [r4, #0]
 8002c14:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c16:	d10a      	bne.n	8002c2e <_vfiprintf_r+0x156>
 8002c18:	7863      	ldrb	r3, [r4, #1]
 8002c1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c1c:	d132      	bne.n	8002c84 <_vfiprintf_r+0x1ac>
 8002c1e:	9b03      	ldr	r3, [sp, #12]
 8002c20:	3402      	adds	r4, #2
 8002c22:	1d1a      	adds	r2, r3, #4
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	9203      	str	r2, [sp, #12]
 8002c28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002c2c:	9305      	str	r3, [sp, #20]
 8002c2e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002cf8 <_vfiprintf_r+0x220>
 8002c32:	2203      	movs	r2, #3
 8002c34:	4650      	mov	r0, sl
 8002c36:	7821      	ldrb	r1, [r4, #0]
 8002c38:	f000 fab6 	bl	80031a8 <memchr>
 8002c3c:	b138      	cbz	r0, 8002c4e <_vfiprintf_r+0x176>
 8002c3e:	2240      	movs	r2, #64	@ 0x40
 8002c40:	9b04      	ldr	r3, [sp, #16]
 8002c42:	eba0 000a 	sub.w	r0, r0, sl
 8002c46:	4082      	lsls	r2, r0
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	3401      	adds	r4, #1
 8002c4c:	9304      	str	r3, [sp, #16]
 8002c4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c52:	2206      	movs	r2, #6
 8002c54:	4829      	ldr	r0, [pc, #164]	@ (8002cfc <_vfiprintf_r+0x224>)
 8002c56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c5a:	f000 faa5 	bl	80031a8 <memchr>
 8002c5e:	2800      	cmp	r0, #0
 8002c60:	d03f      	beq.n	8002ce2 <_vfiprintf_r+0x20a>
 8002c62:	4b27      	ldr	r3, [pc, #156]	@ (8002d00 <_vfiprintf_r+0x228>)
 8002c64:	bb1b      	cbnz	r3, 8002cae <_vfiprintf_r+0x1d6>
 8002c66:	9b03      	ldr	r3, [sp, #12]
 8002c68:	3307      	adds	r3, #7
 8002c6a:	f023 0307 	bic.w	r3, r3, #7
 8002c6e:	3308      	adds	r3, #8
 8002c70:	9303      	str	r3, [sp, #12]
 8002c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c74:	443b      	add	r3, r7
 8002c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c78:	e76a      	b.n	8002b50 <_vfiprintf_r+0x78>
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c82:	e7a8      	b.n	8002bd6 <_vfiprintf_r+0xfe>
 8002c84:	2300      	movs	r3, #0
 8002c86:	f04f 0c0a 	mov.w	ip, #10
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	3401      	adds	r4, #1
 8002c8e:	9305      	str	r3, [sp, #20]
 8002c90:	4620      	mov	r0, r4
 8002c92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c96:	3a30      	subs	r2, #48	@ 0x30
 8002c98:	2a09      	cmp	r2, #9
 8002c9a:	d903      	bls.n	8002ca4 <_vfiprintf_r+0x1cc>
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0c6      	beq.n	8002c2e <_vfiprintf_r+0x156>
 8002ca0:	9105      	str	r1, [sp, #20]
 8002ca2:	e7c4      	b.n	8002c2e <_vfiprintf_r+0x156>
 8002ca4:	4604      	mov	r4, r0
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002cac:	e7f0      	b.n	8002c90 <_vfiprintf_r+0x1b8>
 8002cae:	ab03      	add	r3, sp, #12
 8002cb0:	9300      	str	r3, [sp, #0]
 8002cb2:	462a      	mov	r2, r5
 8002cb4:	4630      	mov	r0, r6
 8002cb6:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <_vfiprintf_r+0x22c>)
 8002cb8:	a904      	add	r1, sp, #16
 8002cba:	f3af 8000 	nop.w
 8002cbe:	4607      	mov	r7, r0
 8002cc0:	1c78      	adds	r0, r7, #1
 8002cc2:	d1d6      	bne.n	8002c72 <_vfiprintf_r+0x19a>
 8002cc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002cc6:	07d9      	lsls	r1, r3, #31
 8002cc8:	d405      	bmi.n	8002cd6 <_vfiprintf_r+0x1fe>
 8002cca:	89ab      	ldrh	r3, [r5, #12]
 8002ccc:	059a      	lsls	r2, r3, #22
 8002cce:	d402      	bmi.n	8002cd6 <_vfiprintf_r+0x1fe>
 8002cd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002cd2:	f7ff fc89 	bl	80025e8 <__retarget_lock_release_recursive>
 8002cd6:	89ab      	ldrh	r3, [r5, #12]
 8002cd8:	065b      	lsls	r3, r3, #25
 8002cda:	f53f af1f 	bmi.w	8002b1c <_vfiprintf_r+0x44>
 8002cde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002ce0:	e71e      	b.n	8002b20 <_vfiprintf_r+0x48>
 8002ce2:	ab03      	add	r3, sp, #12
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	462a      	mov	r2, r5
 8002ce8:	4630      	mov	r0, r6
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <_vfiprintf_r+0x22c>)
 8002cec:	a904      	add	r1, sp, #16
 8002cee:	f000 f87d 	bl	8002dec <_printf_i>
 8002cf2:	e7e4      	b.n	8002cbe <_vfiprintf_r+0x1e6>
 8002cf4:	0800353e 	.word	0x0800353e
 8002cf8:	08003544 	.word	0x08003544
 8002cfc:	08003548 	.word	0x08003548
 8002d00:	00000000 	.word	0x00000000
 8002d04:	08002ab3 	.word	0x08002ab3

08002d08 <_printf_common>:
 8002d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d0c:	4616      	mov	r6, r2
 8002d0e:	4698      	mov	r8, r3
 8002d10:	688a      	ldr	r2, [r1, #8]
 8002d12:	690b      	ldr	r3, [r1, #16]
 8002d14:	4607      	mov	r7, r0
 8002d16:	4293      	cmp	r3, r2
 8002d18:	bfb8      	it	lt
 8002d1a:	4613      	movlt	r3, r2
 8002d1c:	6033      	str	r3, [r6, #0]
 8002d1e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002d22:	460c      	mov	r4, r1
 8002d24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d28:	b10a      	cbz	r2, 8002d2e <_printf_common+0x26>
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	6033      	str	r3, [r6, #0]
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	0699      	lsls	r1, r3, #26
 8002d32:	bf42      	ittt	mi
 8002d34:	6833      	ldrmi	r3, [r6, #0]
 8002d36:	3302      	addmi	r3, #2
 8002d38:	6033      	strmi	r3, [r6, #0]
 8002d3a:	6825      	ldr	r5, [r4, #0]
 8002d3c:	f015 0506 	ands.w	r5, r5, #6
 8002d40:	d106      	bne.n	8002d50 <_printf_common+0x48>
 8002d42:	f104 0a19 	add.w	sl, r4, #25
 8002d46:	68e3      	ldr	r3, [r4, #12]
 8002d48:	6832      	ldr	r2, [r6, #0]
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	42ab      	cmp	r3, r5
 8002d4e:	dc2b      	bgt.n	8002da8 <_printf_common+0xa0>
 8002d50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002d54:	6822      	ldr	r2, [r4, #0]
 8002d56:	3b00      	subs	r3, #0
 8002d58:	bf18      	it	ne
 8002d5a:	2301      	movne	r3, #1
 8002d5c:	0692      	lsls	r2, r2, #26
 8002d5e:	d430      	bmi.n	8002dc2 <_printf_common+0xba>
 8002d60:	4641      	mov	r1, r8
 8002d62:	4638      	mov	r0, r7
 8002d64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002d68:	47c8      	blx	r9
 8002d6a:	3001      	adds	r0, #1
 8002d6c:	d023      	beq.n	8002db6 <_printf_common+0xae>
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	6922      	ldr	r2, [r4, #16]
 8002d72:	f003 0306 	and.w	r3, r3, #6
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	bf14      	ite	ne
 8002d7a:	2500      	movne	r5, #0
 8002d7c:	6833      	ldreq	r3, [r6, #0]
 8002d7e:	f04f 0600 	mov.w	r6, #0
 8002d82:	bf08      	it	eq
 8002d84:	68e5      	ldreq	r5, [r4, #12]
 8002d86:	f104 041a 	add.w	r4, r4, #26
 8002d8a:	bf08      	it	eq
 8002d8c:	1aed      	subeq	r5, r5, r3
 8002d8e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d92:	bf08      	it	eq
 8002d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	bfc4      	itt	gt
 8002d9c:	1a9b      	subgt	r3, r3, r2
 8002d9e:	18ed      	addgt	r5, r5, r3
 8002da0:	42b5      	cmp	r5, r6
 8002da2:	d11a      	bne.n	8002dda <_printf_common+0xd2>
 8002da4:	2000      	movs	r0, #0
 8002da6:	e008      	b.n	8002dba <_printf_common+0xb2>
 8002da8:	2301      	movs	r3, #1
 8002daa:	4652      	mov	r2, sl
 8002dac:	4641      	mov	r1, r8
 8002dae:	4638      	mov	r0, r7
 8002db0:	47c8      	blx	r9
 8002db2:	3001      	adds	r0, #1
 8002db4:	d103      	bne.n	8002dbe <_printf_common+0xb6>
 8002db6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dbe:	3501      	adds	r5, #1
 8002dc0:	e7c1      	b.n	8002d46 <_printf_common+0x3e>
 8002dc2:	2030      	movs	r0, #48	@ 0x30
 8002dc4:	18e1      	adds	r1, r4, r3
 8002dc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002dd0:	4422      	add	r2, r4
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002dd8:	e7c2      	b.n	8002d60 <_printf_common+0x58>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	4622      	mov	r2, r4
 8002dde:	4641      	mov	r1, r8
 8002de0:	4638      	mov	r0, r7
 8002de2:	47c8      	blx	r9
 8002de4:	3001      	adds	r0, #1
 8002de6:	d0e6      	beq.n	8002db6 <_printf_common+0xae>
 8002de8:	3601      	adds	r6, #1
 8002dea:	e7d9      	b.n	8002da0 <_printf_common+0x98>

08002dec <_printf_i>:
 8002dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002df0:	7e0f      	ldrb	r7, [r1, #24]
 8002df2:	4691      	mov	r9, r2
 8002df4:	2f78      	cmp	r7, #120	@ 0x78
 8002df6:	4680      	mov	r8, r0
 8002df8:	460c      	mov	r4, r1
 8002dfa:	469a      	mov	sl, r3
 8002dfc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002dfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e02:	d807      	bhi.n	8002e14 <_printf_i+0x28>
 8002e04:	2f62      	cmp	r7, #98	@ 0x62
 8002e06:	d80a      	bhi.n	8002e1e <_printf_i+0x32>
 8002e08:	2f00      	cmp	r7, #0
 8002e0a:	f000 80d3 	beq.w	8002fb4 <_printf_i+0x1c8>
 8002e0e:	2f58      	cmp	r7, #88	@ 0x58
 8002e10:	f000 80ba 	beq.w	8002f88 <_printf_i+0x19c>
 8002e14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002e1c:	e03a      	b.n	8002e94 <_printf_i+0xa8>
 8002e1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002e22:	2b15      	cmp	r3, #21
 8002e24:	d8f6      	bhi.n	8002e14 <_printf_i+0x28>
 8002e26:	a101      	add	r1, pc, #4	@ (adr r1, 8002e2c <_printf_i+0x40>)
 8002e28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002e2c:	08002e85 	.word	0x08002e85
 8002e30:	08002e99 	.word	0x08002e99
 8002e34:	08002e15 	.word	0x08002e15
 8002e38:	08002e15 	.word	0x08002e15
 8002e3c:	08002e15 	.word	0x08002e15
 8002e40:	08002e15 	.word	0x08002e15
 8002e44:	08002e99 	.word	0x08002e99
 8002e48:	08002e15 	.word	0x08002e15
 8002e4c:	08002e15 	.word	0x08002e15
 8002e50:	08002e15 	.word	0x08002e15
 8002e54:	08002e15 	.word	0x08002e15
 8002e58:	08002f9b 	.word	0x08002f9b
 8002e5c:	08002ec3 	.word	0x08002ec3
 8002e60:	08002f55 	.word	0x08002f55
 8002e64:	08002e15 	.word	0x08002e15
 8002e68:	08002e15 	.word	0x08002e15
 8002e6c:	08002fbd 	.word	0x08002fbd
 8002e70:	08002e15 	.word	0x08002e15
 8002e74:	08002ec3 	.word	0x08002ec3
 8002e78:	08002e15 	.word	0x08002e15
 8002e7c:	08002e15 	.word	0x08002e15
 8002e80:	08002f5d 	.word	0x08002f5d
 8002e84:	6833      	ldr	r3, [r6, #0]
 8002e86:	1d1a      	adds	r2, r3, #4
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6032      	str	r2, [r6, #0]
 8002e8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e94:	2301      	movs	r3, #1
 8002e96:	e09e      	b.n	8002fd6 <_printf_i+0x1ea>
 8002e98:	6833      	ldr	r3, [r6, #0]
 8002e9a:	6820      	ldr	r0, [r4, #0]
 8002e9c:	1d19      	adds	r1, r3, #4
 8002e9e:	6031      	str	r1, [r6, #0]
 8002ea0:	0606      	lsls	r6, r0, #24
 8002ea2:	d501      	bpl.n	8002ea8 <_printf_i+0xbc>
 8002ea4:	681d      	ldr	r5, [r3, #0]
 8002ea6:	e003      	b.n	8002eb0 <_printf_i+0xc4>
 8002ea8:	0645      	lsls	r5, r0, #25
 8002eaa:	d5fb      	bpl.n	8002ea4 <_printf_i+0xb8>
 8002eac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002eb0:	2d00      	cmp	r5, #0
 8002eb2:	da03      	bge.n	8002ebc <_printf_i+0xd0>
 8002eb4:	232d      	movs	r3, #45	@ 0x2d
 8002eb6:	426d      	negs	r5, r5
 8002eb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ebc:	230a      	movs	r3, #10
 8002ebe:	4859      	ldr	r0, [pc, #356]	@ (8003024 <_printf_i+0x238>)
 8002ec0:	e011      	b.n	8002ee6 <_printf_i+0xfa>
 8002ec2:	6821      	ldr	r1, [r4, #0]
 8002ec4:	6833      	ldr	r3, [r6, #0]
 8002ec6:	0608      	lsls	r0, r1, #24
 8002ec8:	f853 5b04 	ldr.w	r5, [r3], #4
 8002ecc:	d402      	bmi.n	8002ed4 <_printf_i+0xe8>
 8002ece:	0649      	lsls	r1, r1, #25
 8002ed0:	bf48      	it	mi
 8002ed2:	b2ad      	uxthmi	r5, r5
 8002ed4:	2f6f      	cmp	r7, #111	@ 0x6f
 8002ed6:	6033      	str	r3, [r6, #0]
 8002ed8:	bf14      	ite	ne
 8002eda:	230a      	movne	r3, #10
 8002edc:	2308      	moveq	r3, #8
 8002ede:	4851      	ldr	r0, [pc, #324]	@ (8003024 <_printf_i+0x238>)
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002ee6:	6866      	ldr	r6, [r4, #4]
 8002ee8:	2e00      	cmp	r6, #0
 8002eea:	bfa8      	it	ge
 8002eec:	6821      	ldrge	r1, [r4, #0]
 8002eee:	60a6      	str	r6, [r4, #8]
 8002ef0:	bfa4      	itt	ge
 8002ef2:	f021 0104 	bicge.w	r1, r1, #4
 8002ef6:	6021      	strge	r1, [r4, #0]
 8002ef8:	b90d      	cbnz	r5, 8002efe <_printf_i+0x112>
 8002efa:	2e00      	cmp	r6, #0
 8002efc:	d04b      	beq.n	8002f96 <_printf_i+0x1aa>
 8002efe:	4616      	mov	r6, r2
 8002f00:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f04:	fb03 5711 	mls	r7, r3, r1, r5
 8002f08:	5dc7      	ldrb	r7, [r0, r7]
 8002f0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f0e:	462f      	mov	r7, r5
 8002f10:	42bb      	cmp	r3, r7
 8002f12:	460d      	mov	r5, r1
 8002f14:	d9f4      	bls.n	8002f00 <_printf_i+0x114>
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d10b      	bne.n	8002f32 <_printf_i+0x146>
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	07df      	lsls	r7, r3, #31
 8002f1e:	d508      	bpl.n	8002f32 <_printf_i+0x146>
 8002f20:	6923      	ldr	r3, [r4, #16]
 8002f22:	6861      	ldr	r1, [r4, #4]
 8002f24:	4299      	cmp	r1, r3
 8002f26:	bfde      	ittt	le
 8002f28:	2330      	movle	r3, #48	@ 0x30
 8002f2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002f32:	1b92      	subs	r2, r2, r6
 8002f34:	6122      	str	r2, [r4, #16]
 8002f36:	464b      	mov	r3, r9
 8002f38:	4621      	mov	r1, r4
 8002f3a:	4640      	mov	r0, r8
 8002f3c:	f8cd a000 	str.w	sl, [sp]
 8002f40:	aa03      	add	r2, sp, #12
 8002f42:	f7ff fee1 	bl	8002d08 <_printf_common>
 8002f46:	3001      	adds	r0, #1
 8002f48:	d14a      	bne.n	8002fe0 <_printf_i+0x1f4>
 8002f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4e:	b004      	add	sp, #16
 8002f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f54:	6823      	ldr	r3, [r4, #0]
 8002f56:	f043 0320 	orr.w	r3, r3, #32
 8002f5a:	6023      	str	r3, [r4, #0]
 8002f5c:	2778      	movs	r7, #120	@ 0x78
 8002f5e:	4832      	ldr	r0, [pc, #200]	@ (8003028 <_printf_i+0x23c>)
 8002f60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	6831      	ldr	r1, [r6, #0]
 8002f68:	061f      	lsls	r7, r3, #24
 8002f6a:	f851 5b04 	ldr.w	r5, [r1], #4
 8002f6e:	d402      	bmi.n	8002f76 <_printf_i+0x18a>
 8002f70:	065f      	lsls	r7, r3, #25
 8002f72:	bf48      	it	mi
 8002f74:	b2ad      	uxthmi	r5, r5
 8002f76:	6031      	str	r1, [r6, #0]
 8002f78:	07d9      	lsls	r1, r3, #31
 8002f7a:	bf44      	itt	mi
 8002f7c:	f043 0320 	orrmi.w	r3, r3, #32
 8002f80:	6023      	strmi	r3, [r4, #0]
 8002f82:	b11d      	cbz	r5, 8002f8c <_printf_i+0x1a0>
 8002f84:	2310      	movs	r3, #16
 8002f86:	e7ab      	b.n	8002ee0 <_printf_i+0xf4>
 8002f88:	4826      	ldr	r0, [pc, #152]	@ (8003024 <_printf_i+0x238>)
 8002f8a:	e7e9      	b.n	8002f60 <_printf_i+0x174>
 8002f8c:	6823      	ldr	r3, [r4, #0]
 8002f8e:	f023 0320 	bic.w	r3, r3, #32
 8002f92:	6023      	str	r3, [r4, #0]
 8002f94:	e7f6      	b.n	8002f84 <_printf_i+0x198>
 8002f96:	4616      	mov	r6, r2
 8002f98:	e7bd      	b.n	8002f16 <_printf_i+0x12a>
 8002f9a:	6833      	ldr	r3, [r6, #0]
 8002f9c:	6825      	ldr	r5, [r4, #0]
 8002f9e:	1d18      	adds	r0, r3, #4
 8002fa0:	6961      	ldr	r1, [r4, #20]
 8002fa2:	6030      	str	r0, [r6, #0]
 8002fa4:	062e      	lsls	r6, r5, #24
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	d501      	bpl.n	8002fae <_printf_i+0x1c2>
 8002faa:	6019      	str	r1, [r3, #0]
 8002fac:	e002      	b.n	8002fb4 <_printf_i+0x1c8>
 8002fae:	0668      	lsls	r0, r5, #25
 8002fb0:	d5fb      	bpl.n	8002faa <_printf_i+0x1be>
 8002fb2:	8019      	strh	r1, [r3, #0]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	4616      	mov	r6, r2
 8002fb8:	6123      	str	r3, [r4, #16]
 8002fba:	e7bc      	b.n	8002f36 <_printf_i+0x14a>
 8002fbc:	6833      	ldr	r3, [r6, #0]
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	1d1a      	adds	r2, r3, #4
 8002fc2:	6032      	str	r2, [r6, #0]
 8002fc4:	681e      	ldr	r6, [r3, #0]
 8002fc6:	6862      	ldr	r2, [r4, #4]
 8002fc8:	4630      	mov	r0, r6
 8002fca:	f000 f8ed 	bl	80031a8 <memchr>
 8002fce:	b108      	cbz	r0, 8002fd4 <_printf_i+0x1e8>
 8002fd0:	1b80      	subs	r0, r0, r6
 8002fd2:	6060      	str	r0, [r4, #4]
 8002fd4:	6863      	ldr	r3, [r4, #4]
 8002fd6:	6123      	str	r3, [r4, #16]
 8002fd8:	2300      	movs	r3, #0
 8002fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fde:	e7aa      	b.n	8002f36 <_printf_i+0x14a>
 8002fe0:	4632      	mov	r2, r6
 8002fe2:	4649      	mov	r1, r9
 8002fe4:	4640      	mov	r0, r8
 8002fe6:	6923      	ldr	r3, [r4, #16]
 8002fe8:	47d0      	blx	sl
 8002fea:	3001      	adds	r0, #1
 8002fec:	d0ad      	beq.n	8002f4a <_printf_i+0x15e>
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	079b      	lsls	r3, r3, #30
 8002ff2:	d413      	bmi.n	800301c <_printf_i+0x230>
 8002ff4:	68e0      	ldr	r0, [r4, #12]
 8002ff6:	9b03      	ldr	r3, [sp, #12]
 8002ff8:	4298      	cmp	r0, r3
 8002ffa:	bfb8      	it	lt
 8002ffc:	4618      	movlt	r0, r3
 8002ffe:	e7a6      	b.n	8002f4e <_printf_i+0x162>
 8003000:	2301      	movs	r3, #1
 8003002:	4632      	mov	r2, r6
 8003004:	4649      	mov	r1, r9
 8003006:	4640      	mov	r0, r8
 8003008:	47d0      	blx	sl
 800300a:	3001      	adds	r0, #1
 800300c:	d09d      	beq.n	8002f4a <_printf_i+0x15e>
 800300e:	3501      	adds	r5, #1
 8003010:	68e3      	ldr	r3, [r4, #12]
 8003012:	9903      	ldr	r1, [sp, #12]
 8003014:	1a5b      	subs	r3, r3, r1
 8003016:	42ab      	cmp	r3, r5
 8003018:	dcf2      	bgt.n	8003000 <_printf_i+0x214>
 800301a:	e7eb      	b.n	8002ff4 <_printf_i+0x208>
 800301c:	2500      	movs	r5, #0
 800301e:	f104 0619 	add.w	r6, r4, #25
 8003022:	e7f5      	b.n	8003010 <_printf_i+0x224>
 8003024:	0800354f 	.word	0x0800354f
 8003028:	08003560 	.word	0x08003560

0800302c <__swbuf_r>:
 800302c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302e:	460e      	mov	r6, r1
 8003030:	4614      	mov	r4, r2
 8003032:	4605      	mov	r5, r0
 8003034:	b118      	cbz	r0, 800303e <__swbuf_r+0x12>
 8003036:	6a03      	ldr	r3, [r0, #32]
 8003038:	b90b      	cbnz	r3, 800303e <__swbuf_r+0x12>
 800303a:	f7ff f99b 	bl	8002374 <__sinit>
 800303e:	69a3      	ldr	r3, [r4, #24]
 8003040:	60a3      	str	r3, [r4, #8]
 8003042:	89a3      	ldrh	r3, [r4, #12]
 8003044:	071a      	lsls	r2, r3, #28
 8003046:	d501      	bpl.n	800304c <__swbuf_r+0x20>
 8003048:	6923      	ldr	r3, [r4, #16]
 800304a:	b943      	cbnz	r3, 800305e <__swbuf_r+0x32>
 800304c:	4621      	mov	r1, r4
 800304e:	4628      	mov	r0, r5
 8003050:	f000 f82a 	bl	80030a8 <__swsetup_r>
 8003054:	b118      	cbz	r0, 800305e <__swbuf_r+0x32>
 8003056:	f04f 37ff 	mov.w	r7, #4294967295
 800305a:	4638      	mov	r0, r7
 800305c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	6922      	ldr	r2, [r4, #16]
 8003062:	b2f6      	uxtb	r6, r6
 8003064:	1a98      	subs	r0, r3, r2
 8003066:	6963      	ldr	r3, [r4, #20]
 8003068:	4637      	mov	r7, r6
 800306a:	4283      	cmp	r3, r0
 800306c:	dc05      	bgt.n	800307a <__swbuf_r+0x4e>
 800306e:	4621      	mov	r1, r4
 8003070:	4628      	mov	r0, r5
 8003072:	f7ff f8b7 	bl	80021e4 <_fflush_r>
 8003076:	2800      	cmp	r0, #0
 8003078:	d1ed      	bne.n	8003056 <__swbuf_r+0x2a>
 800307a:	68a3      	ldr	r3, [r4, #8]
 800307c:	3b01      	subs	r3, #1
 800307e:	60a3      	str	r3, [r4, #8]
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	6022      	str	r2, [r4, #0]
 8003086:	701e      	strb	r6, [r3, #0]
 8003088:	6962      	ldr	r2, [r4, #20]
 800308a:	1c43      	adds	r3, r0, #1
 800308c:	429a      	cmp	r2, r3
 800308e:	d004      	beq.n	800309a <__swbuf_r+0x6e>
 8003090:	89a3      	ldrh	r3, [r4, #12]
 8003092:	07db      	lsls	r3, r3, #31
 8003094:	d5e1      	bpl.n	800305a <__swbuf_r+0x2e>
 8003096:	2e0a      	cmp	r6, #10
 8003098:	d1df      	bne.n	800305a <__swbuf_r+0x2e>
 800309a:	4621      	mov	r1, r4
 800309c:	4628      	mov	r0, r5
 800309e:	f7ff f8a1 	bl	80021e4 <_fflush_r>
 80030a2:	2800      	cmp	r0, #0
 80030a4:	d0d9      	beq.n	800305a <__swbuf_r+0x2e>
 80030a6:	e7d6      	b.n	8003056 <__swbuf_r+0x2a>

080030a8 <__swsetup_r>:
 80030a8:	b538      	push	{r3, r4, r5, lr}
 80030aa:	4b29      	ldr	r3, [pc, #164]	@ (8003150 <__swsetup_r+0xa8>)
 80030ac:	4605      	mov	r5, r0
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	460c      	mov	r4, r1
 80030b2:	b118      	cbz	r0, 80030bc <__swsetup_r+0x14>
 80030b4:	6a03      	ldr	r3, [r0, #32]
 80030b6:	b90b      	cbnz	r3, 80030bc <__swsetup_r+0x14>
 80030b8:	f7ff f95c 	bl	8002374 <__sinit>
 80030bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030c0:	0719      	lsls	r1, r3, #28
 80030c2:	d422      	bmi.n	800310a <__swsetup_r+0x62>
 80030c4:	06da      	lsls	r2, r3, #27
 80030c6:	d407      	bmi.n	80030d8 <__swsetup_r+0x30>
 80030c8:	2209      	movs	r2, #9
 80030ca:	602a      	str	r2, [r5, #0]
 80030cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030d0:	f04f 30ff 	mov.w	r0, #4294967295
 80030d4:	81a3      	strh	r3, [r4, #12]
 80030d6:	e033      	b.n	8003140 <__swsetup_r+0x98>
 80030d8:	0758      	lsls	r0, r3, #29
 80030da:	d512      	bpl.n	8003102 <__swsetup_r+0x5a>
 80030dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80030de:	b141      	cbz	r1, 80030f2 <__swsetup_r+0x4a>
 80030e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80030e4:	4299      	cmp	r1, r3
 80030e6:	d002      	beq.n	80030ee <__swsetup_r+0x46>
 80030e8:	4628      	mov	r0, r5
 80030ea:	f7ff fa7f 	bl	80025ec <_free_r>
 80030ee:	2300      	movs	r3, #0
 80030f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80030f2:	89a3      	ldrh	r3, [r4, #12]
 80030f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80030f8:	81a3      	strh	r3, [r4, #12]
 80030fa:	2300      	movs	r3, #0
 80030fc:	6063      	str	r3, [r4, #4]
 80030fe:	6923      	ldr	r3, [r4, #16]
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	89a3      	ldrh	r3, [r4, #12]
 8003104:	f043 0308 	orr.w	r3, r3, #8
 8003108:	81a3      	strh	r3, [r4, #12]
 800310a:	6923      	ldr	r3, [r4, #16]
 800310c:	b94b      	cbnz	r3, 8003122 <__swsetup_r+0x7a>
 800310e:	89a3      	ldrh	r3, [r4, #12]
 8003110:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003118:	d003      	beq.n	8003122 <__swsetup_r+0x7a>
 800311a:	4621      	mov	r1, r4
 800311c:	4628      	mov	r0, r5
 800311e:	f000 f8b2 	bl	8003286 <__smakebuf_r>
 8003122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003126:	f013 0201 	ands.w	r2, r3, #1
 800312a:	d00a      	beq.n	8003142 <__swsetup_r+0x9a>
 800312c:	2200      	movs	r2, #0
 800312e:	60a2      	str	r2, [r4, #8]
 8003130:	6962      	ldr	r2, [r4, #20]
 8003132:	4252      	negs	r2, r2
 8003134:	61a2      	str	r2, [r4, #24]
 8003136:	6922      	ldr	r2, [r4, #16]
 8003138:	b942      	cbnz	r2, 800314c <__swsetup_r+0xa4>
 800313a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800313e:	d1c5      	bne.n	80030cc <__swsetup_r+0x24>
 8003140:	bd38      	pop	{r3, r4, r5, pc}
 8003142:	0799      	lsls	r1, r3, #30
 8003144:	bf58      	it	pl
 8003146:	6962      	ldrpl	r2, [r4, #20]
 8003148:	60a2      	str	r2, [r4, #8]
 800314a:	e7f4      	b.n	8003136 <__swsetup_r+0x8e>
 800314c:	2000      	movs	r0, #0
 800314e:	e7f7      	b.n	8003140 <__swsetup_r+0x98>
 8003150:	20000030 	.word	0x20000030

08003154 <memmove>:
 8003154:	4288      	cmp	r0, r1
 8003156:	b510      	push	{r4, lr}
 8003158:	eb01 0402 	add.w	r4, r1, r2
 800315c:	d902      	bls.n	8003164 <memmove+0x10>
 800315e:	4284      	cmp	r4, r0
 8003160:	4623      	mov	r3, r4
 8003162:	d807      	bhi.n	8003174 <memmove+0x20>
 8003164:	1e43      	subs	r3, r0, #1
 8003166:	42a1      	cmp	r1, r4
 8003168:	d008      	beq.n	800317c <memmove+0x28>
 800316a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800316e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003172:	e7f8      	b.n	8003166 <memmove+0x12>
 8003174:	4601      	mov	r1, r0
 8003176:	4402      	add	r2, r0
 8003178:	428a      	cmp	r2, r1
 800317a:	d100      	bne.n	800317e <memmove+0x2a>
 800317c:	bd10      	pop	{r4, pc}
 800317e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003182:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003186:	e7f7      	b.n	8003178 <memmove+0x24>

08003188 <_sbrk_r>:
 8003188:	b538      	push	{r3, r4, r5, lr}
 800318a:	2300      	movs	r3, #0
 800318c:	4d05      	ldr	r5, [pc, #20]	@ (80031a4 <_sbrk_r+0x1c>)
 800318e:	4604      	mov	r4, r0
 8003190:	4608      	mov	r0, r1
 8003192:	602b      	str	r3, [r5, #0]
 8003194:	f7fd f978 	bl	8000488 <_sbrk>
 8003198:	1c43      	adds	r3, r0, #1
 800319a:	d102      	bne.n	80031a2 <_sbrk_r+0x1a>
 800319c:	682b      	ldr	r3, [r5, #0]
 800319e:	b103      	cbz	r3, 80031a2 <_sbrk_r+0x1a>
 80031a0:	6023      	str	r3, [r4, #0]
 80031a2:	bd38      	pop	{r3, r4, r5, pc}
 80031a4:	20000338 	.word	0x20000338

080031a8 <memchr>:
 80031a8:	4603      	mov	r3, r0
 80031aa:	b510      	push	{r4, lr}
 80031ac:	b2c9      	uxtb	r1, r1
 80031ae:	4402      	add	r2, r0
 80031b0:	4293      	cmp	r3, r2
 80031b2:	4618      	mov	r0, r3
 80031b4:	d101      	bne.n	80031ba <memchr+0x12>
 80031b6:	2000      	movs	r0, #0
 80031b8:	e003      	b.n	80031c2 <memchr+0x1a>
 80031ba:	7804      	ldrb	r4, [r0, #0]
 80031bc:	3301      	adds	r3, #1
 80031be:	428c      	cmp	r4, r1
 80031c0:	d1f6      	bne.n	80031b0 <memchr+0x8>
 80031c2:	bd10      	pop	{r4, pc}

080031c4 <memcpy>:
 80031c4:	440a      	add	r2, r1
 80031c6:	4291      	cmp	r1, r2
 80031c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80031cc:	d100      	bne.n	80031d0 <memcpy+0xc>
 80031ce:	4770      	bx	lr
 80031d0:	b510      	push	{r4, lr}
 80031d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031d6:	4291      	cmp	r1, r2
 80031d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031dc:	d1f9      	bne.n	80031d2 <memcpy+0xe>
 80031de:	bd10      	pop	{r4, pc}

080031e0 <_realloc_r>:
 80031e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031e4:	4680      	mov	r8, r0
 80031e6:	4615      	mov	r5, r2
 80031e8:	460c      	mov	r4, r1
 80031ea:	b921      	cbnz	r1, 80031f6 <_realloc_r+0x16>
 80031ec:	4611      	mov	r1, r2
 80031ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80031f2:	f7ff ba65 	b.w	80026c0 <_malloc_r>
 80031f6:	b92a      	cbnz	r2, 8003204 <_realloc_r+0x24>
 80031f8:	f7ff f9f8 	bl	80025ec <_free_r>
 80031fc:	2400      	movs	r4, #0
 80031fe:	4620      	mov	r0, r4
 8003200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003204:	f000 f89e 	bl	8003344 <_malloc_usable_size_r>
 8003208:	4285      	cmp	r5, r0
 800320a:	4606      	mov	r6, r0
 800320c:	d802      	bhi.n	8003214 <_realloc_r+0x34>
 800320e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003212:	d8f4      	bhi.n	80031fe <_realloc_r+0x1e>
 8003214:	4629      	mov	r1, r5
 8003216:	4640      	mov	r0, r8
 8003218:	f7ff fa52 	bl	80026c0 <_malloc_r>
 800321c:	4607      	mov	r7, r0
 800321e:	2800      	cmp	r0, #0
 8003220:	d0ec      	beq.n	80031fc <_realloc_r+0x1c>
 8003222:	42b5      	cmp	r5, r6
 8003224:	462a      	mov	r2, r5
 8003226:	4621      	mov	r1, r4
 8003228:	bf28      	it	cs
 800322a:	4632      	movcs	r2, r6
 800322c:	f7ff ffca 	bl	80031c4 <memcpy>
 8003230:	4621      	mov	r1, r4
 8003232:	4640      	mov	r0, r8
 8003234:	f7ff f9da 	bl	80025ec <_free_r>
 8003238:	463c      	mov	r4, r7
 800323a:	e7e0      	b.n	80031fe <_realloc_r+0x1e>

0800323c <__swhatbuf_r>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	460c      	mov	r4, r1
 8003240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003244:	4615      	mov	r5, r2
 8003246:	2900      	cmp	r1, #0
 8003248:	461e      	mov	r6, r3
 800324a:	b096      	sub	sp, #88	@ 0x58
 800324c:	da0c      	bge.n	8003268 <__swhatbuf_r+0x2c>
 800324e:	89a3      	ldrh	r3, [r4, #12]
 8003250:	2100      	movs	r1, #0
 8003252:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003256:	bf14      	ite	ne
 8003258:	2340      	movne	r3, #64	@ 0x40
 800325a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800325e:	2000      	movs	r0, #0
 8003260:	6031      	str	r1, [r6, #0]
 8003262:	602b      	str	r3, [r5, #0]
 8003264:	b016      	add	sp, #88	@ 0x58
 8003266:	bd70      	pop	{r4, r5, r6, pc}
 8003268:	466a      	mov	r2, sp
 800326a:	f000 f849 	bl	8003300 <_fstat_r>
 800326e:	2800      	cmp	r0, #0
 8003270:	dbed      	blt.n	800324e <__swhatbuf_r+0x12>
 8003272:	9901      	ldr	r1, [sp, #4]
 8003274:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003278:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800327c:	4259      	negs	r1, r3
 800327e:	4159      	adcs	r1, r3
 8003280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003284:	e7eb      	b.n	800325e <__swhatbuf_r+0x22>

08003286 <__smakebuf_r>:
 8003286:	898b      	ldrh	r3, [r1, #12]
 8003288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800328a:	079d      	lsls	r5, r3, #30
 800328c:	4606      	mov	r6, r0
 800328e:	460c      	mov	r4, r1
 8003290:	d507      	bpl.n	80032a2 <__smakebuf_r+0x1c>
 8003292:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003296:	6023      	str	r3, [r4, #0]
 8003298:	6123      	str	r3, [r4, #16]
 800329a:	2301      	movs	r3, #1
 800329c:	6163      	str	r3, [r4, #20]
 800329e:	b003      	add	sp, #12
 80032a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032a2:	466a      	mov	r2, sp
 80032a4:	ab01      	add	r3, sp, #4
 80032a6:	f7ff ffc9 	bl	800323c <__swhatbuf_r>
 80032aa:	9f00      	ldr	r7, [sp, #0]
 80032ac:	4605      	mov	r5, r0
 80032ae:	4639      	mov	r1, r7
 80032b0:	4630      	mov	r0, r6
 80032b2:	f7ff fa05 	bl	80026c0 <_malloc_r>
 80032b6:	b948      	cbnz	r0, 80032cc <__smakebuf_r+0x46>
 80032b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032bc:	059a      	lsls	r2, r3, #22
 80032be:	d4ee      	bmi.n	800329e <__smakebuf_r+0x18>
 80032c0:	f023 0303 	bic.w	r3, r3, #3
 80032c4:	f043 0302 	orr.w	r3, r3, #2
 80032c8:	81a3      	strh	r3, [r4, #12]
 80032ca:	e7e2      	b.n	8003292 <__smakebuf_r+0xc>
 80032cc:	89a3      	ldrh	r3, [r4, #12]
 80032ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80032d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032d6:	81a3      	strh	r3, [r4, #12]
 80032d8:	9b01      	ldr	r3, [sp, #4]
 80032da:	6020      	str	r0, [r4, #0]
 80032dc:	b15b      	cbz	r3, 80032f6 <__smakebuf_r+0x70>
 80032de:	4630      	mov	r0, r6
 80032e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032e4:	f000 f81e 	bl	8003324 <_isatty_r>
 80032e8:	b128      	cbz	r0, 80032f6 <__smakebuf_r+0x70>
 80032ea:	89a3      	ldrh	r3, [r4, #12]
 80032ec:	f023 0303 	bic.w	r3, r3, #3
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	81a3      	strh	r3, [r4, #12]
 80032f6:	89a3      	ldrh	r3, [r4, #12]
 80032f8:	431d      	orrs	r5, r3
 80032fa:	81a5      	strh	r5, [r4, #12]
 80032fc:	e7cf      	b.n	800329e <__smakebuf_r+0x18>
	...

08003300 <_fstat_r>:
 8003300:	b538      	push	{r3, r4, r5, lr}
 8003302:	2300      	movs	r3, #0
 8003304:	4d06      	ldr	r5, [pc, #24]	@ (8003320 <_fstat_r+0x20>)
 8003306:	4604      	mov	r4, r0
 8003308:	4608      	mov	r0, r1
 800330a:	4611      	mov	r1, r2
 800330c:	602b      	str	r3, [r5, #0]
 800330e:	f7fe fd68 	bl	8001de2 <_fstat>
 8003312:	1c43      	adds	r3, r0, #1
 8003314:	d102      	bne.n	800331c <_fstat_r+0x1c>
 8003316:	682b      	ldr	r3, [r5, #0]
 8003318:	b103      	cbz	r3, 800331c <_fstat_r+0x1c>
 800331a:	6023      	str	r3, [r4, #0]
 800331c:	bd38      	pop	{r3, r4, r5, pc}
 800331e:	bf00      	nop
 8003320:	20000338 	.word	0x20000338

08003324 <_isatty_r>:
 8003324:	b538      	push	{r3, r4, r5, lr}
 8003326:	2300      	movs	r3, #0
 8003328:	4d05      	ldr	r5, [pc, #20]	@ (8003340 <_isatty_r+0x1c>)
 800332a:	4604      	mov	r4, r0
 800332c:	4608      	mov	r0, r1
 800332e:	602b      	str	r3, [r5, #0]
 8003330:	f7fe feba 	bl	80020a8 <_isatty>
 8003334:	1c43      	adds	r3, r0, #1
 8003336:	d102      	bne.n	800333e <_isatty_r+0x1a>
 8003338:	682b      	ldr	r3, [r5, #0]
 800333a:	b103      	cbz	r3, 800333e <_isatty_r+0x1a>
 800333c:	6023      	str	r3, [r4, #0]
 800333e:	bd38      	pop	{r3, r4, r5, pc}
 8003340:	20000338 	.word	0x20000338

08003344 <_malloc_usable_size_r>:
 8003344:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003348:	1f18      	subs	r0, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	bfbc      	itt	lt
 800334e:	580b      	ldrlt	r3, [r1, r0]
 8003350:	18c0      	addlt	r0, r0, r3
 8003352:	4770      	bx	lr

08003354 <_init>:
 8003354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003356:	bf00      	nop
 8003358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800335a:	bc08      	pop	{r3}
 800335c:	469e      	mov	lr, r3
 800335e:	4770      	bx	lr

08003360 <_fini>:
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003362:	bf00      	nop
 8003364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003366:	bc08      	pop	{r3}
 8003368:	469e      	mov	lr, r3
 800336a:	4770      	bx	lr
