C:/Users/33160/Desktop/risc-v-processor-sv/src/Decoder.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Decoder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Decoder

Top level modules:
	Decoder

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Alu.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Mux.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Mux.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2
-- Compiling module Mux4

Top level modules:
	Mux2
	Mux4

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Def.svh {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Def.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/PipelineReg.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/PipelineReg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IfReg
-- Compiling module IdReg
-- Compiling module ExReg
-- Compiling module MemReg
-- Compiling module WbReg

Top level modules:
	IfReg
	IdReg
	ExReg
	MemReg
	WbReg

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Driver.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Driver

Top level modules:
	Driver

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/DataHazardCtrl.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/DataHazardCtrl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DataHazardCtrl

Top level modules:
	DataHazardCtrl

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Interface.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Interface.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling interface ProcessorIntf

Top level modules:
	--none--

} {} {}} C:/Users/33160/Desktop/risc-v-processor-sv/src/Memory.sv {1 {vlog -work risc-v-processor-sv -sv -stats=none C:/Users/33160/Desktop/risc-v-processor-sv/src/Memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstMem
-- Compiling module RegMem
-- Compiling module DataMem

Top level modules:
	InstMem
	RegMem
	DataMem

} {} {}}
