Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: espSID_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "espSID_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "espSID_top"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : espSID_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "spi_slave.v" in library work
Compiling verilog file "sid_glue.v" in library work
Module <spi_slave> compiled
Compiling verilog file "ram.v" in library work
Module <sid_glue> compiled
Compiling verilog file "clock_divider.v" in library work
Module <ram> compiled
Compiling verilog file "espSID_top.v" in library work
Module <clock_divider> compiled
Module <espSID_top> compiled
No errors in compilation
Analysis of file <"espSID_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <espSID_top> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work> with parameters.
	CLK_OUT = "00000000000011110100001001000000"
	SYS_CLK = "00000001001100010010110100000000"

Analyzing hierarchy for module <ram> in library <work> with parameters.
	RAM_ADDR_BITS = "00000000000000000000000000000101"
	RAM_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <spi_slave> in library <work>.

Analyzing hierarchy for module <sid_glue> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <espSID_top>.
Module <espSID_top> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
	CLK_OUT = 32'sb00000000000011110100001001000000
	SYS_CLK = 32'sb00000001001100010010110100000000
Module <clock_divider> is correct for synthesis.
 
Analyzing module <ram> in library <work>.
	RAM_ADDR_BITS = 32'sb00000000000000000000000000000101
	RAM_WIDTH = 32'sb00000000000000000000000000001000
Module <ram> is correct for synthesis.
 
    Set property "RAM_STYLE = DISTRIBUTED" for signal <sid_ram>.
Analyzing module <spi_slave> in library <work>.
Module <spi_slave> is correct for synthesis.
 
Analyzing module <sid_glue> in library <work>.
Module <sid_glue> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <led_d2> in unit <spi_slave> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <sid_clk>.
    Found 4-bit up counter for signal <clk_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <ram>.
    Related source file is "ram.v".
    Found 256-bit register for signal <sid_ram>.
Unit <ram> synthesized.


Synthesizing Unit <spi_slave>.
    Related source file is "spi_slave.v".
WARNING:Xst:646 - Signal <ss_startmessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sclk_fallingedge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <addr>.
    Found 1-bit register for signal <write_en>.
    Found 8-bit register for signal <data>.
    Found 8-bit up counter for signal <bit_cnt>.
    Found 2-bit register for signal <mosi_r>.
    Found 3-bit register for signal <sclk_r>.
    Found 3-bit register for signal <ss_r>.
    Found 7-bit register for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <spi_slave> synthesized.


Synthesizing Unit <sid_glue>.
    Related source file is "sid_glue.v".
WARNING:Xst:1305 - Output <led_d1> is never assigned. Tied to value 0.
    Found 5-bit register for signal <addr>.
    Found 1-bit register for signal <sid_rst>.
    Found 1-bit register for signal <sid_cs>.
    Found 5-bit up counter for signal <reg_cnt>.
    Found 1-bit register for signal <running>.
    Found 1-bit register for signal <sid_clk_q>.
    Summary:
	inferred   1 Counter(s).
Unit <sid_glue> synthesized.


Synthesizing Unit <espSID_top>.
    Related source file is "espSID_top.v".
    Found 5-bit tristate buffer for signal <sid_addr>.
    Found 8-bit tristate buffer for signal <sid_data>.
    Summary:
	inferred  13 Tristate(s).
Unit <espSID_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 45
 1-bit register                                        : 6
 2-bit register                                        : 1
 3-bit register                                        : 2
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 33
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1
# Tristates                                            : 2
 5-bit tristate buffer                                 : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <espSID_top> ...

Optimizing unit <ram> ...

Optimizing unit <clock_divider> ...
  implementation constraint: INIT=r	 : sid_clk
  implementation constraint: INIT=r	 : clk_counter_3
  implementation constraint: INIT=r	 : clk_counter_2
  implementation constraint: INIT=r	 : clk_counter_0
  implementation constraint: INIT=r	 : clk_counter_1

Optimizing unit <spi_slave> ...
  implementation constraint: INIT=r	 : tmp_0
  implementation constraint: INIT=r	 : bit_cnt_6
  implementation constraint: INIT=r	 : bit_cnt_5
  implementation constraint: INIT=r	 : bit_cnt_4
  implementation constraint: INIT=r	 : bit_cnt_3
  implementation constraint: INIT=r	 : tmp_6
  implementation constraint: INIT=r	 : tmp_5
  implementation constraint: INIT=r	 : tmp_4
  implementation constraint: INIT=r	 : tmp_3
  implementation constraint: INIT=r	 : tmp_2
  implementation constraint: INIT=r	 : tmp_1
  implementation constraint: INIT=r	 : bit_cnt_7
  implementation constraint: INIT=r	 : bit_cnt_0
  implementation constraint: INIT=r	 : bit_cnt_1
  implementation constraint: INIT=r	 : bit_cnt_2

Optimizing unit <sid_glue> ...
  implementation constraint: INIT=r	 : reg_cnt_3
  implementation constraint: INIT=r	 : sid_clk_q
  implementation constraint: INIT=r	 : running
  implementation constraint: INIT=r	 : reg_cnt_4
  implementation constraint: INIT=r	 : reg_cnt_0
  implementation constraint: INIT=r	 : reg_cnt_1
  implementation constraint: INIT=r	 : reg_cnt_2

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : espSID_top.ngr
Top Level Output File Name         : espSID_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 1329
#      AND2                        : 632
#      AND3                        : 25
#      AND4                        : 5
#      AND5                        : 7
#      GND                         : 4
#      INV                         : 383
#      OR2                         : 257
#      OR4                         : 1
#      XOR2                        : 15
# FlipFlops/Latches                : 312
#      FD                          : 1
#      FDCE                        : 311
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 6
#      OBUFE                       : 13
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 306532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

