Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 99.809645
Effective Utilizations
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 1227046 sites (326394 um^2) / alloc_area 1226771 sites (326321 um^2).
Pin Density = 0.007439.
            = total # of pins 11454 / total area 1539633.
