$date
	Sat Oct 22 21:30:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#956649
b1111 !
1"
#956650
b1111 &
b1111 %
1$
#956651
0"
#956654
b101110 &
b101110 %
#956658
b10111 &
b10111 %
#956662
b1000110 &
b1000110 %
#956666
b100011 &
b100011 %
#956670
b1101010 &
b1101010 %
#956674
b110101 &
b110101 %
#956678
b10100000 &
b10100000 %
#956682
b1010000 &
b1010000 %
#956686
b101000 &
b101000 %
#956690
b10100 &
b10100 %
#956694
b1010 &
b1010 %
#956698
b101 &
b101 %
#956702
b10000 &
b10000 %
#956706
b1000 &
b1000 %
#956710
b100 &
b100 %
#956714
b10 &
b10 %
#956718
b1 &
1#
b1 %
#956722
b0 &
b0 %
0#
0$
#1926490
b1 &
b1 %
1$
b1 !
1"
#1926491
0"
#1926494
1#
#1926498
b0 &
b0 %
0#
0$
#2967000
b101 !
1"
#2967002
b101 &
b101 %
1$
#2967003
0"
#2967006
b10000 &
b10000 %
#2967010
b1000 &
b1000 %
#2967014
b100 &
b100 %
#2967018
b10 &
b10 %
#2967022
b1 &
1#
b1 %
#2967026
b0 &
b0 %
0#
0$
#4500012
