# do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:03 on Jul 22,2025
# vlog -reportprogress 300 -sv cnn_core_unit.v 
# -- Compiling module cnn_top
# 
# Top level modules:
# 	cnn_top
# End time: 15:45:03 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:03 on Jul 22,2025
# vlog -reportprogress 300 -sv cnn_engine.v 
# -- Compiling module cnn_engine
# 
# Top level modules:
# 	cnn_engine
# End time: 15:45:03 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:03 on Jul 22,2025
# vlog -reportprogress 300 -sv pool_layer.v 
# -- Compiling module pool_layer
# 
# Top level modules:
# 	pool_layer
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv fc_layer.v 
# -- Compiling module fc_layer
# 
# Top level modules:
# 	fc_layer
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv tb_cnn_multi.v 
# -- Compiling module tb_cnn_multi
# 
# Top level modules:
# 	tb_cnn_multi
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv avg_pool_unit.v 
# -- Compiling module avg_pool_unit
# 
# Top level modules:
# 	avg_pool_unit
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv relu_unit.v 
# -- Compiling module relu_unit
# 
# Top level modules:
# 	relu_unit
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv mac_unit.v 
# -- Compiling module mac_unit
# 
# Top level modules:
# 	mac_unit
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:04 on Jul 22,2025
# vlog -reportprogress 300 -sv multi_core.v 
# -- Compiling module multi_core
# 
# Top level modules:
# 	multi_core
# End time: 15:45:04 on Jul 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_cnn_multi
# vsim work.tb_cnn_multi 
# Start time: 15:45:14 on Jul 22,2025
# Loading sv_std.std
# Loading work.tb_cnn_multi
# Loading work.multi_core
# Loading work.cnn_top
# Loading work.cnn_engine
# Loading work.mac_unit
# Loading work.relu_unit
# Loading work.pool_layer
# Loading work.avg_pool_unit
# Loading work.fc_layer
add wave -position insertpoint sim:/tb_cnn_multi/#INITIAL#26/*
run 100 ns
# ** Note: $finish    : tb_cnn_multi.v(56)
#    Time: 90 ns  Iteration: 0  Instance: /tb_cnn_multi
# 1
# Break in Module tb_cnn_multi at tb_cnn_multi.v line 56
run 90 ns
# Break key hit
