{
    "1": {
        "name": "pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3",
        "file": "AlexNet-FPGA-implementation\/Pad1\/src\/pad1.cpp",
        "fileloc": "34",
        "instructions": "87",
        "total_instructions": "87",
        "calls": "",
        "basicblocks": "3",
        "loads": {
            "L": "6",
            "T": "1"
        },
        "stores": {
            "L": "12",
            "T": "1"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "pad1",
        "file": "pad1.cpp",
        "fileloc": "30",
        "instructions": "12",
        "total_instructions": "99",
        "calls": "1",
        "basicblocks": "1"
    }
}
