<stg><name>nn_inference_Pipeline_loop1</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln63 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %add_ln63 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63, void %.split12, void %_Z13hw_act_layer1PA32_fS0_.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="6">
<![CDATA[
.split12:0 %i_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:2 %temp_output_0_addr = getelementptr i32 %temp_output_0, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="temp_output_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="5">
<![CDATA[
.split12:3 %temp_output_0_load = load i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12._crit_edge:0 %store_ln63 = store i6 %add_ln63, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.split12._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="5">
<![CDATA[
.split12:3 %temp_output_0_load = load i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
.split12:4 %bitcast_ln65 = bitcast i32 %temp_output_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
.split12:6 %trunc_ln65 = trunc i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split12:7 %icmp_ln65 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split12:8 %icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln65_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:9 %or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:10 %tmp_1 = fcmp_olt  i32 %temp_output_0_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:11 %and_ln65 = and i1 %or_ln65, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:12 %br_ln65 = br i1 %and_ln65, void %.split12._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_fS0_.exit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln66 = store i32 0, i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln66 = br void %.split12._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="temp_output_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_output_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="51" from="i" to="i_2" fromId="6" toId="9">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="61" from="p_str" to="specpipeline_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="i_2" to="icmp_ln63" fromId="9" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_63" to="icmp_ln63" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="71" from="i_2" to="add_ln63" fromId="9" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln63" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="icmp_ln63" to="br_ln63" fromId="11" toId="14">
</dataflow>
<dataflow id="75" from="i_2" to="i_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="76" from="temp_output_0" to="temp_output_0_addr" fromId="45" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_77" to="temp_output_0_addr" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="i_cast" to="temp_output_0_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="80" from="temp_output_0_addr" to="temp_output_0_load" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="add_ln63" to="store_ln63" fromId="13" toId="18">
</dataflow>
<dataflow id="82" from="i" to="store_ln63" fromId="6" toId="18">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln63" fromId="83" toId="20">
</dataflow>
<dataflow id="86" from="empty_0" to="specloopname_ln63" fromId="85" toId="20">
</dataflow>
<dataflow id="87" from="temp_output_0_addr" to="temp_output_0_load" fromId="16" toId="21">
</dataflow>
<dataflow id="88" from="temp_output_0_load" to="bitcast_ln65" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="89" toId="23">
</dataflow>
<dataflow id="91" from="bitcast_ln65" to="tmp" fromId="22" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp" fromId="92" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="bitcast_ln65" to="trunc_ln65" fromId="22" toId="24">
</dataflow>
<dataflow id="97" from="tmp" to="icmp_ln65" fromId="23" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln65" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="trunc_ln65" to="icmp_ln65_1" fromId="24" toId="26">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln65_1" fromId="101" toId="26">
</dataflow>
<dataflow id="103" from="icmp_ln65_1" to="or_ln65" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="icmp_ln65" to="or_ln65" fromId="25" toId="27">
</dataflow>
<dataflow id="105" from="temp_output_0_load" to="tmp_1" fromId="21" toId="28">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_1" fromId="106" toId="28">
</dataflow>
<dataflow id="108" from="or_ln65" to="and_ln65" fromId="27" toId="29">
</dataflow>
<dataflow id="109" from="tmp_1" to="and_ln65" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="and_ln65" to="br_ln65" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="StgValue_106" to="store_ln66" fromId="106" toId="31">
</dataflow>
<dataflow id="112" from="temp_output_0_addr" to="store_ln66" fromId="16" toId="31">
</dataflow>
<dataflow id="113" from="icmp_ln63" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="114" from="and_ln65" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="115" from="icmp_ln63" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
