{
  "name": "ostd::arch::irq::ipi::init",
  "span": "ostd/src/arch/x86/irq/ipi.rs:27:1: 27:30",
  "mir": "fn ostd::arch::irq::ipi::init() -> () {\n    let mut _0: ();\n    let mut _1: irq::top_half::IrqLine;\n    let mut _2: core::result::Result<irq::top_half::IrqLine, error::Error>;\n    let  _3: ();\n    let mut _4: &mut irq::top_half::IrqLine;\n    let  _5: &irq::top_half::IrqLine;\n    let mut _6: &spin::once::Once<irq::top_half::IrqLine>;\n    let mut _7: {closure@ostd/src/arch/x86/irq/ipi.rs:31:23: 31:25};\n    debug irq => _1;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        _2 = irq::top_half::IrqLine::alloc() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _1 = core::result::Result::<irq::top_half::IrqLine, error::Error>::unwrap(move _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        StorageLive(_4);\n        _4 = &mut _1;\n        _3 = irq::top_half::IrqLine::on_active::<{closure@ostd/src/arch/x86/irq/ipi.rs:30:19: 30:22}>(move _4, ZeroSized: {closure@ostd/src/arch/x86/irq/ipi.rs:30:19: 30:22}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = {alloc278: &spin::once::Once<irq::top_half::IrqLine>};\n        StorageLive(_7);\n        _7 = {closure@ostd/src/arch/x86/irq/ipi.rs:31:23: 31:25}(move _1);\n        _5 = spin::once::Once::<irq::top_half::IrqLine>::call_once::<{closure@ostd/src/arch/x86/irq/ipi.rs:31:23: 31:25}>(move _6, move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_1);\n        return;\n    }\n}\n"
}