{"vcs1":{"timestamp_begin":1728753584.813448277, "rt":1.88, "ut":0.83, "st":0.38}}
{"vcselab":{"timestamp_begin":1728753586.786095288, "rt":1.01, "ut":0.25, "st":0.22}}
{"link":{"timestamp_begin":1728753587.896750960, "rt":0.41, "ut":0.14, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728753584.072940080}
{"VCS_COMP_START_TIME": 1728753584.072940080}
{"VCS_COMP_END_TIME": 1728753590.271606916}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332508}}
{"stitch_vcselab": {"peak_mem": 231556}}
