# AMBA-AXI-Design-and-Verification
Designed an APB (Advanced Peripheral Bus) protocol in Verilog with master-slave architecture. Implemented address decoding, data transfer, and error signaling. Verified functionality and protocol compliance using UVM methodology with driver, monitor, scoreboard, and coverage analysis.
