============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  10:36:38 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[48][15]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
             Setup:-      58                  
     Required Time:=    1242                  
      Launch Clock:-       0                  
         Data Path:-    1242                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[48][15]/CK -       -      R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[48][15]/Q  -       CK->Q  F     DFFHQX1        1  4.3    69   142     142    (-,-) 
  g117588/Y                           -       A0->Y  F     AO22X4         1  6.2    48   143     285    (-,-) 
  g116583__5526/Y                     -       A->Y   R     NOR2X6         1  5.7    48    48     333    (-,-) 
  g116450__8246/Y                     -       A->Y   F     NAND2X4        1  5.5    62    62     395    (-,-) 
  g116385__4319/Y                     -       B1->Y  R     AOI22X4        1  7.5    96    68     463    (-,-) 
  g116348__7410/Y                     -       B->Y   F     NAND2X8        2  7.3    62    64     527    (-,-) 
  g116340/Y                           -       A->Y   R     INVX3          1  4.3    34    38     565    (-,-) 
  g116318__5477/Y                     -       A1N->Y R     AOI2BB1X4      1  5.7    55    78     643    (-,-) 
  g116305__5115/Y                     -       B->Y   F     NAND2X4        1  4.1    55    54     697    (-,-) 
  g116298__2802/Y                     -       B->Y   F     OR2X1          1  4.1    69   100     797    (-,-) 
  g116294__5526/Y                     -       D->Y   F     OR4X1          1  4.1    81   163     961    (-,-) 
  g116293__8428/Y                     -       D->Y   F     OR4X1          2  6.1   110   184    1144    (-,-) 
  g116291__6260/Y                     -       AN->Y  F     NOR2BX1        1  4.1    79    97    1242    (-,-) 
  Mem_MemInst_stage_reg[0]/D          -       -      F     DFFRX1         1    -     -     0    1242    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (620 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=    1202                  
      Launch Clock:-       0                  
         Data Path:-     582                  
             Slack:=     620                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105118__6783/Y                             -       B->Y   R     NOR2BX1          1  4.1   138   148     582    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     582    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (621 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=    1202                  
      Launch Clock:-       0                  
         Data Path:-     581                  
             Slack:=     621                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                             -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g2__5477/Y                                  -       B->Y   R     NOR2BX1          1  4.1   138   148     581    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     581    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105130__4733/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105125__7098/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105115__8428/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 7: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105114__4319/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 8: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105126__6131/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 9: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105124__8246/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 10: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105112__5107/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 11: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105123__5122/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 12: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105131__6161/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 13: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105128__5115/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 14: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105116__5526/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 15: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105142__6260/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 16: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105111__2398/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 17: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105129__7482/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105161__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g105132__9315/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                             -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105121__2802/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                             -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105119__3680/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105133__9945/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 22: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105134__2883/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 23: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105137__7410/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 24: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105135__2346/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 25: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105127__1881/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 26: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105140__2398/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 27: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105120__1617/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 28: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105136__1666/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 29: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105139__5477/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 30: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105138__6417/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 31: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                              -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105122__1705/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 32: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                             -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105141__5107/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (625 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1205                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=     625                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g105160__6161/Y                             -       C->Y   F     OR3X4           16 38.4   176   227     433    (-,-) 
  g105113__6260/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

