
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,9,imm}                           Premise(F2)
	S3= ICache[addr]={1,rs,9,imm}                               Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= IMMEXT.Out=>B_EX.In                                     Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= A_EX.Out=>CMPU.A                                       Premise(F9)
	S12= B_EX.Out=>CMPU.B                                       Premise(F10)
	S13= PC.Out=>CP0.EPCIn                                      Premise(F11)
	S14= CP0.EPCIn=addr                                         Path(S6,S13)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F25)
	S29= FU.Bub_IF=>CU_IF.Bub                                   Premise(F26)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F27)
	S31= ICache.Hit=>CU_IF.ICacheHit                            Premise(F28)
	S32= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F29)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F30)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F31)
	S35= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F32)
	S36= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F33)
	S37= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F34)
	S38= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F35)
	S39= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F36)
	S40= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F37)
	S41= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F38)
	S42= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F39)
	S43= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F40)
	S44= CMPU.lt=>ConditionReg_MEM.In                           Premise(F41)
	S45= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F42)
	S46= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F43)
	S47= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F44)
	S48= ICache.Hit=>FU.ICacheHit                               Premise(F45)
	S49= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F46)
	S50= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F47)
	S51= IR_EX.Out=>FU.IR_EX                                    Premise(F48)
	S52= IR_ID.Out=>FU.IR_ID                                    Premise(F49)
	S53= IR_MEM.Out=>FU.IR_MEM                                  Premise(F50)
	S54= IR_WB.Out=>FU.IR_WB                                    Premise(F51)
	S55= GPR.Rdata1=>FU.InID1                                   Premise(F52)
	S56= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F53)
	S57= IR_ID.Out25_21=>GPR.RReg1                              Premise(F54)
	S58= IMMU.Addr=>IAddrReg.In                                 Premise(F55)
	S59= PC.Out=>ICache.IEA                                     Premise(F56)
	S60= ICache.IEA=addr                                        Path(S6,S59)
	S61= ICache.Hit=ICacheHit(addr)                             ICache-Search(S60)
	S62= ICache.Out={1,rs,9,imm}                                ICache-Search(S60,S3)
	S63= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S61,S31)
	S64= FU.ICacheHit=ICacheHit(addr)                           Path(S61,S48)
	S65= ICache.Out=>ICacheReg.In                               Premise(F57)
	S66= ICacheReg.In={1,rs,9,imm}                              Path(S62,S65)
	S67= IR_ID.Out15_0=>IMMEXT.In                               Premise(F58)
	S68= PC.Out=>IMMU.IEA                                       Premise(F59)
	S69= IMMU.IEA=addr                                          Path(S6,S68)
	S70= CP0.ASID=>IMMU.PID                                     Premise(F60)
	S71= IMMU.PID=pid                                           Path(S5,S70)
	S72= IMMU.Addr={pid,addr}                                   IMMU-Search(S71,S69)
	S73= IAddrReg.In={pid,addr}                                 Path(S72,S58)
	S74= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S71,S69)
	S75= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S74,S32)
	S76= IR_MEM.Out=>IR_DMMU1.In                                Premise(F61)
	S77= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F62)
	S78= IR_ID.Out=>IR_EX.In                                    Premise(F63)
	S79= ICache.Out=>IR_ID.In                                   Premise(F64)
	S80= IR_ID.In={1,rs,9,imm}                                  Path(S62,S79)
	S81= ICache.Out=>IR_IMMU.In                                 Premise(F65)
	S82= IR_IMMU.In={1,rs,9,imm}                                Path(S62,S81)
	S83= IR_EX.Out=>IR_MEM.In                                   Premise(F66)
	S84= IR_DMMU2.Out=>IR_WB.In                                 Premise(F67)
	S85= IR_MEM.Out=>IR_WB.In                                   Premise(F68)
	S86= CU_MEM.TrapAddr=>PC.In                                 Premise(F69)
	S87= CP0.ASID=>PIDReg.In                                    Premise(F70)
	S88= PIDReg.In=pid                                          Path(S5,S87)
	S89= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F71)
	S90= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F72)
	S91= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F73)
	S92= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F74)
	S93= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F75)
	S94= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F76)
	S95= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F77)
	S96= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F78)
	S97= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F79)
	S98= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F80)
	S99= IR_EX.Out31_26=>CU_EX.Op                               Premise(F81)
	S100= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F82)
	S101= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F83)
	S102= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F84)
	S103= IR_ID.Out31_26=>CU_ID.Op                              Premise(F85)
	S104= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F86)
	S105= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F87)
	S106= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F88)
	S107= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F89)
	S108= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F90)
	S109= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F91)
	S110= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F92)
	S111= IR_WB.Out31_26=>CU_WB.Op                              Premise(F93)
	S112= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F94)
	S113= CtrlA_EX=0                                            Premise(F95)
	S114= CtrlA_MEM=0                                           Premise(F96)
	S115= CtrlA_WB=0                                            Premise(F97)
	S116= CtrlB_EX=0                                            Premise(F98)
	S117= CtrlB_MEM=0                                           Premise(F99)
	S118= CtrlB_WB=0                                            Premise(F100)
	S119= CtrlPC=0                                              Premise(F101)
	S120= CtrlPCInc=1                                           Premise(F102)
	S121= PC[Out]=addr+4                                        PC-Inc(S1,S119,S120)
	S122= PC[CIA]=addr                                          PC-Inc(S1,S119,S120)
	S123= CtrlASIDIn=0                                          Premise(F103)
	S124= CtrlCP0=0                                             Premise(F104)
	S125= CP0[ASID]=pid                                         CP0-Hold(S0,S124)
	S126= CtrlEPCIn=0                                           Premise(F105)
	S127= CtrlExCodeIn=0                                        Premise(F106)
	S128= CtrlICache=0                                          Premise(F107)
	S129= ICache[addr]={1,rs,9,imm}                             ICache-Hold(S3,S128)
	S130= CtrlIMMU=0                                            Premise(F108)
	S131= CtrlConditionReg_MEM=0                                Premise(F109)
	S132= CtrlConditionReg_DMMU1=0                              Premise(F110)
	S133= CtrlConditionReg_DMMU2=0                              Premise(F111)
	S134= CtrlConditionReg_WB=0                                 Premise(F112)
	S135= CtrlIR_DMMU1=0                                        Premise(F113)
	S136= CtrlIR_DMMU2=0                                        Premise(F114)
	S137= CtrlIR_EX=0                                           Premise(F115)
	S138= CtrlIR_ID=1                                           Premise(F116)
	S139= [IR_ID]={1,rs,9,imm}                                  IR_ID-Write(S80,S138)
	S140= CtrlIR_IMMU=0                                         Premise(F117)
	S141= CtrlIR_MEM=0                                          Premise(F118)
	S142= CtrlIR_WB=0                                           Premise(F119)
	S143= CtrlGPR=0                                             Premise(F120)
	S144= GPR[rs]=a                                             GPR-Hold(S4,S143)
	S145= CtrlIAddrReg=0                                        Premise(F121)
	S146= CtrlIMem=0                                            Premise(F122)
	S147= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S2,S146)
	S148= CtrlICacheReg=0                                       Premise(F123)
	S149= CtrlIRMux=0                                           Premise(F124)
	S150= CtrlPIDReg=0                                          Premise(F125)

ID	S151= PC.Out=addr+4                                         PC-Out(S121)
	S152= PC.CIA=addr                                           PC-Out(S122)
	S153= PC.CIA31_28=addr[31:28]                               PC-Out(S122)
	S154= CP0.ASID=pid                                          CP0-Read-ASID(S125)
	S155= IR_ID.Out={1,rs,9,imm}                                IR-Out(S139)
	S156= IR_ID.Out31_26=1                                      IR-Out(S139)
	S157= IR_ID.Out25_21=rs                                     IR-Out(S139)
	S158= IR_ID.Out20_16=9                                      IR-Out(S139)
	S159= IR_ID.Out15_0=imm                                     IR-Out(S139)
	S160= FU.OutID1=>A_EX.In                                    Premise(F247)
	S161= A_MEM.Out=>A_WB.In                                    Premise(F248)
	S162= IMMEXT.Out=>B_EX.In                                   Premise(F249)
	S163= B_MEM.Out=>B_WB.In                                    Premise(F250)
	S164= A_EX.Out=>CMPU.A                                      Premise(F251)
	S165= B_EX.Out=>CMPU.B                                      Premise(F252)
	S166= PC.Out=>CP0.EPCIn                                     Premise(F253)
	S167= CP0.EPCIn=addr+4                                      Path(S151,S166)
	S168= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F254)
	S169= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F255)
	S170= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F256)
	S171= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F257)
	S172= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F258)
	S173= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F259)
	S174= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F260)
	S175= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F261)
	S176= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F262)
	S177= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F263)
	S178= FU.Bub_ID=>CU_ID.Bub                                  Premise(F264)
	S179= FU.Halt_ID=>CU_ID.Halt                                Premise(F265)
	S180= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F266)
	S181= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F267)
	S182= FU.Bub_IF=>CU_IF.Bub                                  Premise(F268)
	S183= FU.Halt_IF=>CU_IF.Halt                                Premise(F269)
	S184= ICache.Hit=>CU_IF.ICacheHit                           Premise(F270)
	S185= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F271)
	S186= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F272)
	S187= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F273)
	S188= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F274)
	S189= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F275)
	S190= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F276)
	S191= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F277)
	S192= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F278)
	S193= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F279)
	S194= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F280)
	S195= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F281)
	S196= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F282)
	S197= CMPU.lt=>ConditionReg_MEM.In                          Premise(F283)
	S198= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F284)
	S199= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F285)
	S200= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F286)
	S201= ICache.Hit=>FU.ICacheHit                              Premise(F287)
	S202= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F288)
	S203= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F289)
	S204= IR_EX.Out=>FU.IR_EX                                   Premise(F290)
	S205= IR_ID.Out=>FU.IR_ID                                   Premise(F291)
	S206= FU.IR_ID={1,rs,9,imm}                                 Path(S155,S205)
	S207= IR_MEM.Out=>FU.IR_MEM                                 Premise(F292)
	S208= IR_WB.Out=>FU.IR_WB                                   Premise(F293)
	S209= GPR.Rdata1=>FU.InID1                                  Premise(F294)
	S210= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F295)
	S211= FU.InID1_RReg=rs                                      Path(S157,S210)
	S212= FU.InID2_RReg=5'b00000                                Premise(F296)
	S213= IR_ID.Out25_21=>GPR.RReg1                             Premise(F297)
	S214= GPR.RReg1=rs                                          Path(S157,S213)
	S215= GPR.Rdata1=a                                          GPR-Read(S214,S144)
	S216= FU.InID1=a                                            Path(S215,S209)
	S217= FU.OutID1=FU(a)                                       FU-Forward(S216)
	S218= A_EX.In=FU(a)                                         Path(S217,S160)
	S219= IMMU.Addr=>IAddrReg.In                                Premise(F298)
	S220= PC.Out=>ICache.IEA                                    Premise(F299)
	S221= ICache.IEA=addr+4                                     Path(S151,S220)
	S222= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S221)
	S223= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S222,S184)
	S224= FU.ICacheHit=ICacheHit(addr+4)                        Path(S222,S201)
	S225= ICache.Out=>ICacheReg.In                              Premise(F300)
	S226= IR_ID.Out15_0=>IMMEXT.In                              Premise(F301)
	S227= IMMEXT.In=imm                                         Path(S159,S226)
	S228= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S227)
	S229= B_EX.In={16{imm[15]},imm}                             Path(S228,S162)
	S230= PC.Out=>IMMU.IEA                                      Premise(F302)
	S231= IMMU.IEA=addr+4                                       Path(S151,S230)
	S232= CP0.ASID=>IMMU.PID                                    Premise(F303)
	S233= IMMU.PID=pid                                          Path(S154,S232)
	S234= IMMU.Addr={pid,addr+4}                                IMMU-Search(S233,S231)
	S235= IAddrReg.In={pid,addr+4}                              Path(S234,S219)
	S236= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S233,S231)
	S237= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S236,S185)
	S238= IR_MEM.Out=>IR_DMMU1.In                               Premise(F304)
	S239= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F305)
	S240= IR_ID.Out=>IR_EX.In                                   Premise(F306)
	S241= IR_EX.In={1,rs,9,imm}                                 Path(S155,S240)
	S242= ICache.Out=>IR_ID.In                                  Premise(F307)
	S243= ICache.Out=>IR_IMMU.In                                Premise(F308)
	S244= IR_EX.Out=>IR_MEM.In                                  Premise(F309)
	S245= IR_DMMU2.Out=>IR_WB.In                                Premise(F310)
	S246= IR_MEM.Out=>IR_WB.In                                  Premise(F311)
	S247= CU_MEM.TrapAddr=>PC.In                                Premise(F312)
	S248= CP0.ASID=>PIDReg.In                                   Premise(F313)
	S249= PIDReg.In=pid                                         Path(S154,S248)
	S250= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F314)
	S251= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F315)
	S252= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F316)
	S253= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F317)
	S254= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F318)
	S255= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F319)
	S256= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F320)
	S257= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F321)
	S258= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F322)
	S259= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F323)
	S260= IR_EX.Out31_26=>CU_EX.Op                              Premise(F324)
	S261= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F325)
	S262= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F326)
	S263= CU_ID.IRFunc1=9                                       Path(S158,S262)
	S264= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F327)
	S265= CU_ID.IRFunc2=rs                                      Path(S157,S264)
	S266= IR_ID.Out31_26=>CU_ID.Op                              Premise(F328)
	S267= CU_ID.Op=1                                            Path(S156,S266)
	S268= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F329)
	S269= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F330)
	S270= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F331)
	S271= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F332)
	S272= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F333)
	S273= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F334)
	S274= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F335)
	S275= IR_WB.Out31_26=>CU_WB.Op                              Premise(F336)
	S276= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F337)
	S277= CtrlA_EX=1                                            Premise(F338)
	S278= [A_EX]=FU(a)                                          A_EX-Write(S218,S277)
	S279= CtrlA_MEM=0                                           Premise(F339)
	S280= CtrlA_WB=0                                            Premise(F340)
	S281= CtrlB_EX=1                                            Premise(F341)
	S282= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S229,S281)
	S283= CtrlB_MEM=0                                           Premise(F342)
	S284= CtrlB_WB=0                                            Premise(F343)
	S285= CtrlPC=0                                              Premise(F344)
	S286= CtrlPCInc=0                                           Premise(F345)
	S287= PC[CIA]=addr                                          PC-Hold(S122,S286)
	S288= PC[Out]=addr+4                                        PC-Hold(S121,S285,S286)
	S289= CtrlASIDIn=0                                          Premise(F346)
	S290= CtrlCP0=0                                             Premise(F347)
	S291= CP0[ASID]=pid                                         CP0-Hold(S125,S290)
	S292= CtrlEPCIn=0                                           Premise(F348)
	S293= CtrlExCodeIn=0                                        Premise(F349)
	S294= CtrlICache=0                                          Premise(F350)
	S295= ICache[addr]={1,rs,9,imm}                             ICache-Hold(S129,S294)
	S296= CtrlIMMU=0                                            Premise(F351)
	S297= CtrlConditionReg_MEM=0                                Premise(F352)
	S298= CtrlConditionReg_DMMU1=0                              Premise(F353)
	S299= CtrlConditionReg_DMMU2=0                              Premise(F354)
	S300= CtrlConditionReg_WB=0                                 Premise(F355)
	S301= CtrlIR_DMMU1=0                                        Premise(F356)
	S302= CtrlIR_DMMU2=0                                        Premise(F357)
	S303= CtrlIR_EX=1                                           Premise(F358)
	S304= [IR_EX]={1,rs,9,imm}                                  IR_EX-Write(S241,S303)
	S305= CtrlIR_ID=0                                           Premise(F359)
	S306= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S139,S305)
	S307= CtrlIR_IMMU=0                                         Premise(F360)
	S308= CtrlIR_MEM=0                                          Premise(F361)
	S309= CtrlIR_WB=0                                           Premise(F362)
	S310= CtrlGPR=0                                             Premise(F363)
	S311= GPR[rs]=a                                             GPR-Hold(S144,S310)
	S312= CtrlIAddrReg=0                                        Premise(F364)
	S313= CtrlIMem=0                                            Premise(F365)
	S314= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S147,S313)
	S315= CtrlICacheReg=0                                       Premise(F366)
	S316= CtrlIRMux=0                                           Premise(F367)
	S317= CtrlPIDReg=0                                          Premise(F368)

EX	S318= A_EX.Out=FU(a)                                        A_EX-Out(S278)
	S319= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S278)
	S320= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S278)
	S321= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S282)
	S322= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S282)
	S323= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S282)
	S324= PC.CIA=addr                                           PC-Out(S287)
	S325= PC.CIA31_28=addr[31:28]                               PC-Out(S287)
	S326= PC.Out=addr+4                                         PC-Out(S288)
	S327= CP0.ASID=pid                                          CP0-Read-ASID(S291)
	S328= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S304)
	S329= IR_EX.Out31_26=1                                      IR_EX-Out(S304)
	S330= IR_EX.Out25_21=rs                                     IR_EX-Out(S304)
	S331= IR_EX.Out20_16=9                                      IR_EX-Out(S304)
	S332= IR_EX.Out15_0=imm                                     IR_EX-Out(S304)
	S333= IR_ID.Out={1,rs,9,imm}                                IR-Out(S306)
	S334= IR_ID.Out31_26=1                                      IR-Out(S306)
	S335= IR_ID.Out25_21=rs                                     IR-Out(S306)
	S336= IR_ID.Out20_16=9                                      IR-Out(S306)
	S337= IR_ID.Out15_0=imm                                     IR-Out(S306)
	S338= FU.OutID1=>A_EX.In                                    Premise(F369)
	S339= A_MEM.Out=>A_WB.In                                    Premise(F370)
	S340= IMMEXT.Out=>B_EX.In                                   Premise(F371)
	S341= B_MEM.Out=>B_WB.In                                    Premise(F372)
	S342= A_EX.Out=>CMPU.A                                      Premise(F373)
	S343= CMPU.A=FU(a)                                          Path(S318,S342)
	S344= B_EX.Out=>CMPU.B                                      Premise(F374)
	S345= CMPU.B={16{imm[15]},imm}                              Path(S321,S344)
	S346= CMPU.Func=6'b000000                                   Premise(F375)
	S347= CMPU.Out=CompareU(FU(a),{16{imm[15]},imm})            CMPU-CMPU(S343,S345)
	S348= CMPU.zero=CompareU(FU(a),{16{imm[15]},imm})           CMPU-CMPU(S343,S345)
	S349= CMPU.gt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S343,S345)
	S350= CMPU.lt=CompareU(FU(a),{16{imm[15]},imm})             CMPU-CMPU(S343,S345)
	S351= PC.Out=>CP0.EPCIn                                     Premise(F376)
	S352= CP0.EPCIn=addr+4                                      Path(S326,S351)
	S353= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F377)
	S354= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F378)
	S355= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F379)
	S356= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F380)
	S357= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F381)
	S358= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F382)
	S359= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F383)
	S360= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F384)
	S361= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F385)
	S362= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F386)
	S363= FU.Bub_ID=>CU_ID.Bub                                  Premise(F387)
	S364= FU.Halt_ID=>CU_ID.Halt                                Premise(F388)
	S365= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F389)
	S366= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F390)
	S367= FU.Bub_IF=>CU_IF.Bub                                  Premise(F391)
	S368= FU.Halt_IF=>CU_IF.Halt                                Premise(F392)
	S369= ICache.Hit=>CU_IF.ICacheHit                           Premise(F393)
	S370= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F394)
	S371= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F395)
	S372= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F396)
	S373= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F397)
	S374= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F398)
	S375= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F399)
	S376= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F400)
	S377= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F401)
	S378= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F402)
	S379= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F403)
	S380= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F404)
	S381= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F405)
	S382= CMPU.lt=>ConditionReg_MEM.In                          Premise(F406)
	S383= ConditionReg_MEM.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S350,S382)
	S384= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F407)
	S385= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F408)
	S386= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F409)
	S387= ICache.Hit=>FU.ICacheHit                              Premise(F410)
	S388= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F411)
	S389= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F412)
	S390= IR_EX.Out=>FU.IR_EX                                   Premise(F413)
	S391= FU.IR_EX={1,rs,9,imm}                                 Path(S328,S390)
	S392= IR_ID.Out=>FU.IR_ID                                   Premise(F414)
	S393= FU.IR_ID={1,rs,9,imm}                                 Path(S333,S392)
	S394= IR_MEM.Out=>FU.IR_MEM                                 Premise(F415)
	S395= IR_WB.Out=>FU.IR_WB                                   Premise(F416)
	S396= FU.InEX_WReg=5'b00000                                 Premise(F417)
	S397= GPR.Rdata1=>FU.InID1                                  Premise(F418)
	S398= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F419)
	S399= FU.InID1_RReg=rs                                      Path(S335,S398)
	S400= IR_ID.Out25_21=>GPR.RReg1                             Premise(F420)
	S401= GPR.RReg1=rs                                          Path(S335,S400)
	S402= GPR.Rdata1=a                                          GPR-Read(S401,S311)
	S403= FU.InID1=a                                            Path(S402,S397)
	S404= FU.OutID1=FU(a)                                       FU-Forward(S403)
	S405= A_EX.In=FU(a)                                         Path(S404,S338)
	S406= IMMU.Addr=>IAddrReg.In                                Premise(F421)
	S407= PC.Out=>ICache.IEA                                    Premise(F422)
	S408= ICache.IEA=addr+4                                     Path(S326,S407)
	S409= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S408)
	S410= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S409,S369)
	S411= FU.ICacheHit=ICacheHit(addr+4)                        Path(S409,S387)
	S412= ICache.Out=>ICacheReg.In                              Premise(F423)
	S413= IR_ID.Out15_0=>IMMEXT.In                              Premise(F424)
	S414= IMMEXT.In=imm                                         Path(S337,S413)
	S415= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S414)
	S416= B_EX.In={16{imm[15]},imm}                             Path(S415,S340)
	S417= PC.Out=>IMMU.IEA                                      Premise(F425)
	S418= IMMU.IEA=addr+4                                       Path(S326,S417)
	S419= CP0.ASID=>IMMU.PID                                    Premise(F426)
	S420= IMMU.PID=pid                                          Path(S327,S419)
	S421= IMMU.Addr={pid,addr+4}                                IMMU-Search(S420,S418)
	S422= IAddrReg.In={pid,addr+4}                              Path(S421,S406)
	S423= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S420,S418)
	S424= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S423,S370)
	S425= IR_MEM.Out=>IR_DMMU1.In                               Premise(F427)
	S426= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F428)
	S427= IR_ID.Out=>IR_EX.In                                   Premise(F429)
	S428= IR_EX.In={1,rs,9,imm}                                 Path(S333,S427)
	S429= ICache.Out=>IR_ID.In                                  Premise(F430)
	S430= ICache.Out=>IR_IMMU.In                                Premise(F431)
	S431= IR_EX.Out=>IR_MEM.In                                  Premise(F432)
	S432= IR_MEM.In={1,rs,9,imm}                                Path(S328,S431)
	S433= IR_DMMU2.Out=>IR_WB.In                                Premise(F433)
	S434= IR_MEM.Out=>IR_WB.In                                  Premise(F434)
	S435= CU_MEM.TrapAddr=>PC.In                                Premise(F435)
	S436= CP0.ASID=>PIDReg.In                                   Premise(F436)
	S437= PIDReg.In=pid                                         Path(S327,S436)
	S438= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F437)
	S439= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F438)
	S440= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F439)
	S441= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F440)
	S442= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F441)
	S443= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F442)
	S444= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F443)
	S445= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F444)
	S446= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F445)
	S447= CU_EX.IRFunc1=9                                       Path(S331,S446)
	S448= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F446)
	S449= CU_EX.IRFunc2=rs                                      Path(S330,S448)
	S450= IR_EX.Out31_26=>CU_EX.Op                              Premise(F447)
	S451= CU_EX.Op=1                                            Path(S329,S450)
	S452= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F448)
	S453= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F449)
	S454= CU_ID.IRFunc1=9                                       Path(S336,S453)
	S455= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F450)
	S456= CU_ID.IRFunc2=rs                                      Path(S335,S455)
	S457= IR_ID.Out31_26=>CU_ID.Op                              Premise(F451)
	S458= CU_ID.Op=1                                            Path(S334,S457)
	S459= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F452)
	S460= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F453)
	S461= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F454)
	S462= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F455)
	S463= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F456)
	S464= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F457)
	S465= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F458)
	S466= IR_WB.Out31_26=>CU_WB.Op                              Premise(F459)
	S467= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F460)
	S468= CtrlA_EX=0                                            Premise(F461)
	S469= [A_EX]=FU(a)                                          A_EX-Hold(S278,S468)
	S470= CtrlA_MEM=0                                           Premise(F462)
	S471= CtrlA_WB=0                                            Premise(F463)
	S472= CtrlB_EX=0                                            Premise(F464)
	S473= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S282,S472)
	S474= CtrlB_MEM=0                                           Premise(F465)
	S475= CtrlB_WB=0                                            Premise(F466)
	S476= CtrlPC=0                                              Premise(F467)
	S477= CtrlPCInc=0                                           Premise(F468)
	S478= PC[CIA]=addr                                          PC-Hold(S287,S477)
	S479= PC[Out]=addr+4                                        PC-Hold(S288,S476,S477)
	S480= CtrlASIDIn=0                                          Premise(F469)
	S481= CtrlCP0=0                                             Premise(F470)
	S482= CP0[ASID]=pid                                         CP0-Hold(S291,S481)
	S483= CtrlEPCIn=0                                           Premise(F471)
	S484= CtrlExCodeIn=0                                        Premise(F472)
	S485= CtrlICache=0                                          Premise(F473)
	S486= ICache[addr]={1,rs,9,imm}                             ICache-Hold(S295,S485)
	S487= CtrlIMMU=0                                            Premise(F474)
	S488= CtrlConditionReg_MEM=1                                Premise(F475)
	S489= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Write(S383,S488)
	S490= CtrlConditionReg_DMMU1=0                              Premise(F476)
	S491= CtrlConditionReg_DMMU2=0                              Premise(F477)
	S492= CtrlConditionReg_WB=0                                 Premise(F478)
	S493= CtrlIR_DMMU1=0                                        Premise(F479)
	S494= CtrlIR_DMMU2=0                                        Premise(F480)
	S495= CtrlIR_EX=0                                           Premise(F481)
	S496= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S304,S495)
	S497= CtrlIR_ID=0                                           Premise(F482)
	S498= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S306,S497)
	S499= CtrlIR_IMMU=0                                         Premise(F483)
	S500= CtrlIR_MEM=1                                          Premise(F484)
	S501= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Write(S432,S500)
	S502= CtrlIR_WB=0                                           Premise(F485)
	S503= CtrlGPR=0                                             Premise(F486)
	S504= GPR[rs]=a                                             GPR-Hold(S311,S503)
	S505= CtrlIAddrReg=0                                        Premise(F487)
	S506= CtrlIMem=0                                            Premise(F488)
	S507= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S314,S506)
	S508= CtrlICacheReg=0                                       Premise(F489)
	S509= CtrlIRMux=0                                           Premise(F490)
	S510= CtrlPIDReg=0                                          Premise(F491)

MEM	S511= A_EX.Out=FU(a)                                        A_EX-Out(S469)
	S512= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S469)
	S513= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S469)
	S514= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S473)
	S515= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S473)
	S516= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S473)
	S517= PC.CIA=addr                                           PC-Out(S478)
	S518= PC.CIA31_28=addr[31:28]                               PC-Out(S478)
	S519= PC.Out=addr+4                                         PC-Out(S479)
	S520= CP0.ASID=pid                                          CP0-Read-ASID(S482)
	S521= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S489)
	S522= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S489)
	S523= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S489)
	S524= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S496)
	S525= IR_EX.Out31_26=1                                      IR_EX-Out(S496)
	S526= IR_EX.Out25_21=rs                                     IR_EX-Out(S496)
	S527= IR_EX.Out20_16=9                                      IR_EX-Out(S496)
	S528= IR_EX.Out15_0=imm                                     IR_EX-Out(S496)
	S529= IR_ID.Out={1,rs,9,imm}                                IR-Out(S498)
	S530= IR_ID.Out31_26=1                                      IR-Out(S498)
	S531= IR_ID.Out25_21=rs                                     IR-Out(S498)
	S532= IR_ID.Out20_16=9                                      IR-Out(S498)
	S533= IR_ID.Out15_0=imm                                     IR-Out(S498)
	S534= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S501)
	S535= IR_MEM.Out31_26=1                                     IR_MEM-Out(S501)
	S536= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S501)
	S537= IR_MEM.Out20_16=9                                     IR_MEM-Out(S501)
	S538= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S501)
	S539= FU.OutID1=>A_EX.In                                    Premise(F492)
	S540= A_MEM.Out=>A_WB.In                                    Premise(F493)
	S541= IMMEXT.Out=>B_EX.In                                   Premise(F494)
	S542= B_MEM.Out=>B_WB.In                                    Premise(F495)
	S543= A_EX.Out=>CMPU.A                                      Premise(F496)
	S544= CMPU.A=FU(a)                                          Path(S511,S543)
	S545= B_EX.Out=>CMPU.B                                      Premise(F497)
	S546= CMPU.B={16{imm[15]},imm}                              Path(S514,S545)
	S547= PC.Out=>CP0.EPCIn                                     Premise(F498)
	S548= CP0.EPCIn=addr+4                                      Path(S519,S547)
	S549= CP0.ExCodeIn=5'h0d                                    Premise(F499)
	S550= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F500)
	S551= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F501)
	S552= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F502)
	S553= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F503)
	S554= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F504)
	S555= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F505)
	S556= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F506)
	S557= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F507)
	S558= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F508)
	S559= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F509)
	S560= FU.Bub_ID=>CU_ID.Bub                                  Premise(F510)
	S561= FU.Halt_ID=>CU_ID.Halt                                Premise(F511)
	S562= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F512)
	S563= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F513)
	S564= FU.Bub_IF=>CU_IF.Bub                                  Premise(F514)
	S565= FU.Halt_IF=>CU_IF.Halt                                Premise(F515)
	S566= ICache.Hit=>CU_IF.ICacheHit                           Premise(F516)
	S567= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F517)
	S568= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F518)
	S569= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F519)
	S570= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F520)
	S571= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F521)
	S572= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F522)
	S573= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})           Path(S521,S572)
	S574= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F523)
	S575= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F524)
	S576= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F525)
	S577= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F526)
	S578= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F527)
	S579= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S521,S578)
	S580= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F528)
	S581= CMPU.lt=>ConditionReg_MEM.In                          Premise(F529)
	S582= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F530)
	S583= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F531)
	S584= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S521,S583)
	S585= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F532)
	S586= ICache.Hit=>FU.ICacheHit                              Premise(F533)
	S587= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F534)
	S588= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F535)
	S589= IR_EX.Out=>FU.IR_EX                                   Premise(F536)
	S590= FU.IR_EX={1,rs,9,imm}                                 Path(S524,S589)
	S591= IR_ID.Out=>FU.IR_ID                                   Premise(F537)
	S592= FU.IR_ID={1,rs,9,imm}                                 Path(S529,S591)
	S593= IR_MEM.Out=>FU.IR_MEM                                 Premise(F538)
	S594= FU.IR_MEM={1,rs,9,imm}                                Path(S534,S593)
	S595= IR_WB.Out=>FU.IR_WB                                   Premise(F539)
	S596= GPR.Rdata1=>FU.InID1                                  Premise(F540)
	S597= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F541)
	S598= FU.InID1_RReg=rs                                      Path(S531,S597)
	S599= FU.InMEM_WReg=5'b00000                                Premise(F542)
	S600= IR_ID.Out25_21=>GPR.RReg1                             Premise(F543)
	S601= GPR.RReg1=rs                                          Path(S531,S600)
	S602= GPR.Rdata1=a                                          GPR-Read(S601,S504)
	S603= FU.InID1=a                                            Path(S602,S596)
	S604= FU.OutID1=FU(a)                                       FU-Forward(S603)
	S605= A_EX.In=FU(a)                                         Path(S604,S539)
	S606= IMMU.Addr=>IAddrReg.In                                Premise(F544)
	S607= PC.Out=>ICache.IEA                                    Premise(F545)
	S608= ICache.IEA=addr+4                                     Path(S519,S607)
	S609= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S608)
	S610= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S609,S566)
	S611= FU.ICacheHit=ICacheHit(addr+4)                        Path(S609,S586)
	S612= ICache.Out=>ICacheReg.In                              Premise(F546)
	S613= IR_ID.Out15_0=>IMMEXT.In                              Premise(F547)
	S614= IMMEXT.In=imm                                         Path(S533,S613)
	S615= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S614)
	S616= B_EX.In={16{imm[15]},imm}                             Path(S615,S541)
	S617= PC.Out=>IMMU.IEA                                      Premise(F548)
	S618= IMMU.IEA=addr+4                                       Path(S519,S617)
	S619= CP0.ASID=>IMMU.PID                                    Premise(F549)
	S620= IMMU.PID=pid                                          Path(S520,S619)
	S621= IMMU.Addr={pid,addr+4}                                IMMU-Search(S620,S618)
	S622= IAddrReg.In={pid,addr+4}                              Path(S621,S606)
	S623= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S620,S618)
	S624= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S623,S567)
	S625= IR_MEM.Out=>IR_DMMU1.In                               Premise(F550)
	S626= IR_DMMU1.In={1,rs,9,imm}                              Path(S534,S625)
	S627= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F551)
	S628= IR_ID.Out=>IR_EX.In                                   Premise(F552)
	S629= IR_EX.In={1,rs,9,imm}                                 Path(S529,S628)
	S630= ICache.Out=>IR_ID.In                                  Premise(F553)
	S631= ICache.Out=>IR_IMMU.In                                Premise(F554)
	S632= IR_EX.Out=>IR_MEM.In                                  Premise(F555)
	S633= IR_MEM.In={1,rs,9,imm}                                Path(S524,S632)
	S634= IR_DMMU2.Out=>IR_WB.In                                Premise(F556)
	S635= IR_MEM.Out=>IR_WB.In                                  Premise(F557)
	S636= IR_WB.In={1,rs,9,imm}                                 Path(S534,S635)
	S637= CU_MEM.TrapAddr=>PC.In                                Premise(F558)
	S638= CP0.ASID=>PIDReg.In                                   Premise(F559)
	S639= PIDReg.In=pid                                         Path(S520,S638)
	S640= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F560)
	S641= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F561)
	S642= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F562)
	S643= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F563)
	S644= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F564)
	S645= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F565)
	S646= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F566)
	S647= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F567)
	S648= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F568)
	S649= CU_EX.IRFunc1=9                                       Path(S527,S648)
	S650= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F569)
	S651= CU_EX.IRFunc2=rs                                      Path(S526,S650)
	S652= IR_EX.Out31_26=>CU_EX.Op                              Premise(F570)
	S653= CU_EX.Op=1                                            Path(S525,S652)
	S654= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F571)
	S655= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F572)
	S656= CU_ID.IRFunc1=9                                       Path(S532,S655)
	S657= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F573)
	S658= CU_ID.IRFunc2=rs                                      Path(S531,S657)
	S659= IR_ID.Out31_26=>CU_ID.Op                              Premise(F574)
	S660= CU_ID.Op=1                                            Path(S530,S659)
	S661= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F575)
	S662= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F576)
	S663= CU_MEM.IRFunc1=9                                      Path(S537,S662)
	S664= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F577)
	S665= CU_MEM.IRFunc2=rs                                     Path(S536,S664)
	S666= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F578)
	S667= CU_MEM.Op=1                                           Path(S535,S666)
	S668= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F579)
	S669= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F580)
	S670= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F581)
	S671= IR_WB.Out31_26=>CU_WB.Op                              Premise(F582)
	S672= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F583)
	S673= CtrlA_EX=0                                            Premise(F584)
	S674= [A_EX]=FU(a)                                          A_EX-Hold(S469,S673)
	S675= CtrlA_MEM=0                                           Premise(F585)
	S676= CtrlA_WB=1                                            Premise(F586)
	S677= CtrlB_EX=0                                            Premise(F587)
	S678= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S473,S677)
	S679= CtrlB_MEM=0                                           Premise(F588)
	S680= CtrlB_WB=1                                            Premise(F589)
	S681= CtrlPC=0                                              Premise(F590)
	S682= CtrlPCInc=0                                           Premise(F591)
	S683= PC[CIA]=addr                                          PC-Hold(S478,S682)
	S684= PC[Out]=addr+4                                        PC-Hold(S479,S681,S682)
	S685= CtrlASIDIn=0                                          Premise(F592)
	S686= CtrlCP0=0                                             Premise(F593)
	S687= CP0[ASID]=pid                                         CP0-Hold(S482,S686)
	S688= CtrlEPCIn=0                                           Premise(F594)
	S689= CtrlExCodeIn=0                                        Premise(F595)
	S690= CtrlICache=0                                          Premise(F596)
	S691= ICache[addr]={1,rs,9,imm}                             ICache-Hold(S486,S690)
	S692= CtrlIMMU=0                                            Premise(F597)
	S693= CtrlConditionReg_MEM=0                                Premise(F598)
	S694= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S489,S693)
	S695= CtrlConditionReg_DMMU1=1                              Premise(F599)
	S696= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Write(S579,S695)
	S697= CtrlConditionReg_DMMU2=0                              Premise(F600)
	S698= CtrlConditionReg_WB=1                                 Premise(F601)
	S699= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S584,S698)
	S700= CtrlIR_DMMU1=1                                        Premise(F602)
	S701= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Write(S626,S700)
	S702= CtrlIR_DMMU2=0                                        Premise(F603)
	S703= CtrlIR_EX=0                                           Premise(F604)
	S704= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S496,S703)
	S705= CtrlIR_ID=0                                           Premise(F605)
	S706= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S498,S705)
	S707= CtrlIR_IMMU=0                                         Premise(F606)
	S708= CtrlIR_MEM=0                                          Premise(F607)
	S709= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S501,S708)
	S710= CtrlIR_WB=1                                           Premise(F608)
	S711= [IR_WB]={1,rs,9,imm}                                  IR_WB-Write(S636,S710)
	S712= CtrlGPR=0                                             Premise(F609)
	S713= GPR[rs]=a                                             GPR-Hold(S504,S712)
	S714= CtrlIAddrReg=0                                        Premise(F610)
	S715= CtrlIMem=0                                            Premise(F611)
	S716= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S507,S715)
	S717= CtrlICacheReg=0                                       Premise(F612)
	S718= CtrlIRMux=0                                           Premise(F613)
	S719= CtrlPIDReg=0                                          Premise(F614)

DMMU1	S720= A_EX.Out=FU(a)                                        A_EX-Out(S674)
	S721= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S674)
	S722= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S674)
	S723= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S678)
	S724= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S678)
	S725= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S678)
	S726= PC.CIA=addr                                           PC-Out(S683)
	S727= PC.CIA31_28=addr[31:28]                               PC-Out(S683)
	S728= PC.Out=addr+4                                         PC-Out(S684)
	S729= CP0.ASID=pid                                          CP0-Read-ASID(S687)
	S730= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S694)
	S731= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S694)
	S732= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S694)
	S733= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S696)
	S734= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S696)
	S735= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S696)
	S736= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S699)
	S737= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S699)
	S738= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S699)
	S739= IR_DMMU1.Out={1,rs,9,imm}                             IR_DMMU1-Out(S701)
	S740= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S701)
	S741= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S701)
	S742= IR_DMMU1.Out20_16=9                                   IR_DMMU1-Out(S701)
	S743= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S701)
	S744= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S704)
	S745= IR_EX.Out31_26=1                                      IR_EX-Out(S704)
	S746= IR_EX.Out25_21=rs                                     IR_EX-Out(S704)
	S747= IR_EX.Out20_16=9                                      IR_EX-Out(S704)
	S748= IR_EX.Out15_0=imm                                     IR_EX-Out(S704)
	S749= IR_ID.Out={1,rs,9,imm}                                IR-Out(S706)
	S750= IR_ID.Out31_26=1                                      IR-Out(S706)
	S751= IR_ID.Out25_21=rs                                     IR-Out(S706)
	S752= IR_ID.Out20_16=9                                      IR-Out(S706)
	S753= IR_ID.Out15_0=imm                                     IR-Out(S706)
	S754= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S709)
	S755= IR_MEM.Out31_26=1                                     IR_MEM-Out(S709)
	S756= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S709)
	S757= IR_MEM.Out20_16=9                                     IR_MEM-Out(S709)
	S758= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S709)
	S759= IR_WB.Out={1,rs,9,imm}                                IR-Out(S711)
	S760= IR_WB.Out31_26=1                                      IR-Out(S711)
	S761= IR_WB.Out25_21=rs                                     IR-Out(S711)
	S762= IR_WB.Out20_16=9                                      IR-Out(S711)
	S763= IR_WB.Out15_0=imm                                     IR-Out(S711)
	S764= FU.OutID1=>A_EX.In                                    Premise(F615)
	S765= A_MEM.Out=>A_WB.In                                    Premise(F616)
	S766= IMMEXT.Out=>B_EX.In                                   Premise(F617)
	S767= B_MEM.Out=>B_WB.In                                    Premise(F618)
	S768= A_EX.Out=>CMPU.A                                      Premise(F619)
	S769= CMPU.A=FU(a)                                          Path(S720,S768)
	S770= B_EX.Out=>CMPU.B                                      Premise(F620)
	S771= CMPU.B={16{imm[15]},imm}                              Path(S723,S770)
	S772= PC.Out=>CP0.EPCIn                                     Premise(F621)
	S773= CP0.EPCIn=addr+4                                      Path(S728,S772)
	S774= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F622)
	S775= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F623)
	S776= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F624)
	S777= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F625)
	S778= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F626)
	S779= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F627)
	S780= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F628)
	S781= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F629)
	S782= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F630)
	S783= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F631)
	S784= FU.Bub_ID=>CU_ID.Bub                                  Premise(F632)
	S785= FU.Halt_ID=>CU_ID.Halt                                Premise(F633)
	S786= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F634)
	S787= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F635)
	S788= FU.Bub_IF=>CU_IF.Bub                                  Premise(F636)
	S789= FU.Halt_IF=>CU_IF.Halt                                Premise(F637)
	S790= ICache.Hit=>CU_IF.ICacheHit                           Premise(F638)
	S791= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F639)
	S792= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F640)
	S793= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F641)
	S794= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F642)
	S795= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F643)
	S796= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F644)
	S797= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})           Path(S730,S796)
	S798= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F645)
	S799= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F646)
	S800= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F647)
	S801= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F648)
	S802= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F649)
	S803= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S730,S802)
	S804= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F650)
	S805= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S733,S804)
	S806= CMPU.lt=>ConditionReg_MEM.In                          Premise(F651)
	S807= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F652)
	S808= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F653)
	S809= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S730,S808)
	S810= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F654)
	S811= ICache.Hit=>FU.ICacheHit                              Premise(F655)
	S812= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F656)
	S813= FU.IR_DMMU1={1,rs,9,imm}                              Path(S739,S812)
	S814= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F657)
	S815= IR_EX.Out=>FU.IR_EX                                   Premise(F658)
	S816= FU.IR_EX={1,rs,9,imm}                                 Path(S744,S815)
	S817= IR_ID.Out=>FU.IR_ID                                   Premise(F659)
	S818= FU.IR_ID={1,rs,9,imm}                                 Path(S749,S817)
	S819= IR_MEM.Out=>FU.IR_MEM                                 Premise(F660)
	S820= FU.IR_MEM={1,rs,9,imm}                                Path(S754,S819)
	S821= IR_WB.Out=>FU.IR_WB                                   Premise(F661)
	S822= FU.IR_WB={1,rs,9,imm}                                 Path(S759,S821)
	S823= FU.InDMMU1_WReg=5'b00000                              Premise(F662)
	S824= GPR.Rdata1=>FU.InID1                                  Premise(F663)
	S825= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F664)
	S826= FU.InID1_RReg=rs                                      Path(S751,S825)
	S827= IR_ID.Out25_21=>GPR.RReg1                             Premise(F665)
	S828= GPR.RReg1=rs                                          Path(S751,S827)
	S829= GPR.Rdata1=a                                          GPR-Read(S828,S713)
	S830= FU.InID1=a                                            Path(S829,S824)
	S831= FU.OutID1=FU(a)                                       FU-Forward(S830)
	S832= A_EX.In=FU(a)                                         Path(S831,S764)
	S833= IMMU.Addr=>IAddrReg.In                                Premise(F666)
	S834= PC.Out=>ICache.IEA                                    Premise(F667)
	S835= ICache.IEA=addr+4                                     Path(S728,S834)
	S836= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S835)
	S837= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S836,S790)
	S838= FU.ICacheHit=ICacheHit(addr+4)                        Path(S836,S811)
	S839= ICache.Out=>ICacheReg.In                              Premise(F668)
	S840= IR_ID.Out15_0=>IMMEXT.In                              Premise(F669)
	S841= IMMEXT.In=imm                                         Path(S753,S840)
	S842= IMMEXT.Out={16{imm[15]},imm}                          IMMEXT(S841)
	S843= B_EX.In={16{imm[15]},imm}                             Path(S842,S766)
	S844= PC.Out=>IMMU.IEA                                      Premise(F670)
	S845= IMMU.IEA=addr+4                                       Path(S728,S844)
	S846= CP0.ASID=>IMMU.PID                                    Premise(F671)
	S847= IMMU.PID=pid                                          Path(S729,S846)
	S848= IMMU.Addr={pid,addr+4}                                IMMU-Search(S847,S845)
	S849= IAddrReg.In={pid,addr+4}                              Path(S848,S833)
	S850= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S847,S845)
	S851= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S850,S791)
	S852= IR_MEM.Out=>IR_DMMU1.In                               Premise(F672)
	S853= IR_DMMU1.In={1,rs,9,imm}                              Path(S754,S852)
	S854= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F673)
	S855= IR_DMMU2.In={1,rs,9,imm}                              Path(S739,S854)
	S856= IR_ID.Out=>IR_EX.In                                   Premise(F674)
	S857= IR_EX.In={1,rs,9,imm}                                 Path(S749,S856)
	S858= ICache.Out=>IR_ID.In                                  Premise(F675)
	S859= ICache.Out=>IR_IMMU.In                                Premise(F676)
	S860= IR_EX.Out=>IR_MEM.In                                  Premise(F677)
	S861= IR_MEM.In={1,rs,9,imm}                                Path(S744,S860)
	S862= IR_DMMU2.Out=>IR_WB.In                                Premise(F678)
	S863= IR_MEM.Out=>IR_WB.In                                  Premise(F679)
	S864= IR_WB.In={1,rs,9,imm}                                 Path(S754,S863)
	S865= CU_MEM.TrapAddr=>PC.In                                Premise(F680)
	S866= CP0.ASID=>PIDReg.In                                   Premise(F681)
	S867= PIDReg.In=pid                                         Path(S729,S866)
	S868= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F682)
	S869= CU_DMMU1.IRFunc1=9                                    Path(S742,S868)
	S870= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F683)
	S871= CU_DMMU1.IRFunc2=rs                                   Path(S741,S870)
	S872= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F684)
	S873= CU_DMMU1.Op=1                                         Path(S740,S872)
	S874= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F685)
	S875= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F686)
	S876= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F687)
	S877= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F688)
	S878= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F689)
	S879= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F690)
	S880= CU_EX.IRFunc1=9                                       Path(S747,S879)
	S881= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F691)
	S882= CU_EX.IRFunc2=rs                                      Path(S746,S881)
	S883= IR_EX.Out31_26=>CU_EX.Op                              Premise(F692)
	S884= CU_EX.Op=1                                            Path(S745,S883)
	S885= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F693)
	S886= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F694)
	S887= CU_ID.IRFunc1=9                                       Path(S752,S886)
	S888= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F695)
	S889= CU_ID.IRFunc2=rs                                      Path(S751,S888)
	S890= IR_ID.Out31_26=>CU_ID.Op                              Premise(F696)
	S891= CU_ID.Op=1                                            Path(S750,S890)
	S892= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F697)
	S893= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F698)
	S894= CU_MEM.IRFunc1=9                                      Path(S757,S893)
	S895= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F699)
	S896= CU_MEM.IRFunc2=rs                                     Path(S756,S895)
	S897= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F700)
	S898= CU_MEM.Op=1                                           Path(S755,S897)
	S899= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F701)
	S900= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F702)
	S901= CU_WB.IRFunc1=9                                       Path(S762,S900)
	S902= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F703)
	S903= CU_WB.IRFunc2=rs                                      Path(S761,S902)
	S904= IR_WB.Out31_26=>CU_WB.Op                              Premise(F704)
	S905= CU_WB.Op=1                                            Path(S760,S904)
	S906= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F705)
	S907= CtrlA_EX=0                                            Premise(F706)
	S908= [A_EX]=FU(a)                                          A_EX-Hold(S674,S907)
	S909= CtrlA_MEM=0                                           Premise(F707)
	S910= CtrlA_WB=0                                            Premise(F708)
	S911= CtrlB_EX=0                                            Premise(F709)
	S912= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S678,S911)
	S913= CtrlB_MEM=0                                           Premise(F710)
	S914= CtrlB_WB=0                                            Premise(F711)
	S915= CtrlPC=0                                              Premise(F712)
	S916= CtrlPCInc=0                                           Premise(F713)
	S917= PC[CIA]=addr                                          PC-Hold(S683,S916)
	S918= PC[Out]=addr+4                                        PC-Hold(S684,S915,S916)
	S919= CtrlASIDIn=0                                          Premise(F714)
	S920= CtrlCP0=0                                             Premise(F715)
	S921= CP0[ASID]=pid                                         CP0-Hold(S687,S920)
	S922= CtrlEPCIn=0                                           Premise(F716)
	S923= CtrlExCodeIn=0                                        Premise(F717)
	S924= CtrlICache=0                                          Premise(F718)
	S925= ICache[addr]={1,rs,9,imm}                             ICache-Hold(S691,S924)
	S926= CtrlIMMU=0                                            Premise(F719)
	S927= CtrlConditionReg_MEM=0                                Premise(F720)
	S928= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S694,S927)
	S929= CtrlConditionReg_DMMU1=0                              Premise(F721)
	S930= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S696,S929)
	S931= CtrlConditionReg_DMMU2=1                              Premise(F722)
	S932= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Write(S805,S931)
	S933= CtrlConditionReg_WB=0                                 Premise(F723)
	S934= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S699,S933)
	S935= CtrlIR_DMMU1=0                                        Premise(F724)
	S936= [IR_DMMU1]={1,rs,9,imm}                               IR_DMMU1-Hold(S701,S935)
	S937= CtrlIR_DMMU2=1                                        Premise(F725)
	S938= [IR_DMMU2]={1,rs,9,imm}                               IR_DMMU2-Write(S855,S937)
	S939= CtrlIR_EX=0                                           Premise(F726)
	S940= [IR_EX]={1,rs,9,imm}                                  IR_EX-Hold(S704,S939)
	S941= CtrlIR_ID=0                                           Premise(F727)
	S942= [IR_ID]={1,rs,9,imm}                                  IR_ID-Hold(S706,S941)
	S943= CtrlIR_IMMU=0                                         Premise(F728)
	S944= CtrlIR_MEM=0                                          Premise(F729)
	S945= [IR_MEM]={1,rs,9,imm}                                 IR_MEM-Hold(S709,S944)
	S946= CtrlIR_WB=0                                           Premise(F730)
	S947= [IR_WB]={1,rs,9,imm}                                  IR_WB-Hold(S711,S946)
	S948= CtrlGPR=0                                             Premise(F731)
	S949= GPR[rs]=a                                             GPR-Hold(S713,S948)
	S950= CtrlIAddrReg=0                                        Premise(F732)
	S951= CtrlIMem=0                                            Premise(F733)
	S952= IMem[{pid,addr}]={1,rs,9,imm}                         IMem-Hold(S716,S951)
	S953= CtrlICacheReg=0                                       Premise(F734)
	S954= CtrlIRMux=0                                           Premise(F735)
	S955= CtrlPIDReg=0                                          Premise(F736)

DMMU2	S956= A_EX.Out=FU(a)                                        A_EX-Out(S908)
	S957= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S908)
	S958= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S908)
	S959= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S912)
	S960= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S912)
	S961= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S912)
	S962= PC.CIA=addr                                           PC-Out(S917)
	S963= PC.CIA31_28=addr[31:28]                               PC-Out(S917)
	S964= PC.Out=addr+4                                         PC-Out(S918)
	S965= CP0.ASID=pid                                          CP0-Read-ASID(S921)
	S966= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S928)
	S967= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S928)
	S968= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S928)
	S969= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S930)
	S970= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S930)
	S971= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S930)
	S972= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S932)
	S973= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S932)
	S974= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S932)
	S975= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S934)
	S976= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S934)
	S977= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S934)
	S978= IR_DMMU1.Out={1,rs,9,imm}                             IR_DMMU1-Out(S936)
	S979= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S936)
	S980= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S936)
	S981= IR_DMMU1.Out20_16=9                                   IR_DMMU1-Out(S936)
	S982= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S936)
	S983= IR_DMMU2.Out={1,rs,9,imm}                             IR_DMMU2-Out(S938)
	S984= IR_DMMU2.Out31_26=1                                   IR_DMMU2-Out(S938)
	S985= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S938)
	S986= IR_DMMU2.Out20_16=9                                   IR_DMMU2-Out(S938)
	S987= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S938)
	S988= IR_EX.Out={1,rs,9,imm}                                IR_EX-Out(S940)
	S989= IR_EX.Out31_26=1                                      IR_EX-Out(S940)
	S990= IR_EX.Out25_21=rs                                     IR_EX-Out(S940)
	S991= IR_EX.Out20_16=9                                      IR_EX-Out(S940)
	S992= IR_EX.Out15_0=imm                                     IR_EX-Out(S940)
	S993= IR_ID.Out={1,rs,9,imm}                                IR-Out(S942)
	S994= IR_ID.Out31_26=1                                      IR-Out(S942)
	S995= IR_ID.Out25_21=rs                                     IR-Out(S942)
	S996= IR_ID.Out20_16=9                                      IR-Out(S942)
	S997= IR_ID.Out15_0=imm                                     IR-Out(S942)
	S998= IR_MEM.Out={1,rs,9,imm}                               IR_MEM-Out(S945)
	S999= IR_MEM.Out31_26=1                                     IR_MEM-Out(S945)
	S1000= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S945)
	S1001= IR_MEM.Out20_16=9                                    IR_MEM-Out(S945)
	S1002= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S945)
	S1003= IR_WB.Out={1,rs,9,imm}                               IR-Out(S947)
	S1004= IR_WB.Out31_26=1                                     IR-Out(S947)
	S1005= IR_WB.Out25_21=rs                                    IR-Out(S947)
	S1006= IR_WB.Out20_16=9                                     IR-Out(S947)
	S1007= IR_WB.Out15_0=imm                                    IR-Out(S947)
	S1008= FU.OutID1=>A_EX.In                                   Premise(F737)
	S1009= A_MEM.Out=>A_WB.In                                   Premise(F738)
	S1010= IMMEXT.Out=>B_EX.In                                  Premise(F739)
	S1011= B_MEM.Out=>B_WB.In                                   Premise(F740)
	S1012= A_EX.Out=>CMPU.A                                     Premise(F741)
	S1013= CMPU.A=FU(a)                                         Path(S956,S1012)
	S1014= B_EX.Out=>CMPU.B                                     Premise(F742)
	S1015= CMPU.B={16{imm[15]},imm}                             Path(S959,S1014)
	S1016= PC.Out=>CP0.EPCIn                                    Premise(F743)
	S1017= CP0.EPCIn=addr+4                                     Path(S964,S1016)
	S1018= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F744)
	S1019= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F745)
	S1020= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F746)
	S1021= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F747)
	S1022= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F748)
	S1023= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F749)
	S1024= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F750)
	S1025= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F751)
	S1026= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F752)
	S1027= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F753)
	S1028= FU.Bub_ID=>CU_ID.Bub                                 Premise(F754)
	S1029= FU.Halt_ID=>CU_ID.Halt                               Premise(F755)
	S1030= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F756)
	S1031= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F757)
	S1032= FU.Bub_IF=>CU_IF.Bub                                 Premise(F758)
	S1033= FU.Halt_IF=>CU_IF.Halt                               Premise(F759)
	S1034= ICache.Hit=>CU_IF.ICacheHit                          Premise(F760)
	S1035= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F761)
	S1036= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F762)
	S1037= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F763)
	S1038= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F764)
	S1039= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F765)
	S1040= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F766)
	S1041= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})          Path(S966,S1040)
	S1042= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F767)
	S1043= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F768)
	S1044= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F769)
	S1045= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F770)
	S1046= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F771)
	S1047= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S966,S1046)
	S1048= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F772)
	S1049= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S969,S1048)
	S1050= CMPU.lt=>ConditionReg_MEM.In                         Premise(F773)
	S1051= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F774)
	S1052= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S972,S1051)
	S1053= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F775)
	S1054= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F776)
	S1055= ICache.Hit=>FU.ICacheHit                             Premise(F777)
	S1056= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F778)
	S1057= FU.IR_DMMU1={1,rs,9,imm}                             Path(S978,S1056)
	S1058= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F779)
	S1059= FU.IR_DMMU2={1,rs,9,imm}                             Path(S983,S1058)
	S1060= IR_EX.Out=>FU.IR_EX                                  Premise(F780)
	S1061= FU.IR_EX={1,rs,9,imm}                                Path(S988,S1060)
	S1062= IR_ID.Out=>FU.IR_ID                                  Premise(F781)
	S1063= FU.IR_ID={1,rs,9,imm}                                Path(S993,S1062)
	S1064= IR_MEM.Out=>FU.IR_MEM                                Premise(F782)
	S1065= FU.IR_MEM={1,rs,9,imm}                               Path(S998,S1064)
	S1066= IR_WB.Out=>FU.IR_WB                                  Premise(F783)
	S1067= FU.IR_WB={1,rs,9,imm}                                Path(S1003,S1066)
	S1068= FU.InDMMU2_WReg=5'b00000                             Premise(F784)
	S1069= GPR.Rdata1=>FU.InID1                                 Premise(F785)
	S1070= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F786)
	S1071= FU.InID1_RReg=rs                                     Path(S995,S1070)
	S1072= IR_ID.Out25_21=>GPR.RReg1                            Premise(F787)
	S1073= GPR.RReg1=rs                                         Path(S995,S1072)
	S1074= GPR.Rdata1=a                                         GPR-Read(S1073,S949)
	S1075= FU.InID1=a                                           Path(S1074,S1069)
	S1076= FU.OutID1=FU(a)                                      FU-Forward(S1075)
	S1077= A_EX.In=FU(a)                                        Path(S1076,S1008)
	S1078= IMMU.Addr=>IAddrReg.In                               Premise(F788)
	S1079= PC.Out=>ICache.IEA                                   Premise(F789)
	S1080= ICache.IEA=addr+4                                    Path(S964,S1079)
	S1081= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1080)
	S1082= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1081,S1034)
	S1083= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1081,S1055)
	S1084= ICache.Out=>ICacheReg.In                             Premise(F790)
	S1085= IR_ID.Out15_0=>IMMEXT.In                             Premise(F791)
	S1086= IMMEXT.In=imm                                        Path(S997,S1085)
	S1087= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1086)
	S1088= B_EX.In={16{imm[15]},imm}                            Path(S1087,S1010)
	S1089= PC.Out=>IMMU.IEA                                     Premise(F792)
	S1090= IMMU.IEA=addr+4                                      Path(S964,S1089)
	S1091= CP0.ASID=>IMMU.PID                                   Premise(F793)
	S1092= IMMU.PID=pid                                         Path(S965,S1091)
	S1093= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1092,S1090)
	S1094= IAddrReg.In={pid,addr+4}                             Path(S1093,S1078)
	S1095= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1092,S1090)
	S1096= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1095,S1035)
	S1097= IR_MEM.Out=>IR_DMMU1.In                              Premise(F794)
	S1098= IR_DMMU1.In={1,rs,9,imm}                             Path(S998,S1097)
	S1099= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F795)
	S1100= IR_DMMU2.In={1,rs,9,imm}                             Path(S978,S1099)
	S1101= IR_ID.Out=>IR_EX.In                                  Premise(F796)
	S1102= IR_EX.In={1,rs,9,imm}                                Path(S993,S1101)
	S1103= ICache.Out=>IR_ID.In                                 Premise(F797)
	S1104= ICache.Out=>IR_IMMU.In                               Premise(F798)
	S1105= IR_EX.Out=>IR_MEM.In                                 Premise(F799)
	S1106= IR_MEM.In={1,rs,9,imm}                               Path(S988,S1105)
	S1107= IR_DMMU2.Out=>IR_WB.In                               Premise(F800)
	S1108= IR_WB.In={1,rs,9,imm}                                Path(S983,S1107)
	S1109= IR_MEM.Out=>IR_WB.In                                 Premise(F801)
	S1110= CU_MEM.TrapAddr=>PC.In                               Premise(F802)
	S1111= CP0.ASID=>PIDReg.In                                  Premise(F803)
	S1112= PIDReg.In=pid                                        Path(S965,S1111)
	S1113= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F804)
	S1114= CU_DMMU1.IRFunc1=9                                   Path(S981,S1113)
	S1115= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F805)
	S1116= CU_DMMU1.IRFunc2=rs                                  Path(S980,S1115)
	S1117= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F806)
	S1118= CU_DMMU1.Op=1                                        Path(S979,S1117)
	S1119= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F807)
	S1120= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F808)
	S1121= CU_DMMU2.IRFunc1=9                                   Path(S986,S1120)
	S1122= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F809)
	S1123= CU_DMMU2.IRFunc2=rs                                  Path(S985,S1122)
	S1124= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F810)
	S1125= CU_DMMU2.Op=1                                        Path(S984,S1124)
	S1126= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F811)
	S1127= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F812)
	S1128= CU_EX.IRFunc1=9                                      Path(S991,S1127)
	S1129= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F813)
	S1130= CU_EX.IRFunc2=rs                                     Path(S990,S1129)
	S1131= IR_EX.Out31_26=>CU_EX.Op                             Premise(F814)
	S1132= CU_EX.Op=1                                           Path(S989,S1131)
	S1133= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F815)
	S1134= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F816)
	S1135= CU_ID.IRFunc1=9                                      Path(S996,S1134)
	S1136= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F817)
	S1137= CU_ID.IRFunc2=rs                                     Path(S995,S1136)
	S1138= IR_ID.Out31_26=>CU_ID.Op                             Premise(F818)
	S1139= CU_ID.Op=1                                           Path(S994,S1138)
	S1140= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F819)
	S1141= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F820)
	S1142= CU_MEM.IRFunc1=9                                     Path(S1001,S1141)
	S1143= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F821)
	S1144= CU_MEM.IRFunc2=rs                                    Path(S1000,S1143)
	S1145= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F822)
	S1146= CU_MEM.Op=1                                          Path(S999,S1145)
	S1147= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F823)
	S1148= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F824)
	S1149= CU_WB.IRFunc1=9                                      Path(S1006,S1148)
	S1150= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F825)
	S1151= CU_WB.IRFunc2=rs                                     Path(S1005,S1150)
	S1152= IR_WB.Out31_26=>CU_WB.Op                             Premise(F826)
	S1153= CU_WB.Op=1                                           Path(S1004,S1152)
	S1154= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F827)
	S1155= CtrlA_EX=0                                           Premise(F828)
	S1156= [A_EX]=FU(a)                                         A_EX-Hold(S908,S1155)
	S1157= CtrlA_MEM=0                                          Premise(F829)
	S1158= CtrlA_WB=0                                           Premise(F830)
	S1159= CtrlB_EX=0                                           Premise(F831)
	S1160= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S912,S1159)
	S1161= CtrlB_MEM=0                                          Premise(F832)
	S1162= CtrlB_WB=0                                           Premise(F833)
	S1163= CtrlPC=0                                             Premise(F834)
	S1164= CtrlPCInc=0                                          Premise(F835)
	S1165= PC[CIA]=addr                                         PC-Hold(S917,S1164)
	S1166= PC[Out]=addr+4                                       PC-Hold(S918,S1163,S1164)
	S1167= CtrlASIDIn=0                                         Premise(F836)
	S1168= CtrlCP0=0                                            Premise(F837)
	S1169= CP0[ASID]=pid                                        CP0-Hold(S921,S1168)
	S1170= CtrlEPCIn=0                                          Premise(F838)
	S1171= CtrlExCodeIn=0                                       Premise(F839)
	S1172= CtrlICache=0                                         Premise(F840)
	S1173= ICache[addr]={1,rs,9,imm}                            ICache-Hold(S925,S1172)
	S1174= CtrlIMMU=0                                           Premise(F841)
	S1175= CtrlConditionReg_MEM=0                               Premise(F842)
	S1176= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S928,S1175)
	S1177= CtrlConditionReg_DMMU1=0                             Premise(F843)
	S1178= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S930,S1177)
	S1179= CtrlConditionReg_DMMU2=0                             Premise(F844)
	S1180= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S932,S1179)
	S1181= CtrlConditionReg_WB=1                                Premise(F845)
	S1182= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Write(S1052,S1181)
	S1183= CtrlIR_DMMU1=0                                       Premise(F846)
	S1184= [IR_DMMU1]={1,rs,9,imm}                              IR_DMMU1-Hold(S936,S1183)
	S1185= CtrlIR_DMMU2=0                                       Premise(F847)
	S1186= [IR_DMMU2]={1,rs,9,imm}                              IR_DMMU2-Hold(S938,S1185)
	S1187= CtrlIR_EX=0                                          Premise(F848)
	S1188= [IR_EX]={1,rs,9,imm}                                 IR_EX-Hold(S940,S1187)
	S1189= CtrlIR_ID=0                                          Premise(F849)
	S1190= [IR_ID]={1,rs,9,imm}                                 IR_ID-Hold(S942,S1189)
	S1191= CtrlIR_IMMU=0                                        Premise(F850)
	S1192= CtrlIR_MEM=0                                         Premise(F851)
	S1193= [IR_MEM]={1,rs,9,imm}                                IR_MEM-Hold(S945,S1192)
	S1194= CtrlIR_WB=1                                          Premise(F852)
	S1195= [IR_WB]={1,rs,9,imm}                                 IR_WB-Write(S1108,S1194)
	S1196= CtrlGPR=0                                            Premise(F853)
	S1197= GPR[rs]=a                                            GPR-Hold(S949,S1196)
	S1198= CtrlIAddrReg=0                                       Premise(F854)
	S1199= CtrlIMem=0                                           Premise(F855)
	S1200= IMem[{pid,addr}]={1,rs,9,imm}                        IMem-Hold(S952,S1199)
	S1201= CtrlICacheReg=0                                      Premise(F856)
	S1202= CtrlIRMux=0                                          Premise(F857)
	S1203= CtrlPIDReg=0                                         Premise(F858)

WB	S1204= A_EX.Out=FU(a)                                       A_EX-Out(S1156)
	S1205= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1156)
	S1206= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1156)
	S1207= B_EX.Out={16{imm[15]},imm}                           B_EX-Out(S1160)
	S1208= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                 B_EX-Out(S1160)
	S1209= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                 B_EX-Out(S1160)
	S1210= PC.CIA=addr                                          PC-Out(S1165)
	S1211= PC.CIA31_28=addr[31:28]                              PC-Out(S1165)
	S1212= PC.Out=addr+4                                        PC-Out(S1166)
	S1213= CP0.ASID=pid                                         CP0-Read-ASID(S1169)
	S1214= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S1176)
	S1215= ConditionReg_MEM.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S1176)
	S1216= ConditionReg_MEM.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S1176)
	S1217= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S1178)
	S1218= ConditionReg_DMMU1.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S1178)
	S1219= ConditionReg_DMMU1.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S1178)
	S1220= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S1180)
	S1221= ConditionReg_DMMU2.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S1180)
	S1222= ConditionReg_DMMU2.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S1180)
	S1223= ConditionReg_WB.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_WB-Out(S1182)
	S1224= ConditionReg_WB.Out1_0={CompareU(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S1182)
	S1225= ConditionReg_WB.Out4_0={CompareU(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S1182)
	S1226= IR_DMMU1.Out={1,rs,9,imm}                            IR_DMMU1-Out(S1184)
	S1227= IR_DMMU1.Out31_26=1                                  IR_DMMU1-Out(S1184)
	S1228= IR_DMMU1.Out25_21=rs                                 IR_DMMU1-Out(S1184)
	S1229= IR_DMMU1.Out20_16=9                                  IR_DMMU1-Out(S1184)
	S1230= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1184)
	S1231= IR_DMMU2.Out={1,rs,9,imm}                            IR_DMMU2-Out(S1186)
	S1232= IR_DMMU2.Out31_26=1                                  IR_DMMU2-Out(S1186)
	S1233= IR_DMMU2.Out25_21=rs                                 IR_DMMU2-Out(S1186)
	S1234= IR_DMMU2.Out20_16=9                                  IR_DMMU2-Out(S1186)
	S1235= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1186)
	S1236= IR_EX.Out={1,rs,9,imm}                               IR_EX-Out(S1188)
	S1237= IR_EX.Out31_26=1                                     IR_EX-Out(S1188)
	S1238= IR_EX.Out25_21=rs                                    IR_EX-Out(S1188)
	S1239= IR_EX.Out20_16=9                                     IR_EX-Out(S1188)
	S1240= IR_EX.Out15_0=imm                                    IR_EX-Out(S1188)
	S1241= IR_ID.Out={1,rs,9,imm}                               IR-Out(S1190)
	S1242= IR_ID.Out31_26=1                                     IR-Out(S1190)
	S1243= IR_ID.Out25_21=rs                                    IR-Out(S1190)
	S1244= IR_ID.Out20_16=9                                     IR-Out(S1190)
	S1245= IR_ID.Out15_0=imm                                    IR-Out(S1190)
	S1246= IR_MEM.Out={1,rs,9,imm}                              IR_MEM-Out(S1193)
	S1247= IR_MEM.Out31_26=1                                    IR_MEM-Out(S1193)
	S1248= IR_MEM.Out25_21=rs                                   IR_MEM-Out(S1193)
	S1249= IR_MEM.Out20_16=9                                    IR_MEM-Out(S1193)
	S1250= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1193)
	S1251= IR_WB.Out={1,rs,9,imm}                               IR-Out(S1195)
	S1252= IR_WB.Out31_26=1                                     IR-Out(S1195)
	S1253= IR_WB.Out25_21=rs                                    IR-Out(S1195)
	S1254= IR_WB.Out20_16=9                                     IR-Out(S1195)
	S1255= IR_WB.Out15_0=imm                                    IR-Out(S1195)
	S1256= FU.OutID1=>A_EX.In                                   Premise(F859)
	S1257= A_MEM.Out=>A_WB.In                                   Premise(F860)
	S1258= IMMEXT.Out=>B_EX.In                                  Premise(F861)
	S1259= B_MEM.Out=>B_WB.In                                   Premise(F862)
	S1260= A_EX.Out=>CMPU.A                                     Premise(F863)
	S1261= CMPU.A=FU(a)                                         Path(S1204,S1260)
	S1262= B_EX.Out=>CMPU.B                                     Premise(F864)
	S1263= CMPU.B={16{imm[15]},imm}                             Path(S1207,S1262)
	S1264= PC.Out=>CP0.EPCIn                                    Premise(F865)
	S1265= CP0.EPCIn=addr+4                                     Path(S1212,S1264)
	S1266= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F866)
	S1267= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F867)
	S1268= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F868)
	S1269= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F869)
	S1270= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F870)
	S1271= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F871)
	S1272= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F872)
	S1273= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F873)
	S1274= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F874)
	S1275= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F875)
	S1276= FU.Bub_ID=>CU_ID.Bub                                 Premise(F876)
	S1277= FU.Halt_ID=>CU_ID.Halt                               Premise(F877)
	S1278= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F878)
	S1279= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F879)
	S1280= FU.Bub_IF=>CU_IF.Bub                                 Premise(F880)
	S1281= FU.Halt_IF=>CU_IF.Halt                               Premise(F881)
	S1282= ICache.Hit=>CU_IF.ICacheHit                          Premise(F882)
	S1283= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F883)
	S1284= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F884)
	S1285= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F885)
	S1286= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F886)
	S1287= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F887)
	S1288= ConditionReg_MEM.Out=>CU_MEM.lt                      Premise(F888)
	S1289= CU_MEM.lt=CompareU(FU(a),{16{imm[15]},imm})          Path(S1214,S1288)
	S1290= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F889)
	S1291= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F890)
	S1292= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F891)
	S1293= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F892)
	S1294= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F893)
	S1295= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1214,S1294)
	S1296= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F894)
	S1297= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S1217,S1296)
	S1298= CMPU.lt=>ConditionReg_MEM.In                         Premise(F895)
	S1299= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F896)
	S1300= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm}) Path(S1220,S1299)
	S1301= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F897)
	S1302= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F898)
	S1303= ICache.Hit=>FU.ICacheHit                             Premise(F899)
	S1304= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F900)
	S1305= FU.IR_DMMU1={1,rs,9,imm}                             Path(S1226,S1304)
	S1306= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F901)
	S1307= FU.IR_DMMU2={1,rs,9,imm}                             Path(S1231,S1306)
	S1308= IR_EX.Out=>FU.IR_EX                                  Premise(F902)
	S1309= FU.IR_EX={1,rs,9,imm}                                Path(S1236,S1308)
	S1310= IR_ID.Out=>FU.IR_ID                                  Premise(F903)
	S1311= FU.IR_ID={1,rs,9,imm}                                Path(S1241,S1310)
	S1312= IR_MEM.Out=>FU.IR_MEM                                Premise(F904)
	S1313= FU.IR_MEM={1,rs,9,imm}                               Path(S1246,S1312)
	S1314= IR_WB.Out=>FU.IR_WB                                  Premise(F905)
	S1315= FU.IR_WB={1,rs,9,imm}                                Path(S1251,S1314)
	S1316= GPR.Rdata1=>FU.InID1                                 Premise(F906)
	S1317= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F907)
	S1318= FU.InID1_RReg=rs                                     Path(S1243,S1317)
	S1319= FU.InWB_WReg=5'b00000                                Premise(F908)
	S1320= IR_ID.Out25_21=>GPR.RReg1                            Premise(F909)
	S1321= GPR.RReg1=rs                                         Path(S1243,S1320)
	S1322= GPR.Rdata1=a                                         GPR-Read(S1321,S1197)
	S1323= FU.InID1=a                                           Path(S1322,S1316)
	S1324= FU.OutID1=FU(a)                                      FU-Forward(S1323)
	S1325= A_EX.In=FU(a)                                        Path(S1324,S1256)
	S1326= IMMU.Addr=>IAddrReg.In                               Premise(F910)
	S1327= PC.Out=>ICache.IEA                                   Premise(F911)
	S1328= ICache.IEA=addr+4                                    Path(S1212,S1327)
	S1329= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1328)
	S1330= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1329,S1282)
	S1331= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1329,S1303)
	S1332= ICache.Out=>ICacheReg.In                             Premise(F912)
	S1333= IR_ID.Out15_0=>IMMEXT.In                             Premise(F913)
	S1334= IMMEXT.In=imm                                        Path(S1245,S1333)
	S1335= IMMEXT.Out={16{imm[15]},imm}                         IMMEXT(S1334)
	S1336= B_EX.In={16{imm[15]},imm}                            Path(S1335,S1258)
	S1337= PC.Out=>IMMU.IEA                                     Premise(F914)
	S1338= IMMU.IEA=addr+4                                      Path(S1212,S1337)
	S1339= CP0.ASID=>IMMU.PID                                   Premise(F915)
	S1340= IMMU.PID=pid                                         Path(S1213,S1339)
	S1341= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1340,S1338)
	S1342= IAddrReg.In={pid,addr+4}                             Path(S1341,S1326)
	S1343= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1340,S1338)
	S1344= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1343,S1283)
	S1345= IR_MEM.Out=>IR_DMMU1.In                              Premise(F916)
	S1346= IR_DMMU1.In={1,rs,9,imm}                             Path(S1246,S1345)
	S1347= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F917)
	S1348= IR_DMMU2.In={1,rs,9,imm}                             Path(S1226,S1347)
	S1349= IR_ID.Out=>IR_EX.In                                  Premise(F918)
	S1350= IR_EX.In={1,rs,9,imm}                                Path(S1241,S1349)
	S1351= ICache.Out=>IR_ID.In                                 Premise(F919)
	S1352= ICache.Out=>IR_IMMU.In                               Premise(F920)
	S1353= IR_EX.Out=>IR_MEM.In                                 Premise(F921)
	S1354= IR_MEM.In={1,rs,9,imm}                               Path(S1236,S1353)
	S1355= IR_DMMU2.Out=>IR_WB.In                               Premise(F922)
	S1356= IR_WB.In={1,rs,9,imm}                                Path(S1231,S1355)
	S1357= IR_MEM.Out=>IR_WB.In                                 Premise(F923)
	S1358= CU_MEM.TrapAddr=>PC.In                               Premise(F924)
	S1359= CP0.ASID=>PIDReg.In                                  Premise(F925)
	S1360= PIDReg.In=pid                                        Path(S1213,S1359)
	S1361= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F926)
	S1362= CU_DMMU1.IRFunc1=9                                   Path(S1229,S1361)
	S1363= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F927)
	S1364= CU_DMMU1.IRFunc2=rs                                  Path(S1228,S1363)
	S1365= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F928)
	S1366= CU_DMMU1.Op=1                                        Path(S1227,S1365)
	S1367= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F929)
	S1368= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F930)
	S1369= CU_DMMU2.IRFunc1=9                                   Path(S1234,S1368)
	S1370= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F931)
	S1371= CU_DMMU2.IRFunc2=rs                                  Path(S1233,S1370)
	S1372= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F932)
	S1373= CU_DMMU2.Op=1                                        Path(S1232,S1372)
	S1374= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F933)
	S1375= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F934)
	S1376= CU_EX.IRFunc1=9                                      Path(S1239,S1375)
	S1377= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F935)
	S1378= CU_EX.IRFunc2=rs                                     Path(S1238,S1377)
	S1379= IR_EX.Out31_26=>CU_EX.Op                             Premise(F936)
	S1380= CU_EX.Op=1                                           Path(S1237,S1379)
	S1381= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F937)
	S1382= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F938)
	S1383= CU_ID.IRFunc1=9                                      Path(S1244,S1382)
	S1384= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F939)
	S1385= CU_ID.IRFunc2=rs                                     Path(S1243,S1384)
	S1386= IR_ID.Out31_26=>CU_ID.Op                             Premise(F940)
	S1387= CU_ID.Op=1                                           Path(S1242,S1386)
	S1388= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F941)
	S1389= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F942)
	S1390= CU_MEM.IRFunc1=9                                     Path(S1249,S1389)
	S1391= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F943)
	S1392= CU_MEM.IRFunc2=rs                                    Path(S1248,S1391)
	S1393= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F944)
	S1394= CU_MEM.Op=1                                          Path(S1247,S1393)
	S1395= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F945)
	S1396= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F946)
	S1397= CU_WB.IRFunc1=9                                      Path(S1254,S1396)
	S1398= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F947)
	S1399= CU_WB.IRFunc2=rs                                     Path(S1253,S1398)
	S1400= IR_WB.Out31_26=>CU_WB.Op                             Premise(F948)
	S1401= CU_WB.Op=1                                           Path(S1252,S1400)
	S1402= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F949)
	S1403= CtrlA_EX=0                                           Premise(F950)
	S1404= [A_EX]=FU(a)                                         A_EX-Hold(S1156,S1403)
	S1405= CtrlA_MEM=0                                          Premise(F951)
	S1406= CtrlA_WB=0                                           Premise(F952)
	S1407= CtrlB_EX=0                                           Premise(F953)
	S1408= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1160,S1407)
	S1409= CtrlB_MEM=0                                          Premise(F954)
	S1410= CtrlB_WB=0                                           Premise(F955)
	S1411= CtrlPC=0                                             Premise(F956)
	S1412= CtrlPCInc=0                                          Premise(F957)
	S1413= PC[CIA]=addr                                         PC-Hold(S1165,S1412)
	S1414= PC[Out]=addr+4                                       PC-Hold(S1166,S1411,S1412)
	S1415= CtrlASIDIn=0                                         Premise(F958)
	S1416= CtrlCP0=0                                            Premise(F959)
	S1417= CP0[ASID]=pid                                        CP0-Hold(S1169,S1416)
	S1418= CtrlEPCIn=0                                          Premise(F960)
	S1419= CtrlExCodeIn=0                                       Premise(F961)
	S1420= CtrlICache=0                                         Premise(F962)
	S1421= ICache[addr]={1,rs,9,imm}                            ICache-Hold(S1173,S1420)
	S1422= CtrlIMMU=0                                           Premise(F963)
	S1423= CtrlConditionReg_MEM=0                               Premise(F964)
	S1424= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S1176,S1423)
	S1425= CtrlConditionReg_DMMU1=0                             Premise(F965)
	S1426= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S1178,S1425)
	S1427= CtrlConditionReg_DMMU2=0                             Premise(F966)
	S1428= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S1180,S1427)
	S1429= CtrlConditionReg_WB=0                                Premise(F967)
	S1430= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Hold(S1182,S1429)
	S1431= CtrlIR_DMMU1=0                                       Premise(F968)
	S1432= [IR_DMMU1]={1,rs,9,imm}                              IR_DMMU1-Hold(S1184,S1431)
	S1433= CtrlIR_DMMU2=0                                       Premise(F969)
	S1434= [IR_DMMU2]={1,rs,9,imm}                              IR_DMMU2-Hold(S1186,S1433)
	S1435= CtrlIR_EX=0                                          Premise(F970)
	S1436= [IR_EX]={1,rs,9,imm}                                 IR_EX-Hold(S1188,S1435)
	S1437= CtrlIR_ID=0                                          Premise(F971)
	S1438= [IR_ID]={1,rs,9,imm}                                 IR_ID-Hold(S1190,S1437)
	S1439= CtrlIR_IMMU=0                                        Premise(F972)
	S1440= CtrlIR_MEM=0                                         Premise(F973)
	S1441= [IR_MEM]={1,rs,9,imm}                                IR_MEM-Hold(S1193,S1440)
	S1442= CtrlIR_WB=0                                          Premise(F974)
	S1443= [IR_WB]={1,rs,9,imm}                                 IR_WB-Hold(S1195,S1442)
	S1444= CtrlGPR=0                                            Premise(F975)
	S1445= GPR[rs]=a                                            GPR-Hold(S1197,S1444)
	S1446= CtrlIAddrReg=0                                       Premise(F976)
	S1447= CtrlIMem=0                                           Premise(F977)
	S1448= IMem[{pid,addr}]={1,rs,9,imm}                        IMem-Hold(S1200,S1447)
	S1449= CtrlICacheReg=0                                      Premise(F978)
	S1450= CtrlIRMux=0                                          Premise(F979)
	S1451= CtrlPIDReg=0                                         Premise(F980)

POST	S1404= [A_EX]=FU(a)                                         A_EX-Hold(S1156,S1403)
	S1408= [B_EX]={16{imm[15]},imm}                             B_EX-Hold(S1160,S1407)
	S1413= PC[CIA]=addr                                         PC-Hold(S1165,S1412)
	S1414= PC[Out]=addr+4                                       PC-Hold(S1166,S1411,S1412)
	S1417= CP0[ASID]=pid                                        CP0-Hold(S1169,S1416)
	S1421= ICache[addr]={1,rs,9,imm}                            ICache-Hold(S1173,S1420)
	S1424= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Hold(S1176,S1423)
	S1426= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S1178,S1425)
	S1428= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S1180,S1427)
	S1430= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})  ConditionReg_WB-Hold(S1182,S1429)
	S1432= [IR_DMMU1]={1,rs,9,imm}                              IR_DMMU1-Hold(S1184,S1431)
	S1434= [IR_DMMU2]={1,rs,9,imm}                              IR_DMMU2-Hold(S1186,S1433)
	S1436= [IR_EX]={1,rs,9,imm}                                 IR_EX-Hold(S1188,S1435)
	S1438= [IR_ID]={1,rs,9,imm}                                 IR_ID-Hold(S1190,S1437)
	S1441= [IR_MEM]={1,rs,9,imm}                                IR_MEM-Hold(S1193,S1440)
	S1443= [IR_WB]={1,rs,9,imm}                                 IR_WB-Hold(S1195,S1442)
	S1445= GPR[rs]=a                                            GPR-Hold(S1197,S1444)
	S1448= IMem[{pid,addr}]={1,rs,9,imm}                        IMem-Hold(S1200,S1447)

