# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Padder_Dilithium.srcs/sources_1/imports/Padder_Dilithium/Padder_Dilithium.v" \
"../../../../Padder_Dilithium.srcs/sources_1/imports/Padder_Dilithium/padder1.v" \
"../../../../Padder_Dilithium.srcs/sim_1/new/Padder_Dilithium_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
