

================================================================
== Vivado HLS Report for 'single_conv_test'
================================================================
* Date:           Sun Dec  6 12:05:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.300|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17833|  20329|  17833|  20329|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                  |                      |  Latency  |  Interval | Pipeline |
        |             Instance             |        Module        | min | max | min | max |   Type   |
        +----------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_conv_line_buffer_shi_fu_2157  |conv_line_buffer_shi  |   14|   14|   15|   15| function |
        |grp_single_conv_calculat_fu_2168  |single_conv_calculat  |    7|    7|    5|    5| function |
        |grp_single_pool_calculat_fu_2176  |single_pool_calculat  |    4|    4|    4|    4| function |
        |grp_pool_line_buffer_shi_fu_2182  |pool_line_buffer_shi  |    5|    5|    6|    6| function |
        +----------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |                            |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |          Loop Name         |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- single_conv_test_label9   |      6|      6|            1|          1|          1|     6|    yes   |
        |- single_conv_test_label11  |  17824|  20320| 1114 ~ 1270 |          -|          -|    16|    no    |
        +----------------------------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|  1312|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      6|   1311|  1472|    -|
|Memory           |       10|      -|    384|    18|    0|
|Multiplexer      |        -|      -|      -|  4189|    -|
|Register         |        -|      -|   1903|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |       10|      6|   3598|  6991|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |       25|     15|     22|    87|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance             |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_conv_line_buffer_shi_fu_2157  |conv_line_buffer_shi  |        0|      0|  623|  389|    0|
    |grp_pool_line_buffer_shi_fu_2182  |pool_line_buffer_shi  |        0|      0|  166|  188|    0|
    |grp_single_conv_calculat_fu_2168  |single_conv_calculat  |        0|      6|  359|  489|    0|
    |grp_single_pool_calculat_fu_2176  |single_pool_calculat  |        0|      0|  163|  406|    0|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                             |                      |        0|      6| 1311| 1472|    0|
    +----------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cal_conv_U          |single_conv_test_bkb  |        2|   0|   0|    0|     9|   32|     1|          288|
    |kernel_U            |single_conv_test_cud  |        2|   0|   0|    0|     9|   32|     1|          288|
    |conv_line_buffer_U  |single_conv_test_dEe  |        2|   0|   0|    0|    16|   32|     1|          512|
    |cal_pool_U          |single_conv_test_eOg  |        0|   0|   0|    0|     2|    0|     1|            0|
    |pool_line_buffer_U  |single_conv_test_fYi  |        2|   0|   0|    0|     6|   32|     1|          192|
    |conv_output_0_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |conv_output_1_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |conv_output_2_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |conv_output_3_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |conv_output_4_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |conv_output_5_U     |single_conv_test_g8j  |        0|  64|   3|    0|     6|   32|     1|          192|
    |img_U               |single_conv_test_mb6  |        2|   0|   0|    0|    64|   32|     1|         2048|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       10| 384|  18|    0|   142|  352|    12|         4480|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln170_fu_2648_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln190_1_fu_2991_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_2_fu_3007_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_3_fu_3023_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_4_fu_3039_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_5_fu_3055_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_6_fu_3071_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_7_fu_3087_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_8_fu_3103_p2  |     +    |      0|  0|  39|          32|           1|
    |add_ln190_fu_2975_p2    |     +    |      0|  0|  39|          32|           1|
    |c_fu_2308_p2            |     +    |      0|  0|  15|           5|           1|
    |grp_fu_2201_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2208_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2215_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2222_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2229_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_2236_p2          |     +    |      0|  0|  39|          32|          32|
    |i_fu_2286_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln108_fu_2280_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln112_fu_2302_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln172_fu_2342_p2   |   icmp   |      0|  0|  11|           5|           4|
    |or_ln117_10_fu_2468_p2  |    or    |      0|  0|  10|          10|           4|
    |or_ln117_11_fu_2478_p2  |    or    |      0|  0|  10|          10|           4|
    |or_ln117_12_fu_2488_p2  |    or    |      0|  0|  10|          10|           4|
    |or_ln117_13_fu_2498_p2  |    or    |      0|  0|  10|          10|           4|
    |or_ln117_14_fu_2508_p2  |    or    |      0|  0|  10|          10|           4|
    |or_ln117_15_fu_2388_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_16_fu_2398_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_17_fu_2418_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_18_fu_2518_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_19_fu_2528_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_1_fu_2348_p2   |    or    |      0|  0|  10|          10|           2|
    |or_ln117_20_fu_2538_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_21_fu_2548_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_22_fu_2558_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_23_fu_2568_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_24_fu_2578_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_25_fu_2588_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_26_fu_2598_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_27_fu_2608_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_28_fu_2618_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_29_fu_2628_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_2_fu_2408_p2   |    or    |      0|  0|  10|          10|           2|
    |or_ln117_30_fu_2638_p2  |    or    |      0|  0|  10|          10|           5|
    |or_ln117_31_fu_2655_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_32_fu_2665_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_33_fu_2675_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_34_fu_2685_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_35_fu_2695_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_36_fu_2705_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_37_fu_2715_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_38_fu_2725_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_39_fu_2735_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_3_fu_2428_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln117_40_fu_2745_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_41_fu_2755_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_42_fu_2765_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_43_fu_2775_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_44_fu_2785_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_45_fu_2795_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_46_fu_2805_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_47_fu_2815_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_48_fu_2825_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_49_fu_2835_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_4_fu_2438_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln117_50_fu_2845_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_51_fu_2855_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_52_fu_2865_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_53_fu_2875_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_54_fu_2885_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_55_fu_2895_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_56_fu_2905_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_57_fu_2915_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_58_fu_2925_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_59_fu_2935_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_5_fu_2448_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln117_60_fu_2945_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_61_fu_2955_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_62_fu_2965_p2  |    or    |      0|  0|  10|          10|           6|
    |or_ln117_6_fu_2458_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln117_7_fu_2358_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln117_8_fu_2368_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln117_9_fu_2378_p2   |    or    |      0|  0|  10|          10|           4|
    |or_ln117_fu_2331_p2     |    or    |      0|  0|  10|          10|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1312|        1163|         569|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                  |  2193|       1274|    1|       1274|
    |ap_phi_mux_out_count_5_5_5_phi_fu_2149_p4  |     9|          2|   32|         64|
    |c_0_reg_2034                               |     9|          2|    5|         10|
    |cal_conv_address0                          |    41|          8|    4|         32|
    |cal_conv_address1                          |    38|          7|    4|         28|
    |cal_conv_ce0                               |    21|          4|    1|          4|
    |cal_conv_ce1                               |    21|          4|    1|          4|
    |cal_conv_d0                                |    21|          4|   32|        128|
    |cal_conv_d1                                |    15|          3|   32|         96|
    |cal_conv_we0                               |    15|          3|    1|          3|
    |cal_conv_we1                               |    15|          3|    1|          3|
    |cal_pool_address0                          |    27|          5|    1|          5|
    |cal_pool_address1                          |    15|          3|    1|          3|
    |cal_pool_ce0                               |    21|          4|    1|          4|
    |cal_pool_ce1                               |    15|          3|    1|          3|
    |cal_pool_we0                               |    15|          3|    1|          3|
    |cal_pool_we1                               |     9|          2|    1|          2|
    |conv_line_buffer_address0                  |    47|         10|    4|         40|
    |conv_line_buffer_address1                  |    47|         10|    4|         40|
    |conv_line_buffer_ce0                       |    15|          3|    1|          3|
    |conv_line_buffer_ce1                       |    15|          3|    1|          3|
    |conv_line_buffer_d0                        |    21|          4|   32|        128|
    |conv_line_buffer_d1                        |    21|          4|   32|        128|
    |conv_line_buffer_we0                       |    15|          3|    1|          3|
    |conv_line_buffer_we1                       |    15|          3|    1|          3|
    |conv_output_0_address0                     |    41|          8|    3|         24|
    |conv_output_0_d0                           |    21|          4|   32|        128|
    |conv_output_1_address0                     |    41|          8|    3|         24|
    |conv_output_1_d0                           |    15|          3|   32|         96|
    |conv_output_2_address0                     |    41|          8|    3|         24|
    |conv_output_2_d0                           |    15|          3|   32|         96|
    |conv_output_3_address0                     |    41|          8|    3|         24|
    |conv_output_3_d0                           |    15|          3|   32|         96|
    |conv_output_4_address0                     |    41|          8|    3|         24|
    |conv_output_4_d0                           |    15|          3|   32|         96|
    |conv_output_5_address0                     |    41|          8|    3|         24|
    |conv_output_5_d0                           |    15|          3|   32|         96|
    |grp_conv_line_buffer_shi_fu_2157_data      |    21|          4|   32|        128|
    |grp_pool_line_buffer_shi_fu_2182_data      |    38|          7|   32|        224|
    |i_0_reg_2023                               |     9|          2|    3|          6|
    |img_address0                               |   157|         35|    6|        210|
    |img_address1                               |   153|         34|    6|        204|
    |imgtotal_address0                          |   149|         33|   10|        330|
    |imgtotal_address1                          |   149|         33|   10|        330|
    |kernel_address0                            |    38|          7|    4|         28|
    |kernel_address1                            |    33|          6|    4|         24|
    |kernel_ce0                                 |    15|          3|    1|          3|
    |kernel_ce1                                 |    15|          3|    1|          3|
    |out_count_0_reg_2045                       |     9|          2|   32|         64|
    |out_count_5_1_1_reg_2057                   |     9|          2|   32|         64|
    |out_count_5_1_3_reg_2068                   |     9|          2|   32|         64|
    |out_count_5_1_5_reg_2079                   |     9|          2|   32|         64|
    |out_count_5_3_1_reg_2090                   |     9|          2|   32|         64|
    |out_count_5_3_3_reg_2101                   |     9|          2|   32|         64|
    |out_count_5_3_5_reg_2112                   |     9|          2|   32|         64|
    |out_count_5_5_1_reg_2123                   |     9|          2|   32|         64|
    |out_count_5_5_3_reg_2134                   |     9|          2|   32|         64|
    |out_count_5_5_5_reg_2145                   |     9|          2|   32|         64|
    |outtotal_address0                          |    47|         10|    4|         40|
    |outtotal_d0                                |    47|         10|   32|        320|
    |pool_line_buffer_address0                  |    41|          8|    3|         24|
    |pool_line_buffer_ce0                       |    15|          3|    1|          3|
    |pool_line_buffer_ce1                       |     9|          2|    1|          2|
    |pool_line_buffer_d0                        |    41|          8|   32|        256|
    |pool_line_buffer_we0                       |    15|          3|    1|          3|
    |pool_line_buffer_we1                       |     9|          2|    1|          2|
    |weitotal_address0                          |    33|          6|    8|         48|
    |weitotal_address1                          |    27|          5|    8|         40|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  4189|       1685|  926|       5634|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+------+----+------+-----------+
    |                      Name                     |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------+------+----+------+-----------+
    |add_ln170_reg_3931                             |    32|   0|    32|          0|
    |ap_CS_fsm                                      |  1273|   0|  1273|          0|
    |c_0_reg_2034                                   |     5|   0|     5|          0|
    |c_reg_3691                                     |     5|   0|     5|          0|
    |grp_conv_line_buffer_shi_fu_2157_ap_start_reg  |     1|   0|     1|          0|
    |grp_pool_line_buffer_shi_fu_2182_ap_start_reg  |     1|   0|     1|          0|
    |grp_single_conv_calculat_fu_2168_ap_start_reg  |     1|   0|     1|          0|
    |grp_single_pool_calculat_fu_2176_ap_start_reg  |     1|   0|     1|          0|
    |i_0_reg_2023                                   |     3|   0|     3|          0|
    |icmp_ln172_reg_3772                            |     1|   0|     1|          0|
    |imgtotal_load_19_reg_3866                      |    32|   0|    32|          0|
    |out_count_0_reg_2045                           |    32|   0|    32|          0|
    |out_count_5_1_1_reg_2057                       |    32|   0|    32|          0|
    |out_count_5_1_3_reg_2068                       |    32|   0|    32|          0|
    |out_count_5_1_5_reg_2079                       |    32|   0|    32|          0|
    |out_count_5_3_1_reg_2090                       |    32|   0|    32|          0|
    |out_count_5_3_3_reg_2101                       |    32|   0|    32|          0|
    |out_count_5_3_5_reg_2112                       |    32|   0|    32|          0|
    |out_count_5_5_1_reg_2123                       |    32|   0|    32|          0|
    |out_count_5_5_3_reg_2134                       |    32|   0|    32|          0|
    |out_count_5_5_5_reg_2145                       |    32|   0|    32|          0|
    |reg_2191                                       |    32|   0|    32|          0|
    |reg_2243                                       |    32|   0|    32|          0|
    |reg_2250                                       |    32|   0|    32|          0|
    |reg_2256                                       |    32|   0|    32|          0|
    |reg_2262                                       |    32|   0|    32|          0|
    |reg_2268                                       |    32|   0|    32|          0|
    |reg_2274                                       |    32|   0|    32|          0|
    |shl_ln_reg_3696                                |     4|   0|    10|          6|
    +-----------------------------------------------+------+----+------+-----------+
    |Total                                          |  1903|   0|  1909|          6|
    +-----------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_conv_test | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_conv_test | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_conv_test | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_conv_test | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_conv_test | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_conv_test | return value |
|imgtotal_address0  | out |   10|  ap_memory |     imgtotal     |     array    |
|imgtotal_ce0       | out |    1|  ap_memory |     imgtotal     |     array    |
|imgtotal_q0        |  in |   32|  ap_memory |     imgtotal     |     array    |
|imgtotal_address1  | out |   10|  ap_memory |     imgtotal     |     array    |
|imgtotal_ce1       | out |    1|  ap_memory |     imgtotal     |     array    |
|imgtotal_q1        |  in |   32|  ap_memory |     imgtotal     |     array    |
|weitotal_address0  | out |    8|  ap_memory |     weitotal     |     array    |
|weitotal_ce0       | out |    1|  ap_memory |     weitotal     |     array    |
|weitotal_q0        |  in |   32|  ap_memory |     weitotal     |     array    |
|weitotal_address1  | out |    8|  ap_memory |     weitotal     |     array    |
|weitotal_ce1       | out |    1|  ap_memory |     weitotal     |     array    |
|weitotal_q1        |  in |   32|  ap_memory |     weitotal     |     array    |
|outtotal_address0  | out |    4|  ap_memory |     outtotal     |     array    |
|outtotal_ce0       | out |    1|  ap_memory |     outtotal     |     array    |
|outtotal_we0       | out |    1|  ap_memory |     outtotal     |     array    |
|outtotal_d0        | out |   32|  ap_memory |     outtotal     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

