// Seed: 2556239821
module module_0 #(
    parameter id_4 = 32'd42
);
  logic [-1 : -1] id_1;
  logic [7:0] id_2;
  logic id_3 = id_2;
  assign id_1 = 1 == id_1;
  wire _id_4;
  ;
  assign id_2[id_4] = -1 ? id_3 : -1 ? -1 : "";
  reg
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  initial begin : LABEL_0
    id_19 <= id_17;
    if (-1) id_16 <= -1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_5[-1'h0] = 1;
endmodule
