// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "01/07/2025 19:15:55"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_TOP (
	i_Clk,
	i_RX_Serial,
	o_TX_Serial,
	i_button,
	i_button_LED,
	o_button_LED,
	o_LED);
input 	i_Clk;
input 	i_RX_Serial;
output 	o_TX_Serial;
input 	i_button;
input 	i_button_LED;
output 	o_button_LED;
output 	o_LED;

// Design Ports Information
// o_TX_Serial	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_button_LED	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_LED	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_button_LED	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_button	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_RX_Serial	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_TX_Serial~output_o ;
wire \o_button_LED~output_o ;
wire \o_LED~output_o ;
wire \i_Clk~input_o ;
wire \i_Clk~inputclkctrl_outclk ;
wire \i_button~input_o ;
wire \UART_TX_inst|Selector20~0_combout ;
wire \UART_TX_inst|Selector18~1_combout ;
wire \UART_TX_inst|r_Byte_Index~0_combout ;
wire \UART_TX_inst|Selector21~0_combout ;
wire \UART_TX_inst|r_Byte_Index~1_combout ;
wire \UART_TX_inst|Selector19~0_combout ;
wire \UART_TX_inst|Selector18~0_combout ;
wire \UART_TX_inst|Selector34~0_combout ;
wire \UART_TX_inst|r_SM_Main.s_Cleanup~q ;
wire \UART_TX_inst|Selector30~0_combout ;
wire \UART_TX_inst|r_SM_Main.s_Idle~q ;
wire \UART_TX_inst|r_Clk_Count[0]~13_combout ;
wire \UART_TX_inst|r_Clk_Count[10]~35_combout ;
wire \UART_TX_inst|r_Clk_Count[0]~14 ;
wire \UART_TX_inst|r_Clk_Count[1]~15_combout ;
wire \UART_TX_inst|r_Clk_Count[1]~16 ;
wire \UART_TX_inst|r_Clk_Count[2]~17_combout ;
wire \UART_TX_inst|r_Clk_Count[2]~18 ;
wire \UART_TX_inst|r_Clk_Count[3]~19_combout ;
wire \UART_TX_inst|r_Clk_Count[3]~20 ;
wire \UART_TX_inst|r_Clk_Count[4]~21_combout ;
wire \UART_TX_inst|r_Clk_Count[4]~22 ;
wire \UART_TX_inst|r_Clk_Count[5]~23_combout ;
wire \UART_TX_inst|r_Clk_Count[5]~24 ;
wire \UART_TX_inst|r_Clk_Count[6]~25_combout ;
wire \UART_TX_inst|r_Clk_Count[6]~26 ;
wire \UART_TX_inst|r_Clk_Count[7]~27_combout ;
wire \UART_TX_inst|r_Clk_Count[7]~28 ;
wire \UART_TX_inst|r_Clk_Count[8]~29_combout ;
wire \UART_TX_inst|r_Clk_Count[8]~30 ;
wire \UART_TX_inst|r_Clk_Count[9]~31_combout ;
wire \UART_TX_inst|r_Clk_Count[9]~32 ;
wire \UART_TX_inst|r_Clk_Count[10]~33_combout ;
wire \UART_TX_inst|r_Clk_Count[10]~34 ;
wire \UART_TX_inst|r_Clk_Count[11]~36_combout ;
wire \UART_TX_inst|LessThan0~0_combout ;
wire \UART_TX_inst|r_Clk_Count[11]~37 ;
wire \UART_TX_inst|r_Clk_Count[12]~38_combout ;
wire \UART_TX_inst|LessThan0~1_combout ;
wire \UART_TX_inst|LessThan0~2_combout ;
wire \UART_TX_inst|LessThan0~3_combout ;
wire \UART_TX_inst|LessThan0~4_combout ;
wire \UART_TX_inst|Selector17~0_combout ;
wire \UART_TX_inst|Selector17~1_combout ;
wire \UART_TX_inst|Selector16~0_combout ;
wire \UART_TX_inst|Selector16~1_combout ;
wire \UART_TX_inst|Selector15~0_combout ;
wire \UART_TX_inst|Selector15~1_combout ;
wire \UART_TX_inst|r_SM_Main~14_combout ;
wire \UART_TX_inst|Selector32~2_combout ;
wire \UART_TX_inst|r_TX_Data[1]~0_combout ;
wire \UART_TX_inst|Selector31~0_combout ;
wire \UART_TX_inst|Selector31~1_combout ;
wire \UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q ;
wire \UART_TX_inst|Selector32~1_combout ;
wire \UART_TX_inst|Selector32~3_combout ;
wire \UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ;
wire \UART_TX_inst|Selector33~0_combout ;
wire \UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ;
wire \UART_TX_inst|Selector32~0_combout ;
wire \UART_TX_inst|r_SM_Main.s_Next_Byte~q ;
wire \UART_TX_inst|o_TX_Serial~0_combout ;
wire \i_RX_Serial~input_o ;
wire \UART_RX_inst|r_RX_Data_R~feeder_combout ;
wire \UART_RX_inst|r_RX_Data_R~q ;
wire \UART_RX_inst|r_RX_Data~feeder_combout ;
wire \UART_RX_inst|r_RX_Data~q ;
wire \UART_RX_inst|r_Clk_Count[0]~15_combout ;
wire \UART_RX_inst|r_Clk_Count[2]~20 ;
wire \UART_RX_inst|r_Clk_Count[3]~21_combout ;
wire \UART_RX_inst|r_SM_Main.s_Cleanup~q ;
wire \UART_RX_inst|r_Clk_Count[1]~38_combout ;
wire \UART_RX_inst|r_Clk_Count[3]~22 ;
wire \UART_RX_inst|r_Clk_Count[4]~23_combout ;
wire \UART_RX_inst|r_Clk_Count[4]~24 ;
wire \UART_RX_inst|r_Clk_Count[5]~25_combout ;
wire \UART_RX_inst|r_Clk_Count[5]~26 ;
wire \UART_RX_inst|r_Clk_Count[6]~27_combout ;
wire \UART_RX_inst|r_Clk_Count[6]~28 ;
wire \UART_RX_inst|r_Clk_Count[7]~29_combout ;
wire \UART_RX_inst|r_Clk_Count[7]~30 ;
wire \UART_RX_inst|r_Clk_Count[8]~31_combout ;
wire \UART_RX_inst|r_Clk_Count[8]~32 ;
wire \UART_RX_inst|r_Clk_Count[9]~33_combout ;
wire \UART_RX_inst|r_Clk_Count[9]~34 ;
wire \UART_RX_inst|r_Clk_Count[10]~35_combout ;
wire \UART_RX_inst|r_Clk_Count[10]~36 ;
wire \UART_RX_inst|r_Clk_Count[11]~39_combout ;
wire \UART_RX_inst|r_Clk_Count[11]~40 ;
wire \UART_RX_inst|r_Clk_Count[12]~41_combout ;
wire \UART_RX_inst|LessThan1~0_combout ;
wire \UART_RX_inst|LessThan1~2_combout ;
wire \UART_RX_inst|LessThan1~1_combout ;
wire \UART_RX_inst|LessThan1~3_combout ;
wire \UART_RX_inst|LessThan1~4_combout ;
wire \UART_RX_inst|Decoder1~6_combout ;
wire \UART_RX_inst|Selector20~1_combout ;
wire \UART_RX_inst|Selector14~5_combout ;
wire \UART_RX_inst|Selector14~3_combout ;
wire \UART_RX_inst|Decoder0~0_combout ;
wire \UART_RX_inst|Selector14~2_combout ;
wire \UART_RX_inst|Selector14~4_combout ;
wire \UART_RX_inst|Selector19~1_combout ;
wire \UART_RX_inst|Selector15~0_combout ;
wire \UART_RX_inst|Selector19~2_combout ;
wire \UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ;
wire \UART_RX_inst|Selector15~1_combout ;
wire \UART_RX_inst|Selector15~2_combout ;
wire \UART_RX_inst|Selector20~0_combout ;
wire \UART_RX_inst|Selector20~2_combout ;
wire \UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ;
wire \UART_RX_inst|LessThan1~5_combout ;
wire \UART_RX_inst|r_Clk_Count[1]~37_combout ;
wire \UART_RX_inst|r_Clk_Count[1]~43_combout ;
wire \UART_RX_inst|r_Clk_Count[0]~16 ;
wire \UART_RX_inst|r_Clk_Count[1]~17_combout ;
wire \UART_RX_inst|r_Clk_Count[1]~18 ;
wire \UART_RX_inst|r_Clk_Count[2]~19_combout ;
wire \UART_RX_inst|Equal0~1_combout ;
wire \UART_RX_inst|Equal0~2_combout ;
wire \UART_RX_inst|Equal0~0_combout ;
wire \UART_RX_inst|Equal0~3_combout ;
wire \UART_RX_inst|Selector18~0_combout ;
wire \UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ;
wire \UART_RX_inst|Selector19~0_combout ;
wire \UART_RX_inst|Selector17~0_combout ;
wire \UART_RX_inst|r_SM_Main.s_Idle~q ;
wire \UART_RX_inst|Selector16~0_combout ;
wire \UART_RX_inst|Selector16~1_combout ;
wire \UART_RX_inst|Decoder0~4_combout ;
wire \UART_RX_inst|r_RX_Byte[2]~4_combout ;
wire \UART_RX_inst|MEM_UART[14][2]~feeder_combout ;
wire \UART_RX_inst|r_MEM_Index[0]~0_combout ;
wire \UART_RX_inst|r_MEM_Index[1]~1_combout ;
wire \UART_RX_inst|r_MEM_Index[2]~2_combout ;
wire \UART_RX_inst|r_MEM_Index[3]~3_combout ;
wire \UART_RX_inst|r_MEM_Index[3]~4_combout ;
wire \UART_RX_inst|Decoder1~22_combout ;
wire \UART_RX_inst|Decoder1~23_combout ;
wire \UART_RX_inst|MEM_UART[14][2]~q ;
wire \UART_TX_inst|r_TX_Block[114]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~12_combout ;
wire \UART_RX_inst|Decoder1~13_combout ;
wire \UART_RX_inst|Decoder1~30_combout ;
wire \UART_RX_inst|MEM_UART[15][2]~q ;
wire \UART_RX_inst|MEM_UART[7][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~14_combout ;
wire \UART_RX_inst|MEM_UART[7][2]~q ;
wire \UART_TX_inst|r_TX_Block[58]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~26_combout ;
wire \UART_RX_inst|MEM_UART[6][2]~q ;
wire \UART_TX_inst|Selector27~7_combout ;
wire \UART_TX_inst|Selector27~8_combout ;
wire \UART_RX_inst|MEM_UART[11][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~3_combout ;
wire \UART_RX_inst|Decoder1~4_combout ;
wire \UART_RX_inst|Decoder1~28_combout ;
wire \UART_RX_inst|MEM_UART[11][2]~q ;
wire \UART_TX_inst|r_TX_Block[90]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~5_combout ;
wire \UART_RX_inst|MEM_UART[3][2]~q ;
wire \UART_RX_inst|MEM_UART[10][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~18_combout ;
wire \UART_RX_inst|Decoder1~19_combout ;
wire \UART_RX_inst|Decoder1~20_combout ;
wire \UART_RX_inst|MEM_UART[10][2]~q ;
wire \UART_TX_inst|r_TX_Block[82]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~25_combout ;
wire \UART_RX_inst|MEM_UART[2][2]~q ;
wire \UART_TX_inst|Selector27~0_combout ;
wire \UART_TX_inst|Selector27~1_combout ;
wire \UART_RX_inst|MEM_UART[12][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~15_combout ;
wire \UART_RX_inst|Decoder1~16_combout ;
wire \UART_RX_inst|Decoder1~17_combout ;
wire \UART_RX_inst|MEM_UART[12][2]~q ;
wire \UART_TX_inst|r_TX_Block[98]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~7_combout ;
wire \UART_RX_inst|Decoder1~27_combout ;
wire \UART_RX_inst|MEM_UART[13][2]~q ;
wire \UART_RX_inst|MEM_UART[5][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~8_combout ;
wire \UART_RX_inst|MEM_UART[5][2]~q ;
wire \UART_TX_inst|r_TX_Block[42]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~24_combout ;
wire \UART_RX_inst|MEM_UART[4][2]~q ;
wire \UART_TX_inst|Selector27~2_combout ;
wire \UART_TX_inst|Selector27~3_combout ;
wire \UART_RX_inst|Decoder1~9_combout ;
wire \UART_RX_inst|Decoder1~10_combout ;
wire \UART_RX_inst|Decoder1~11_combout ;
wire \UART_RX_inst|MEM_UART[1][2]~q ;
wire \UART_TX_inst|r_TX_Block[10]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~29_combout ;
wire \UART_RX_inst|MEM_UART[9][2]~q ;
wire \UART_RX_inst|MEM_UART[8][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~0_combout ;
wire \UART_RX_inst|Decoder1~1_combout ;
wire \UART_RX_inst|Decoder1~21_combout ;
wire \UART_RX_inst|MEM_UART[8][2]~q ;
wire \UART_TX_inst|r_TX_Block[66]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][2]~feeder_combout ;
wire \UART_RX_inst|Decoder1~2_combout ;
wire \UART_RX_inst|MEM_UART[0][2]~q ;
wire \UART_TX_inst|Selector27~4_combout ;
wire \UART_TX_inst|Selector27~5_combout ;
wire \UART_TX_inst|Selector27~6_combout ;
wire \UART_TX_inst|Selector27~9_combout ;
wire \UART_TX_inst|r_TX_Data[2]~feeder_combout ;
wire \UART_RX_inst|Decoder0~7_combout ;
wire \UART_RX_inst|r_RX_Byte[3]~7_combout ;
wire \UART_RX_inst|MEM_UART[14][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][3]~q ;
wire \UART_TX_inst|r_TX_Block[115]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][3]~q ;
wire \UART_RX_inst|MEM_UART[8][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][3]~q ;
wire \UART_RX_inst|MEM_UART[12][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][3]~q ;
wire \UART_TX_inst|r_TX_Block[99]~feeder_combout ;
wire \UART_TX_inst|Selector26~0_combout ;
wire \UART_TX_inst|Selector26~1_combout ;
wire \UART_RX_inst|MEM_UART[11][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][3]~q ;
wire \UART_TX_inst|r_TX_Block[91]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][3]~q ;
wire \UART_RX_inst|MEM_UART[9][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][3]~q ;
wire \UART_RX_inst|MEM_UART[13][3]~q ;
wire \UART_TX_inst|r_TX_Block[107]~feeder_combout ;
wire \UART_TX_inst|Selector26~7_combout ;
wire \UART_TX_inst|Selector26~8_combout ;
wire \UART_RX_inst|MEM_UART[4][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][3]~q ;
wire \UART_TX_inst|r_TX_Block[35]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][3]~q ;
wire \UART_RX_inst|MEM_UART[2][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][3]~q ;
wire \UART_TX_inst|r_TX_Block[19]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][3]~q ;
wire \UART_TX_inst|Selector26~4_combout ;
wire \UART_TX_inst|Selector26~5_combout ;
wire \UART_RX_inst|MEM_UART[5][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][3]~q ;
wire \UART_TX_inst|r_TX_Block[43]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[7][3]~q ;
wire \UART_RX_inst|MEM_UART[3][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][3]~q ;
wire \UART_TX_inst|r_TX_Block[27]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][3]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][3]~q ;
wire \UART_TX_inst|Selector26~2_combout ;
wire \UART_TX_inst|Selector26~3_combout ;
wire \UART_TX_inst|Selector26~6_combout ;
wire \UART_TX_inst|Selector26~9_combout ;
wire \UART_TX_inst|r_TX_Data[3]~feeder_combout ;
wire \UART_RX_inst|Decoder0~5_combout ;
wire \UART_RX_inst|r_RX_Byte[1]~5_combout ;
wire \UART_RX_inst|MEM_UART[11][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][1]~q ;
wire \UART_TX_inst|r_TX_Block[89]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][1]~q ;
wire \UART_TX_inst|Selector28~7_combout ;
wire \UART_RX_inst|MEM_UART[13][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][1]~q ;
wire \UART_TX_inst|r_TX_Block[105]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][1]~q ;
wire \UART_TX_inst|Selector28~8_combout ;
wire \UART_RX_inst|MEM_UART[7][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[7][1]~q ;
wire \UART_TX_inst|r_TX_Block[57]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][1]~q ;
wire \UART_RX_inst|MEM_UART[5][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][1]~q ;
wire \UART_TX_inst|r_TX_Block[41]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][1]~q ;
wire \UART_TX_inst|Selector28~0_combout ;
wire \UART_TX_inst|Selector28~1_combout ;
wire \UART_RX_inst|MEM_UART[12][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][1]~q ;
wire \UART_TX_inst|r_TX_Block[97]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][1]~q ;
wire \UART_RX_inst|MEM_UART[10][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][1]~q ;
wire \UART_TX_inst|r_TX_Block[81]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][1]~q ;
wire \UART_TX_inst|Selector28~2_combout ;
wire \UART_TX_inst|Selector28~3_combout ;
wire \UART_RX_inst|MEM_UART[4][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][1]~q ;
wire \UART_RX_inst|MEM_UART[6][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][1]~q ;
wire \UART_RX_inst|MEM_UART[2][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][1]~q ;
wire \UART_TX_inst|r_TX_Block[17]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][1]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][1]~q ;
wire \UART_TX_inst|Selector28~4_combout ;
wire \UART_TX_inst|Selector28~5_combout ;
wire \UART_TX_inst|Selector28~6_combout ;
wire \UART_TX_inst|Selector28~9_combout ;
wire \UART_TX_inst|r_TX_Data[1]~feeder_combout ;
wire \UART_RX_inst|Decoder0~6_combout ;
wire \UART_RX_inst|r_RX_Byte[0]~6_combout ;
wire \UART_RX_inst|MEM_UART[7][0]~q ;
wire \UART_TX_inst|r_TX_Block[56]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][0]~q ;
wire \UART_RX_inst|MEM_UART[14][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][0]~q ;
wire \UART_TX_inst|r_TX_Block[112]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][0]~q ;
wire \UART_TX_inst|Selector29~7_combout ;
wire \UART_TX_inst|Selector29~8_combout ;
wire \UART_RX_inst|MEM_UART[5][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][0]~q ;
wire \UART_TX_inst|r_TX_Block[40]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][0]~q ;
wire \UART_RX_inst|MEM_UART[12][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][0]~q ;
wire \UART_TX_inst|r_TX_Block[96]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][0]~q ;
wire \UART_TX_inst|Selector29~2_combout ;
wire \UART_TX_inst|Selector29~3_combout ;
wire \UART_RX_inst|MEM_UART[8][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][0]~q ;
wire \UART_TX_inst|r_TX_Block[64]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][0]~q ;
wire \UART_RX_inst|MEM_UART[1][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][0]~q ;
wire \UART_TX_inst|r_TX_Block[8]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][0]~q ;
wire \UART_TX_inst|Selector29~4_combout ;
wire \UART_TX_inst|Selector29~5_combout ;
wire \UART_TX_inst|Selector29~6_combout ;
wire \UART_RX_inst|MEM_UART[11][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][0]~q ;
wire \UART_TX_inst|r_TX_Block[88]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][0]~q ;
wire \UART_TX_inst|r_TX_Block[24]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][0]~q ;
wire \UART_TX_inst|Selector29~0_combout ;
wire \UART_RX_inst|MEM_UART[10][0]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][0]~q ;
wire \UART_TX_inst|Selector29~1_combout ;
wire \UART_TX_inst|Selector29~9_combout ;
wire \UART_TX_inst|r_TX_Data[0]~feeder_combout ;
wire \UART_TX_inst|Mux0~2_combout ;
wire \UART_TX_inst|Mux0~3_combout ;
wire \UART_RX_inst|r_RX_Byte[7]~3_combout ;
wire \UART_RX_inst|MEM_UART[14][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][7]~q ;
wire \UART_TX_inst|r_TX_Block[119]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][7]~q ;
wire \UART_RX_inst|MEM_UART[12][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][7]~q ;
wire \UART_TX_inst|r_TX_Block[103]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][7]~q ;
wire \UART_TX_inst|Selector22~0_combout ;
wire \UART_TX_inst|Selector22~1_combout ;
wire \UART_RX_inst|MEM_UART[13][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][7]~q ;
wire \UART_TX_inst|r_TX_Block[111]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][7]~q ;
wire \UART_TX_inst|Selector22~7_combout ;
wire \UART_RX_inst|MEM_UART[11][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][7]~q ;
wire \UART_TX_inst|r_TX_Block[95]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][7]~q ;
wire \UART_TX_inst|Selector22~8_combout ;
wire \UART_RX_inst|MEM_UART[5][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][7]~q ;
wire \UART_TX_inst|r_TX_Block[47]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[7][7]~q ;
wire \UART_RX_inst|MEM_UART[3][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][7]~q ;
wire \UART_TX_inst|r_TX_Block[31]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][7]~q ;
wire \UART_TX_inst|Selector22~2_combout ;
wire \UART_TX_inst|Selector22~3_combout ;
wire \UART_RX_inst|MEM_UART[4][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][7]~q ;
wire \UART_TX_inst|r_TX_Block[39]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][7]~q ;
wire \UART_RX_inst|MEM_UART[2][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][7]~q ;
wire \UART_TX_inst|r_TX_Block[23]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][7]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][7]~q ;
wire \UART_TX_inst|Selector22~4_combout ;
wire \UART_TX_inst|Selector22~5_combout ;
wire \UART_TX_inst|Selector22~6_combout ;
wire \UART_TX_inst|Selector22~9_combout ;
wire \UART_TX_inst|r_TX_Data[7]~feeder_combout ;
wire \UART_RX_inst|Decoder0~1_combout ;
wire \UART_RX_inst|r_RX_Byte[5]~0_combout ;
wire \UART_RX_inst|MEM_UART[7][5]~q ;
wire \UART_TX_inst|r_TX_Block[61]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][5]~q ;
wire \UART_RX_inst|MEM_UART[5][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][5]~q ;
wire \UART_TX_inst|r_TX_Block[45]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][5]~q ;
wire \UART_TX_inst|Selector24~0_combout ;
wire \UART_TX_inst|Selector24~1_combout ;
wire \UART_RX_inst|MEM_UART[13][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][5]~q ;
wire \UART_TX_inst|r_TX_Block[109]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][5]~q ;
wire \UART_RX_inst|MEM_UART[11][5]~q ;
wire \UART_TX_inst|r_TX_Block[93]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][5]~q ;
wire \UART_TX_inst|Selector24~7_combout ;
wire \UART_TX_inst|Selector24~8_combout ;
wire \UART_RX_inst|MEM_UART[12][5]~q ;
wire \UART_TX_inst|r_TX_Block[101]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][5]~q ;
wire \UART_RX_inst|MEM_UART[10][5]~q ;
wire \UART_TX_inst|r_TX_Block[85]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][5]~q ;
wire \UART_TX_inst|Selector24~2_combout ;
wire \UART_TX_inst|Selector24~3_combout ;
wire \UART_RX_inst|MEM_UART[4][5]~q ;
wire \UART_TX_inst|r_TX_Block[37]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][5]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][5]~q ;
wire \UART_RX_inst|MEM_UART[2][5]~q ;
wire \UART_TX_inst|r_TX_Block[21]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][5]~q ;
wire \UART_TX_inst|Selector24~4_combout ;
wire \UART_TX_inst|Selector24~5_combout ;
wire \UART_TX_inst|Selector24~6_combout ;
wire \UART_TX_inst|Selector24~9_combout ;
wire \UART_TX_inst|r_TX_Data[5]~feeder_combout ;
wire \UART_RX_inst|Decoder0~2_combout ;
wire \UART_RX_inst|r_RX_Byte[6]~1_combout ;
wire \UART_RX_inst|MEM_UART[7][6]~q ;
wire \UART_TX_inst|r_TX_Block[62]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][6]~q ;
wire \UART_TX_inst|Selector23~7_combout ;
wire \UART_RX_inst|MEM_UART[14][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][6]~q ;
wire \UART_TX_inst|r_TX_Block[118]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][6]~q ;
wire \UART_TX_inst|Selector23~8_combout ;
wire \UART_RX_inst|MEM_UART[12][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][6]~q ;
wire \UART_TX_inst|r_TX_Block[102]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][6]~q ;
wire \UART_RX_inst|MEM_UART[5][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][6]~q ;
wire \UART_TX_inst|r_TX_Block[46]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][6]~q ;
wire \UART_TX_inst|Selector23~2_combout ;
wire \UART_TX_inst|Selector23~3_combout ;
wire \UART_RX_inst|MEM_UART[1][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][6]~q ;
wire \UART_TX_inst|r_TX_Block[14]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][6]~q ;
wire \UART_RX_inst|MEM_UART[8][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][6]~q ;
wire \UART_TX_inst|r_TX_Block[70]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][6]~q ;
wire \UART_TX_inst|Selector23~4_combout ;
wire \UART_TX_inst|Selector23~5_combout ;
wire \UART_TX_inst|Selector23~6_combout ;
wire \UART_RX_inst|MEM_UART[11][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][6]~q ;
wire \UART_TX_inst|r_TX_Block[94]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][6]~q ;
wire \UART_RX_inst|MEM_UART[10][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][6]~q ;
wire \UART_TX_inst|r_TX_Block[86]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][6]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][6]~q ;
wire \UART_TX_inst|Selector23~0_combout ;
wire \UART_TX_inst|Selector23~1_combout ;
wire \UART_TX_inst|Selector23~9_combout ;
wire \UART_TX_inst|r_TX_Data[6]~feeder_combout ;
wire \UART_RX_inst|Decoder0~3_combout ;
wire \UART_RX_inst|r_RX_Byte[4]~2_combout ;
wire \UART_RX_inst|MEM_UART[7][4]~q ;
wire \UART_TX_inst|r_TX_Block[60]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[14][4]~q ;
wire \UART_TX_inst|r_TX_Block[116]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[6][4]~q ;
wire \UART_TX_inst|Selector25~7_combout ;
wire \UART_RX_inst|MEM_UART[15][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[15][4]~q ;
wire \UART_TX_inst|Selector25~8_combout ;
wire \UART_RX_inst|MEM_UART[3][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[3][4]~q ;
wire \UART_TX_inst|r_TX_Block[28]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[2][4]~q ;
wire \UART_TX_inst|Selector25~0_combout ;
wire \UART_RX_inst|MEM_UART[11][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[11][4]~q ;
wire \UART_TX_inst|r_TX_Block[92]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[10][4]~q ;
wire \UART_TX_inst|Selector25~1_combout ;
wire \UART_RX_inst|MEM_UART[5][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[5][4]~q ;
wire \UART_TX_inst|r_TX_Block[44]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[13][4]~q ;
wire \UART_RX_inst|MEM_UART[12][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[12][4]~q ;
wire \UART_TX_inst|r_TX_Block[100]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[4][4]~q ;
wire \UART_TX_inst|Selector25~2_combout ;
wire \UART_TX_inst|Selector25~3_combout ;
wire \UART_RX_inst|MEM_UART[8][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[8][4]~q ;
wire \UART_TX_inst|r_TX_Block[68]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[9][4]~q ;
wire \UART_RX_inst|MEM_UART[1][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[1][4]~q ;
wire \UART_TX_inst|r_TX_Block[12]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][4]~feeder_combout ;
wire \UART_RX_inst|MEM_UART[0][4]~q ;
wire \UART_TX_inst|Selector25~4_combout ;
wire \UART_TX_inst|Selector25~5_combout ;
wire \UART_TX_inst|Selector25~6_combout ;
wire \UART_TX_inst|Selector25~9_combout ;
wire \UART_TX_inst|r_TX_Data[4]~feeder_combout ;
wire \UART_TX_inst|Mux0~0_combout ;
wire \UART_TX_inst|Mux0~1_combout ;
wire \UART_TX_inst|Selector1~0_combout ;
wire \UART_TX_inst|Selector1~1_combout ;
wire \UART_TX_inst|Selector1~2_combout ;
wire \UART_TX_inst|o_TX_Serial~q ;
wire \i_button_LED~input_o ;
wire [7:0] \UART_TX_inst|r_TX_Data ;
wire [7:0] \UART_RX_inst|r_RX_Byte ;
wire [12:0] \UART_TX_inst|r_Clk_Count ;
wire [12:0] \UART_RX_inst|r_Clk_Count ;
wire [2:0] \UART_TX_inst|r_Bit_Index ;
wire [127:0] \UART_TX_inst|r_TX_Block ;
wire [3:0] \UART_RX_inst|r_MEM_Index ;
wire [2:0] \UART_RX_inst|r_Bit_Index ;
wire [3:0] \UART_TX_inst|r_Byte_Index ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \o_TX_Serial~output (
	.i(!\UART_TX_inst|o_TX_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_TX_Serial~output_o ),
	.obar());
// synopsys translate_off
defparam \o_TX_Serial~output .bus_hold = "false";
defparam \o_TX_Serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \o_button_LED~output (
	.i(\i_button_LED~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_button_LED~output_o ),
	.obar());
// synopsys translate_off
defparam \o_button_LED~output .bus_hold = "false";
defparam \o_button_LED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \o_LED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_LED~output_o ),
	.obar());
// synopsys translate_off
defparam \o_LED~output .bus_hold = "false";
defparam \o_LED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \i_Clk~input (
	.i(i_Clk),
	.ibar(gnd),
	.o(\i_Clk~input_o ));
// synopsys translate_off
defparam \i_Clk~input .bus_hold = "false";
defparam \i_Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_Clk~inputclkctrl .clock_type = "global clock";
defparam \i_Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \i_button~input (
	.i(i_button),
	.ibar(gnd),
	.o(\i_button~input_o ));
// synopsys translate_off
defparam \i_button~input .bus_hold = "false";
defparam \i_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \UART_TX_inst|Selector20~0 (
// Equation(s):
// \UART_TX_inst|Selector20~0_combout  = (\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & ((\UART_TX_inst|r_Byte_Index [1] $ (!\UART_TX_inst|r_Byte_Index~0_combout )))) # (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (\UART_TX_inst|r_SM_Main.s_Idle~q  & 
// (\UART_TX_inst|r_Byte_Index [1])))

	.dataa(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|r_Byte_Index [1]),
	.datad(\UART_TX_inst|r_Byte_Index~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector20~0 .lut_mask = 16'hE04A;
defparam \UART_TX_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \UART_TX_inst|r_Byte_Index[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Byte_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Byte_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \UART_TX_inst|Selector18~1 (
// Equation(s):
// \UART_TX_inst|Selector18~1_combout  = (\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (((\UART_TX_inst|r_Byte_Index [3]) # (\UART_TX_inst|Selector18~0_combout )))) # (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (\UART_TX_inst|r_SM_Main.s_Idle~q  & 
// (\UART_TX_inst|r_Byte_Index [3])))

	.dataa(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|r_Byte_Index [3]),
	.datad(\UART_TX_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector18~1 .lut_mask = 16'hEAE0;
defparam \UART_TX_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \UART_TX_inst|r_Byte_Index[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Byte_Index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Byte_Index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \UART_TX_inst|r_Byte_Index~0 (
// Equation(s):
// \UART_TX_inst|r_Byte_Index~0_combout  = ((\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|r_Byte_Index [1] & \UART_TX_inst|r_Byte_Index [3]))) # (!\UART_TX_inst|r_Byte_Index [0])

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_Byte_Index [1]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|r_Byte_Index~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index~0 .lut_mask = 16'hD555;
defparam \UART_TX_inst|r_Byte_Index~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \UART_TX_inst|Selector21~0 (
// Equation(s):
// \UART_TX_inst|Selector21~0_combout  = (\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (((\UART_TX_inst|r_Byte_Index~0_combout )))) # (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (\UART_TX_inst|r_SM_Main.s_Idle~q  & (\UART_TX_inst|r_Byte_Index [0])))

	.dataa(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|r_Byte_Index [0]),
	.datad(\UART_TX_inst|r_Byte_Index~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector21~0 .lut_mask = 16'hEA40;
defparam \UART_TX_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \UART_TX_inst|r_Byte_Index[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Byte_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Byte_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \UART_TX_inst|r_Byte_Index~1 (
// Equation(s):
// \UART_TX_inst|r_Byte_Index~1_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|r_Byte_Index [1] & !\UART_TX_inst|r_Byte_Index [3])) # (!\UART_TX_inst|r_Byte_Index [2] & (!\UART_TX_inst|r_Byte_Index [1])))) # 
// (!\UART_TX_inst|r_Byte_Index [0] & (!\UART_TX_inst|r_Byte_Index [2]))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_Byte_Index [1]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|r_Byte_Index~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index~1 .lut_mask = 16'h1393;
defparam \UART_TX_inst|r_Byte_Index~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \UART_TX_inst|Selector19~0 (
// Equation(s):
// \UART_TX_inst|Selector19~0_combout  = (\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (!\UART_TX_inst|r_Byte_Index~1_combout )) # (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & (((\UART_TX_inst|r_Byte_Index [2] & \UART_TX_inst|r_SM_Main.s_Idle~q ))))

	.dataa(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datab(\UART_TX_inst|r_Byte_Index~1_combout ),
	.datac(\UART_TX_inst|r_Byte_Index [2]),
	.datad(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector19~0 .lut_mask = 16'h7222;
defparam \UART_TX_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \UART_TX_inst|r_Byte_Index[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Byte_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Byte_Index[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Byte_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \UART_TX_inst|Selector18~0 (
// Equation(s):
// \UART_TX_inst|Selector18~0_combout  = (\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|r_Byte_Index [1] & \UART_TX_inst|r_Byte_Index [0]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_Byte_Index [1]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector18~0 .lut_mask = 16'hC000;
defparam \UART_TX_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \UART_TX_inst|Selector34~0 (
// Equation(s):
// \UART_TX_inst|Selector34~0_combout  = (\UART_TX_inst|Selector18~0_combout  & (\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & \UART_TX_inst|r_Byte_Index [3]))

	.dataa(gnd),
	.datab(\UART_TX_inst|Selector18~0_combout ),
	.datac(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector34~0 .lut_mask = 16'hC000;
defparam \UART_TX_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \UART_TX_inst|r_SM_Main.s_Cleanup (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_Cleanup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_Cleanup .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_Cleanup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \UART_TX_inst|Selector30~0 (
// Equation(s):
// \UART_TX_inst|Selector30~0_combout  = (!\UART_TX_inst|r_SM_Main.s_Cleanup~q  & ((\UART_TX_inst|r_SM_Main.s_Idle~q ) # (!\i_button~input_o )))

	.dataa(gnd),
	.datab(\i_button~input_o ),
	.datac(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datad(\UART_TX_inst|r_SM_Main.s_Cleanup~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector30~0 .lut_mask = 16'h00F3;
defparam \UART_TX_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \UART_TX_inst|r_SM_Main.s_Idle (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_Idle .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[0]~13 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[0]~13_combout  = \UART_TX_inst|r_Clk_Count [0] $ (VCC)
// \UART_TX_inst|r_Clk_Count[0]~14  = CARRY(\UART_TX_inst|r_Clk_Count [0])

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_inst|r_Clk_Count[0]~13_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[0]~14 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[0]~13 .lut_mask = 16'h33CC;
defparam \UART_TX_inst|r_Clk_Count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[10]~35 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[10]~35_combout  = (!\UART_TX_inst|LessThan0~4_combout ) # (!\UART_TX_inst|r_SM_Main.s_Idle~q )

	.dataa(gnd),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(gnd),
	.datad(\UART_TX_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[10]~35 .lut_mask = 16'h33FF;
defparam \UART_TX_inst|r_Clk_Count[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \UART_TX_inst|r_Clk_Count[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[1]~15 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[1]~15_combout  = (\UART_TX_inst|r_Clk_Count [1] & (!\UART_TX_inst|r_Clk_Count[0]~14 )) # (!\UART_TX_inst|r_Clk_Count [1] & ((\UART_TX_inst|r_Clk_Count[0]~14 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[1]~16  = CARRY((!\UART_TX_inst|r_Clk_Count[0]~14 ) # (!\UART_TX_inst|r_Clk_Count [1]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[0]~14 ),
	.combout(\UART_TX_inst|r_Clk_Count[1]~15_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[1]~16 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|r_Clk_Count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \UART_TX_inst|r_Clk_Count[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[2]~17 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[2]~17_combout  = (\UART_TX_inst|r_Clk_Count [2] & (\UART_TX_inst|r_Clk_Count[1]~16  $ (GND))) # (!\UART_TX_inst|r_Clk_Count [2] & (!\UART_TX_inst|r_Clk_Count[1]~16  & VCC))
// \UART_TX_inst|r_Clk_Count[2]~18  = CARRY((\UART_TX_inst|r_Clk_Count [2] & !\UART_TX_inst|r_Clk_Count[1]~16 ))

	.dataa(\UART_TX_inst|r_Clk_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[1]~16 ),
	.combout(\UART_TX_inst|r_Clk_Count[2]~17_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[2]~18 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[2]~17 .lut_mask = 16'hA50A;
defparam \UART_TX_inst|r_Clk_Count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \UART_TX_inst|r_Clk_Count[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[3]~19 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[3]~19_combout  = (\UART_TX_inst|r_Clk_Count [3] & (!\UART_TX_inst|r_Clk_Count[2]~18 )) # (!\UART_TX_inst|r_Clk_Count [3] & ((\UART_TX_inst|r_Clk_Count[2]~18 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[3]~20  = CARRY((!\UART_TX_inst|r_Clk_Count[2]~18 ) # (!\UART_TX_inst|r_Clk_Count [3]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[2]~18 ),
	.combout(\UART_TX_inst|r_Clk_Count[3]~19_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[3]~20 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[3]~19 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|r_Clk_Count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \UART_TX_inst|r_Clk_Count[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[4]~21 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[4]~21_combout  = (\UART_TX_inst|r_Clk_Count [4] & (\UART_TX_inst|r_Clk_Count[3]~20  $ (GND))) # (!\UART_TX_inst|r_Clk_Count [4] & (!\UART_TX_inst|r_Clk_Count[3]~20  & VCC))
// \UART_TX_inst|r_Clk_Count[4]~22  = CARRY((\UART_TX_inst|r_Clk_Count [4] & !\UART_TX_inst|r_Clk_Count[3]~20 ))

	.dataa(\UART_TX_inst|r_Clk_Count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[3]~20 ),
	.combout(\UART_TX_inst|r_Clk_Count[4]~21_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[4]~22 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[4]~21 .lut_mask = 16'hA50A;
defparam \UART_TX_inst|r_Clk_Count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \UART_TX_inst|r_Clk_Count[4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[4] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[5]~23 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[5]~23_combout  = (\UART_TX_inst|r_Clk_Count [5] & (!\UART_TX_inst|r_Clk_Count[4]~22 )) # (!\UART_TX_inst|r_Clk_Count [5] & ((\UART_TX_inst|r_Clk_Count[4]~22 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[5]~24  = CARRY((!\UART_TX_inst|r_Clk_Count[4]~22 ) # (!\UART_TX_inst|r_Clk_Count [5]))

	.dataa(\UART_TX_inst|r_Clk_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[4]~22 ),
	.combout(\UART_TX_inst|r_Clk_Count[5]~23_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[5]~24 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[5]~23 .lut_mask = 16'h5A5F;
defparam \UART_TX_inst|r_Clk_Count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \UART_TX_inst|r_Clk_Count[5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[5] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[6]~25 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[6]~25_combout  = (\UART_TX_inst|r_Clk_Count [6] & (\UART_TX_inst|r_Clk_Count[5]~24  $ (GND))) # (!\UART_TX_inst|r_Clk_Count [6] & (!\UART_TX_inst|r_Clk_Count[5]~24  & VCC))
// \UART_TX_inst|r_Clk_Count[6]~26  = CARRY((\UART_TX_inst|r_Clk_Count [6] & !\UART_TX_inst|r_Clk_Count[5]~24 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[5]~24 ),
	.combout(\UART_TX_inst|r_Clk_Count[6]~25_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[6]~26 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|r_Clk_Count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \UART_TX_inst|r_Clk_Count[6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[6] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[7]~27 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[7]~27_combout  = (\UART_TX_inst|r_Clk_Count [7] & (!\UART_TX_inst|r_Clk_Count[6]~26 )) # (!\UART_TX_inst|r_Clk_Count [7] & ((\UART_TX_inst|r_Clk_Count[6]~26 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[7]~28  = CARRY((!\UART_TX_inst|r_Clk_Count[6]~26 ) # (!\UART_TX_inst|r_Clk_Count [7]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[6]~26 ),
	.combout(\UART_TX_inst|r_Clk_Count[7]~27_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[7]~28 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[7]~27 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|r_Clk_Count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \UART_TX_inst|r_Clk_Count[7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[7] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[8]~29 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[8]~29_combout  = (\UART_TX_inst|r_Clk_Count [8] & (\UART_TX_inst|r_Clk_Count[7]~28  $ (GND))) # (!\UART_TX_inst|r_Clk_Count [8] & (!\UART_TX_inst|r_Clk_Count[7]~28  & VCC))
// \UART_TX_inst|r_Clk_Count[8]~30  = CARRY((\UART_TX_inst|r_Clk_Count [8] & !\UART_TX_inst|r_Clk_Count[7]~28 ))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[7]~28 ),
	.combout(\UART_TX_inst|r_Clk_Count[8]~29_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[8]~30 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[8]~29 .lut_mask = 16'hC30C;
defparam \UART_TX_inst|r_Clk_Count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \UART_TX_inst|r_Clk_Count[8] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[8] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[9]~31 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[9]~31_combout  = (\UART_TX_inst|r_Clk_Count [9] & (!\UART_TX_inst|r_Clk_Count[8]~30 )) # (!\UART_TX_inst|r_Clk_Count [9] & ((\UART_TX_inst|r_Clk_Count[8]~30 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[9]~32  = CARRY((!\UART_TX_inst|r_Clk_Count[8]~30 ) # (!\UART_TX_inst|r_Clk_Count [9]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[8]~30 ),
	.combout(\UART_TX_inst|r_Clk_Count[9]~31_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[9]~32 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[9]~31 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|r_Clk_Count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \UART_TX_inst|r_Clk_Count[9] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[9] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[10]~33 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[10]~33_combout  = (\UART_TX_inst|r_Clk_Count [10] & (\UART_TX_inst|r_Clk_Count[9]~32  $ (GND))) # (!\UART_TX_inst|r_Clk_Count [10] & (!\UART_TX_inst|r_Clk_Count[9]~32  & VCC))
// \UART_TX_inst|r_Clk_Count[10]~34  = CARRY((\UART_TX_inst|r_Clk_Count [10] & !\UART_TX_inst|r_Clk_Count[9]~32 ))

	.dataa(\UART_TX_inst|r_Clk_Count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[9]~32 ),
	.combout(\UART_TX_inst|r_Clk_Count[10]~33_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[10]~34 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[10]~33 .lut_mask = 16'hA50A;
defparam \UART_TX_inst|r_Clk_Count[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \UART_TX_inst|r_Clk_Count[10] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[10] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[11]~36 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[11]~36_combout  = (\UART_TX_inst|r_Clk_Count [11] & (!\UART_TX_inst|r_Clk_Count[10]~34 )) # (!\UART_TX_inst|r_Clk_Count [11] & ((\UART_TX_inst|r_Clk_Count[10]~34 ) # (GND)))
// \UART_TX_inst|r_Clk_Count[11]~37  = CARRY((!\UART_TX_inst|r_Clk_Count[10]~34 ) # (!\UART_TX_inst|r_Clk_Count [11]))

	.dataa(gnd),
	.datab(\UART_TX_inst|r_Clk_Count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_inst|r_Clk_Count[10]~34 ),
	.combout(\UART_TX_inst|r_Clk_Count[11]~36_combout ),
	.cout(\UART_TX_inst|r_Clk_Count[11]~37 ));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[11]~36 .lut_mask = 16'h3C3F;
defparam \UART_TX_inst|r_Clk_Count[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \UART_TX_inst|r_Clk_Count[11] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[11] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \UART_TX_inst|LessThan0~0 (
// Equation(s):
// \UART_TX_inst|LessThan0~0_combout  = (!\UART_TX_inst|r_Clk_Count [10] & !\UART_TX_inst|r_Clk_Count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|r_Clk_Count [10]),
	.datad(\UART_TX_inst|r_Clk_Count [11]),
	.cin(gnd),
	.combout(\UART_TX_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|LessThan0~0 .lut_mask = 16'h000F;
defparam \UART_TX_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \UART_TX_inst|r_Clk_Count[12]~38 (
// Equation(s):
// \UART_TX_inst|r_Clk_Count[12]~38_combout  = \UART_TX_inst|r_Clk_Count [12] $ (!\UART_TX_inst|r_Clk_Count[11]~37 )

	.dataa(\UART_TX_inst|r_Clk_Count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_TX_inst|r_Clk_Count[11]~37 ),
	.combout(\UART_TX_inst|r_Clk_Count[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[12]~38 .lut_mask = 16'hA5A5;
defparam \UART_TX_inst|r_Clk_Count[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \UART_TX_inst|r_Clk_Count[12] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_Clk_Count[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_inst|r_Clk_Count[10]~35_combout ),
	.sload(gnd),
	.ena(\UART_TX_inst|o_TX_Serial~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Clk_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Clk_Count[12] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Clk_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \UART_TX_inst|LessThan0~1 (
// Equation(s):
// \UART_TX_inst|LessThan0~1_combout  = (!\UART_TX_inst|r_Clk_Count [3] & (((!\UART_TX_inst|r_Clk_Count [0]) # (!\UART_TX_inst|r_Clk_Count [1])) # (!\UART_TX_inst|r_Clk_Count [2])))

	.dataa(\UART_TX_inst|r_Clk_Count [2]),
	.datab(\UART_TX_inst|r_Clk_Count [3]),
	.datac(\UART_TX_inst|r_Clk_Count [1]),
	.datad(\UART_TX_inst|r_Clk_Count [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|LessThan0~1 .lut_mask = 16'h1333;
defparam \UART_TX_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \UART_TX_inst|LessThan0~2 (
// Equation(s):
// \UART_TX_inst|LessThan0~2_combout  = ((!\UART_TX_inst|r_Clk_Count [5] & ((\UART_TX_inst|LessThan0~1_combout ) # (!\UART_TX_inst|r_Clk_Count [4])))) # (!\UART_TX_inst|r_Clk_Count [6])

	.dataa(\UART_TX_inst|r_Clk_Count [5]),
	.datab(\UART_TX_inst|r_Clk_Count [6]),
	.datac(\UART_TX_inst|r_Clk_Count [4]),
	.datad(\UART_TX_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|LessThan0~2 .lut_mask = 16'h7737;
defparam \UART_TX_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \UART_TX_inst|LessThan0~3 (
// Equation(s):
// \UART_TX_inst|LessThan0~3_combout  = (!\UART_TX_inst|r_Clk_Count [9] & (!\UART_TX_inst|r_Clk_Count [7] & (!\UART_TX_inst|r_Clk_Count [11] & !\UART_TX_inst|r_Clk_Count [8])))

	.dataa(\UART_TX_inst|r_Clk_Count [9]),
	.datab(\UART_TX_inst|r_Clk_Count [7]),
	.datac(\UART_TX_inst|r_Clk_Count [11]),
	.datad(\UART_TX_inst|r_Clk_Count [8]),
	.cin(gnd),
	.combout(\UART_TX_inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|LessThan0~3 .lut_mask = 16'h0001;
defparam \UART_TX_inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \UART_TX_inst|LessThan0~4 (
// Equation(s):
// \UART_TX_inst|LessThan0~4_combout  = (\UART_TX_inst|LessThan0~0_combout ) # (((\UART_TX_inst|LessThan0~2_combout  & \UART_TX_inst|LessThan0~3_combout )) # (!\UART_TX_inst|r_Clk_Count [12]))

	.dataa(\UART_TX_inst|LessThan0~0_combout ),
	.datab(\UART_TX_inst|r_Clk_Count [12]),
	.datac(\UART_TX_inst|LessThan0~2_combout ),
	.datad(\UART_TX_inst|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|LessThan0~4 .lut_mask = 16'hFBBB;
defparam \UART_TX_inst|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \UART_TX_inst|Selector17~0 (
// Equation(s):
// \UART_TX_inst|Selector17~0_combout  = (!\UART_TX_inst|LessThan0~0_combout  & (\UART_TX_inst|r_Clk_Count [12] & ((!\UART_TX_inst|LessThan0~3_combout ) # (!\UART_TX_inst|LessThan0~2_combout ))))

	.dataa(\UART_TX_inst|LessThan0~0_combout ),
	.datab(\UART_TX_inst|r_Clk_Count [12]),
	.datac(\UART_TX_inst|LessThan0~2_combout ),
	.datad(\UART_TX_inst|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector17~0 .lut_mask = 16'h0444;
defparam \UART_TX_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \UART_TX_inst|Selector17~1 (
// Equation(s):
// \UART_TX_inst|Selector17~1_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & ((\UART_TX_inst|r_Bit_Index [0] $ (\UART_TX_inst|Selector17~0_combout )))) # (!\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (\UART_TX_inst|r_SM_Main.s_Idle~q  & 
// (\UART_TX_inst|r_Bit_Index [0])))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|r_Bit_Index [0]),
	.datad(\UART_TX_inst|Selector17~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector17~1 .lut_mask = 16'h4AE0;
defparam \UART_TX_inst|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \UART_TX_inst|r_Bit_Index[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \UART_TX_inst|Selector16~0 (
// Equation(s):
// \UART_TX_inst|Selector16~0_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (\UART_TX_inst|r_Bit_Index [0])) # (!\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & ((\UART_TX_inst|r_SM_Main.s_Idle~q )))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|r_Bit_Index [0]),
	.datac(gnd),
	.datad(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector16~0 .lut_mask = 16'hDD88;
defparam \UART_TX_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \UART_TX_inst|Selector16~1 (
// Equation(s):
// \UART_TX_inst|Selector16~1_combout  = (\UART_TX_inst|Selector16~0_combout  & (\UART_TX_inst|r_Bit_Index [1] $ (((!\UART_TX_inst|LessThan0~4_combout  & \UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ))))) # (!\UART_TX_inst|Selector16~0_combout  & 
// (((\UART_TX_inst|r_Bit_Index [1] & \UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ))))

	.dataa(\UART_TX_inst|LessThan0~4_combout ),
	.datab(\UART_TX_inst|Selector16~0_combout ),
	.datac(\UART_TX_inst|r_Bit_Index [1]),
	.datad(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector16~1 .lut_mask = 16'hB4C0;
defparam \UART_TX_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \UART_TX_inst|r_Bit_Index[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \UART_TX_inst|Selector15~0 (
// Equation(s):
// \UART_TX_inst|Selector15~0_combout  = (\UART_TX_inst|r_Bit_Index [1] & (\UART_TX_inst|r_Bit_Index [0] & !\UART_TX_inst|LessThan0~4_combout ))

	.dataa(\UART_TX_inst|r_Bit_Index [1]),
	.datab(gnd),
	.datac(\UART_TX_inst|r_Bit_Index [0]),
	.datad(\UART_TX_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector15~0 .lut_mask = 16'h00A0;
defparam \UART_TX_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \UART_TX_inst|Selector15~1 (
// Equation(s):
// \UART_TX_inst|Selector15~1_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & ((\UART_TX_inst|r_Bit_Index [2] $ (\UART_TX_inst|Selector15~0_combout )))) # (!\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (\UART_TX_inst|r_SM_Main.s_Idle~q  & 
// (\UART_TX_inst|r_Bit_Index [2])))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|r_Bit_Index [2]),
	.datad(\UART_TX_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector15~1 .lut_mask = 16'h4AE0;
defparam \UART_TX_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \UART_TX_inst|r_Bit_Index[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \UART_TX_inst|r_SM_Main~14 (
// Equation(s):
// \UART_TX_inst|r_SM_Main~14_combout  = ((\UART_TX_inst|LessThan0~4_combout ) # ((!\UART_TX_inst|r_Bit_Index [1]) # (!\UART_TX_inst|r_Bit_Index [0]))) # (!\UART_TX_inst|r_Bit_Index [2])

	.dataa(\UART_TX_inst|r_Bit_Index [2]),
	.datab(\UART_TX_inst|LessThan0~4_combout ),
	.datac(\UART_TX_inst|r_Bit_Index [0]),
	.datad(\UART_TX_inst|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|r_SM_Main~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main~14 .lut_mask = 16'hDFFF;
defparam \UART_TX_inst|r_SM_Main~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \UART_TX_inst|Selector32~2 (
// Equation(s):
// \UART_TX_inst|Selector32~2_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (!\UART_TX_inst|r_SM_Main.s_Cleanup~q  & (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & \UART_TX_inst|r_SM_Main.s_Idle~q )))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|r_SM_Main.s_Cleanup~q ),
	.datac(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datad(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector32~2 .lut_mask = 16'h0200;
defparam \UART_TX_inst|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[1]~0 (
// Equation(s):
// \UART_TX_inst|r_TX_Data[1]~0_combout  = (!\i_button~input_o  & !\UART_TX_inst|r_SM_Main.s_Idle~q )

	.dataa(gnd),
	.datab(\i_button~input_o ),
	.datac(gnd),
	.datad(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[1]~0 .lut_mask = 16'h0033;
defparam \UART_TX_inst|r_TX_Data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \UART_TX_inst|Selector31~0 (
// Equation(s):
// \UART_TX_inst|Selector31~0_combout  = (\UART_TX_inst|r_TX_Data[1]~0_combout ) # ((\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & ((!\UART_TX_inst|Selector18~0_combout ) # (!\UART_TX_inst|r_Byte_Index [3]))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|Selector18~0_combout ),
	.datac(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datad(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector31~0 .lut_mask = 16'hFF70;
defparam \UART_TX_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \UART_TX_inst|Selector31~1 (
// Equation(s):
// \UART_TX_inst|Selector31~1_combout  = (\UART_TX_inst|Selector31~0_combout ) # ((\UART_TX_inst|LessThan0~4_combout  & \UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q ))

	.dataa(gnd),
	.datab(\UART_TX_inst|LessThan0~4_combout ),
	.datac(\UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q ),
	.datad(\UART_TX_inst|Selector31~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector31~1 .lut_mask = 16'hFFC0;
defparam \UART_TX_inst|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \UART_TX_inst|r_SM_Main.s_TX_Start_Bit (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_TX_Start_Bit .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_TX_Start_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \UART_TX_inst|Selector32~1 (
// Equation(s):
// \UART_TX_inst|Selector32~1_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q  & !\UART_TX_inst|LessThan0~4_combout )

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Start_Bit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector32~1 .lut_mask = 16'h00AA;
defparam \UART_TX_inst|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \UART_TX_inst|Selector32~3 (
// Equation(s):
// \UART_TX_inst|Selector32~3_combout  = (!\UART_TX_inst|Selector32~0_combout  & ((\UART_TX_inst|Selector32~1_combout ) # ((\UART_TX_inst|r_SM_Main~14_combout  & \UART_TX_inst|Selector32~2_combout ))))

	.dataa(\UART_TX_inst|r_SM_Main~14_combout ),
	.datab(\UART_TX_inst|Selector32~2_combout ),
	.datac(\UART_TX_inst|Selector32~0_combout ),
	.datad(\UART_TX_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector32~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector32~3 .lut_mask = 16'h0F08;
defparam \UART_TX_inst|Selector32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \UART_TX_inst|r_SM_Main.s_TX_Data_Bits (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector32~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_TX_Data_Bits .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_TX_Data_Bits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \UART_TX_inst|Selector33~0 (
// Equation(s):
// \UART_TX_inst|Selector33~0_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (((\UART_TX_inst|LessThan0~4_combout  & \UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q )) # (!\UART_TX_inst|r_SM_Main~14_combout ))) # (!\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  
// & (\UART_TX_inst|LessThan0~4_combout  & (\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q )))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|LessThan0~4_combout ),
	.datac(\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ),
	.datad(\UART_TX_inst|r_SM_Main~14_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector33~0 .lut_mask = 16'hC0EA;
defparam \UART_TX_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \UART_TX_inst|r_SM_Main.s_TX_Stop_Bit (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_TX_Stop_Bit .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_TX_Stop_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \UART_TX_inst|Selector32~0 (
// Equation(s):
// \UART_TX_inst|Selector32~0_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q  & !\UART_TX_inst|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ),
	.datad(\UART_TX_inst|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector32~0 .lut_mask = 16'h00F0;
defparam \UART_TX_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \UART_TX_inst|r_SM_Main.s_Next_Byte (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_TX_inst|Selector32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_SM_Main.s_Next_Byte .is_wysiwyg = "true";
defparam \UART_TX_inst|r_SM_Main.s_Next_Byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \UART_TX_inst|o_TX_Serial~0 (
// Equation(s):
// \UART_TX_inst|o_TX_Serial~0_combout  = (!\UART_TX_inst|r_SM_Main.s_Next_Byte~q  & !\UART_TX_inst|r_SM_Main.s_Cleanup~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.datad(\UART_TX_inst|r_SM_Main.s_Cleanup~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|o_TX_Serial~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|o_TX_Serial~0 .lut_mask = 16'h000F;
defparam \UART_TX_inst|o_TX_Serial~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \i_RX_Serial~input (
	.i(i_RX_Serial),
	.ibar(gnd),
	.o(\i_RX_Serial~input_o ));
// synopsys translate_off
defparam \i_RX_Serial~input .bus_hold = "false";
defparam \i_RX_Serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \UART_RX_inst|r_RX_Data_R~feeder (
// Equation(s):
// \UART_RX_inst|r_RX_Data_R~feeder_combout  = \i_RX_Serial~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_RX_Serial~input_o ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Data_R~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Data_R~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|r_RX_Data_R~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \UART_RX_inst|r_RX_Data_R (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Data_R~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Data_R .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Data_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|r_RX_Data~feeder (
// Equation(s):
// \UART_RX_inst|r_RX_Data~feeder_combout  = \UART_RX_inst|r_RX_Data_R~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Data_R~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Data~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|r_RX_Data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \UART_RX_inst|r_RX_Data (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Data .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[0]~15 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[0]~15_combout  = \UART_RX_inst|r_Clk_Count [0] $ (VCC)
// \UART_RX_inst|r_Clk_Count[0]~16  = CARRY(\UART_RX_inst|r_Clk_Count [0])

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_RX_inst|r_Clk_Count[0]~15_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[0]~16 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[0]~15 .lut_mask = 16'h33CC;
defparam \UART_RX_inst|r_Clk_Count[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[2]~19 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[2]~19_combout  = (\UART_RX_inst|r_Clk_Count [2] & (\UART_RX_inst|r_Clk_Count[1]~18  $ (GND))) # (!\UART_RX_inst|r_Clk_Count [2] & (!\UART_RX_inst|r_Clk_Count[1]~18  & VCC))
// \UART_RX_inst|r_Clk_Count[2]~20  = CARRY((\UART_RX_inst|r_Clk_Count [2] & !\UART_RX_inst|r_Clk_Count[1]~18 ))

	.dataa(\UART_RX_inst|r_Clk_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[1]~18 ),
	.combout(\UART_RX_inst|r_Clk_Count[2]~19_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[2]~20 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[2]~19 .lut_mask = 16'hA50A;
defparam \UART_RX_inst|r_Clk_Count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[3]~21 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[3]~21_combout  = (\UART_RX_inst|r_Clk_Count [3] & (!\UART_RX_inst|r_Clk_Count[2]~20 )) # (!\UART_RX_inst|r_Clk_Count [3] & ((\UART_RX_inst|r_Clk_Count[2]~20 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[3]~22  = CARRY((!\UART_RX_inst|r_Clk_Count[2]~20 ) # (!\UART_RX_inst|r_Clk_Count [3]))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[2]~20 ),
	.combout(\UART_RX_inst|r_Clk_Count[3]~21_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[3]~22 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[3]~21 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|r_Clk_Count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \UART_RX_inst|r_SM_Main.s_Cleanup (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Decoder1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_SM_Main.s_Cleanup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_SM_Main.s_Cleanup .is_wysiwyg = "true";
defparam \UART_RX_inst|r_SM_Main.s_Cleanup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[1]~38 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[1]~38_combout  = (!\UART_RX_inst|r_SM_Main.s_Cleanup~q  & (((!\UART_RX_inst|Equal0~3_combout ) # (!\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q )))

	.dataa(\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_SM_Main.s_Cleanup~q ),
	.datad(\UART_RX_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[1]~38 .lut_mask = 16'h070F;
defparam \UART_RX_inst|r_Clk_Count[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \UART_RX_inst|r_Clk_Count[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[4]~23 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[4]~23_combout  = (\UART_RX_inst|r_Clk_Count [4] & (\UART_RX_inst|r_Clk_Count[3]~22  $ (GND))) # (!\UART_RX_inst|r_Clk_Count [4] & (!\UART_RX_inst|r_Clk_Count[3]~22  & VCC))
// \UART_RX_inst|r_Clk_Count[4]~24  = CARRY((\UART_RX_inst|r_Clk_Count [4] & !\UART_RX_inst|r_Clk_Count[3]~22 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[3]~22 ),
	.combout(\UART_RX_inst|r_Clk_Count[4]~23_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[4]~24 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[4]~23 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|r_Clk_Count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \UART_RX_inst|r_Clk_Count[4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[4] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[5]~25 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[5]~25_combout  = (\UART_RX_inst|r_Clk_Count [5] & (!\UART_RX_inst|r_Clk_Count[4]~24 )) # (!\UART_RX_inst|r_Clk_Count [5] & ((\UART_RX_inst|r_Clk_Count[4]~24 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[5]~26  = CARRY((!\UART_RX_inst|r_Clk_Count[4]~24 ) # (!\UART_RX_inst|r_Clk_Count [5]))

	.dataa(\UART_RX_inst|r_Clk_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[4]~24 ),
	.combout(\UART_RX_inst|r_Clk_Count[5]~25_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[5]~26 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[5]~25 .lut_mask = 16'h5A5F;
defparam \UART_RX_inst|r_Clk_Count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \UART_RX_inst|r_Clk_Count[5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[5] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[6]~27 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[6]~27_combout  = (\UART_RX_inst|r_Clk_Count [6] & (\UART_RX_inst|r_Clk_Count[5]~26  $ (GND))) # (!\UART_RX_inst|r_Clk_Count [6] & (!\UART_RX_inst|r_Clk_Count[5]~26  & VCC))
// \UART_RX_inst|r_Clk_Count[6]~28  = CARRY((\UART_RX_inst|r_Clk_Count [6] & !\UART_RX_inst|r_Clk_Count[5]~26 ))

	.dataa(\UART_RX_inst|r_Clk_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[5]~26 ),
	.combout(\UART_RX_inst|r_Clk_Count[6]~27_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[6]~28 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[6]~27 .lut_mask = 16'hA50A;
defparam \UART_RX_inst|r_Clk_Count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \UART_RX_inst|r_Clk_Count[6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[6] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[7]~29 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[7]~29_combout  = (\UART_RX_inst|r_Clk_Count [7] & (!\UART_RX_inst|r_Clk_Count[6]~28 )) # (!\UART_RX_inst|r_Clk_Count [7] & ((\UART_RX_inst|r_Clk_Count[6]~28 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[7]~30  = CARRY((!\UART_RX_inst|r_Clk_Count[6]~28 ) # (!\UART_RX_inst|r_Clk_Count [7]))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[6]~28 ),
	.combout(\UART_RX_inst|r_Clk_Count[7]~29_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[7]~30 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[7]~29 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|r_Clk_Count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \UART_RX_inst|r_Clk_Count[7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[7] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[8]~31 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[8]~31_combout  = (\UART_RX_inst|r_Clk_Count [8] & (\UART_RX_inst|r_Clk_Count[7]~30  $ (GND))) # (!\UART_RX_inst|r_Clk_Count [8] & (!\UART_RX_inst|r_Clk_Count[7]~30  & VCC))
// \UART_RX_inst|r_Clk_Count[8]~32  = CARRY((\UART_RX_inst|r_Clk_Count [8] & !\UART_RX_inst|r_Clk_Count[7]~30 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[7]~30 ),
	.combout(\UART_RX_inst|r_Clk_Count[8]~31_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[8]~32 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[8]~31 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|r_Clk_Count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \UART_RX_inst|r_Clk_Count[8] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[8] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[9]~33 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[9]~33_combout  = (\UART_RX_inst|r_Clk_Count [9] & (!\UART_RX_inst|r_Clk_Count[8]~32 )) # (!\UART_RX_inst|r_Clk_Count [9] & ((\UART_RX_inst|r_Clk_Count[8]~32 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[9]~34  = CARRY((!\UART_RX_inst|r_Clk_Count[8]~32 ) # (!\UART_RX_inst|r_Clk_Count [9]))

	.dataa(\UART_RX_inst|r_Clk_Count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[8]~32 ),
	.combout(\UART_RX_inst|r_Clk_Count[9]~33_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[9]~34 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[9]~33 .lut_mask = 16'h5A5F;
defparam \UART_RX_inst|r_Clk_Count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \UART_RX_inst|r_Clk_Count[9] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[9] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[10]~35 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[10]~35_combout  = (\UART_RX_inst|r_Clk_Count [10] & (\UART_RX_inst|r_Clk_Count[9]~34  $ (GND))) # (!\UART_RX_inst|r_Clk_Count [10] & (!\UART_RX_inst|r_Clk_Count[9]~34  & VCC))
// \UART_RX_inst|r_Clk_Count[10]~36  = CARRY((\UART_RX_inst|r_Clk_Count [10] & !\UART_RX_inst|r_Clk_Count[9]~34 ))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[9]~34 ),
	.combout(\UART_RX_inst|r_Clk_Count[10]~35_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[10]~36 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[10]~35 .lut_mask = 16'hC30C;
defparam \UART_RX_inst|r_Clk_Count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \UART_RX_inst|r_Clk_Count[10] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[10] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[11]~39 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[11]~39_combout  = (\UART_RX_inst|r_Clk_Count [11] & (!\UART_RX_inst|r_Clk_Count[10]~36 )) # (!\UART_RX_inst|r_Clk_Count [11] & ((\UART_RX_inst|r_Clk_Count[10]~36 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[11]~40  = CARRY((!\UART_RX_inst|r_Clk_Count[10]~36 ) # (!\UART_RX_inst|r_Clk_Count [11]))

	.dataa(\UART_RX_inst|r_Clk_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[10]~36 ),
	.combout(\UART_RX_inst|r_Clk_Count[11]~39_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[11]~40 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[11]~39 .lut_mask = 16'h5A5F;
defparam \UART_RX_inst|r_Clk_Count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \UART_RX_inst|r_Clk_Count[11] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[11] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[12]~41 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[12]~41_combout  = \UART_RX_inst|r_Clk_Count[11]~40  $ (!\UART_RX_inst|r_Clk_Count [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(\UART_RX_inst|r_Clk_Count[11]~40 ),
	.combout(\UART_RX_inst|r_Clk_Count[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[12]~41 .lut_mask = 16'hF00F;
defparam \UART_RX_inst|r_Clk_Count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \UART_RX_inst|r_Clk_Count[12] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[12] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|LessThan1~0 (
// Equation(s):
// \UART_RX_inst|LessThan1~0_combout  = (!\UART_RX_inst|r_Clk_Count [11] & !\UART_RX_inst|r_Clk_Count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_Clk_Count [11]),
	.datad(\UART_RX_inst|r_Clk_Count [10]),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~0 .lut_mask = 16'h000F;
defparam \UART_RX_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|LessThan1~2 (
// Equation(s):
// \UART_RX_inst|LessThan1~2_combout  = ((!\UART_RX_inst|r_Clk_Count [5] & !\UART_RX_inst|r_Clk_Count [4])) # (!\UART_RX_inst|r_Clk_Count [6])

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [6]),
	.datac(\UART_RX_inst|r_Clk_Count [5]),
	.datad(\UART_RX_inst|r_Clk_Count [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~2 .lut_mask = 16'h333F;
defparam \UART_RX_inst|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|LessThan1~1 (
// Equation(s):
// \UART_RX_inst|LessThan1~1_combout  = (!\UART_RX_inst|r_Clk_Count [11] & (!\UART_RX_inst|r_Clk_Count [8] & (!\UART_RX_inst|r_Clk_Count [9] & !\UART_RX_inst|r_Clk_Count [7])))

	.dataa(\UART_RX_inst|r_Clk_Count [11]),
	.datab(\UART_RX_inst|r_Clk_Count [8]),
	.datac(\UART_RX_inst|r_Clk_Count [9]),
	.datad(\UART_RX_inst|r_Clk_Count [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~1 .lut_mask = 16'h0001;
defparam \UART_RX_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|LessThan1~3 (
// Equation(s):
// \UART_RX_inst|LessThan1~3_combout  = (!\UART_RX_inst|r_Clk_Count [3] & (((!\UART_RX_inst|r_Clk_Count [0]) # (!\UART_RX_inst|r_Clk_Count [2])) # (!\UART_RX_inst|r_Clk_Count [1])))

	.dataa(\UART_RX_inst|r_Clk_Count [1]),
	.datab(\UART_RX_inst|r_Clk_Count [2]),
	.datac(\UART_RX_inst|r_Clk_Count [0]),
	.datad(\UART_RX_inst|r_Clk_Count [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~3 .lut_mask = 16'h007F;
defparam \UART_RX_inst|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|LessThan1~4 (
// Equation(s):
// \UART_RX_inst|LessThan1~4_combout  = (\UART_RX_inst|LessThan1~1_combout  & ((\UART_RX_inst|LessThan1~2_combout ) # ((!\UART_RX_inst|r_Clk_Count [5] & \UART_RX_inst|LessThan1~3_combout ))))

	.dataa(\UART_RX_inst|LessThan1~2_combout ),
	.datab(\UART_RX_inst|r_Clk_Count [5]),
	.datac(\UART_RX_inst|LessThan1~1_combout ),
	.datad(\UART_RX_inst|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~4 .lut_mask = 16'hB0A0;
defparam \UART_RX_inst|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|Decoder1~6 (
// Equation(s):
// \UART_RX_inst|Decoder1~6_combout  = (\UART_RX_inst|r_Clk_Count [12] & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & (!\UART_RX_inst|LessThan1~0_combout  & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|r_Clk_Count [12]),
	.datab(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datac(\UART_RX_inst|LessThan1~0_combout ),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~6 .lut_mask = 16'h0008;
defparam \UART_RX_inst|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|Selector20~1 (
// Equation(s):
// \UART_RX_inst|Selector20~1_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & (\UART_RX_inst|r_SM_Main.s_Idle~q  & (!\UART_RX_inst|r_SM_Main.s_Cleanup~q  & !\UART_RX_inst|Selector19~0_combout )))

	.dataa(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datab(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_RX_inst|r_SM_Main.s_Cleanup~q ),
	.datad(\UART_RX_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector20~1 .lut_mask = 16'h0008;
defparam \UART_RX_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \UART_RX_inst|Selector14~5 (
// Equation(s):
// \UART_RX_inst|Selector14~5_combout  = (\UART_RX_inst|r_Clk_Count [12] & (!\UART_RX_inst|LessThan1~4_combout  & ((\UART_RX_inst|r_Clk_Count [10]) # (\UART_RX_inst|r_Clk_Count [11]))))

	.dataa(\UART_RX_inst|r_Clk_Count [12]),
	.datab(\UART_RX_inst|r_Clk_Count [10]),
	.datac(\UART_RX_inst|r_Clk_Count [11]),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector14~5 .lut_mask = 16'h00A8;
defparam \UART_RX_inst|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \UART_RX_inst|Selector14~3 (
// Equation(s):
// \UART_RX_inst|Selector14~3_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (((!\UART_RX_inst|r_Bit_Index [0])) # (!\UART_RX_inst|Selector14~5_combout ))) # (!\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (((\UART_RX_inst|r_SM_Main.s_Idle~q ))))

	.dataa(\UART_RX_inst|Selector14~5_combout ),
	.datab(\UART_RX_inst|r_Bit_Index [0]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datad(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector14~3 .lut_mask = 16'h7F70;
defparam \UART_RX_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \UART_RX_inst|Decoder0~0 (
// Equation(s):
// \UART_RX_inst|Decoder0~0_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (\UART_RX_inst|r_Clk_Count [12] & (!\UART_RX_inst|LessThan1~0_combout  & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datab(\UART_RX_inst|r_Clk_Count [12]),
	.datac(\UART_RX_inst|LessThan1~0_combout ),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~0 .lut_mask = 16'h0008;
defparam \UART_RX_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \UART_RX_inst|Selector14~2 (
// Equation(s):
// \UART_RX_inst|Selector14~2_combout  = (\UART_RX_inst|Decoder0~0_combout  & (\UART_RX_inst|r_Bit_Index [1] $ (\UART_RX_inst|r_Bit_Index [2])))

	.dataa(\UART_RX_inst|r_Bit_Index [1]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector14~2 .lut_mask = 16'h6600;
defparam \UART_RX_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \UART_RX_inst|Selector14~4 (
// Equation(s):
// \UART_RX_inst|Selector14~4_combout  = (\UART_RX_inst|r_Bit_Index [0] & ((\UART_RX_inst|Selector14~2_combout ) # ((\UART_RX_inst|Selector14~3_combout  & \UART_RX_inst|r_Bit_Index [2])))) # (!\UART_RX_inst|r_Bit_Index [0] & 
// (\UART_RX_inst|Selector14~3_combout  & (\UART_RX_inst|r_Bit_Index [2])))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|Selector14~3_combout ),
	.datac(\UART_RX_inst|r_Bit_Index [2]),
	.datad(\UART_RX_inst|Selector14~2_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector14~4 .lut_mask = 16'hEAC0;
defparam \UART_RX_inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \UART_RX_inst|r_Bit_Index[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \UART_RX_inst|Selector19~1 (
// Equation(s):
// \UART_RX_inst|Selector19~1_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (((!\UART_RX_inst|r_Bit_Index [0]) # (!\UART_RX_inst|r_Bit_Index [2])) # (!\UART_RX_inst|r_Bit_Index [1])))

	.dataa(\UART_RX_inst|r_Bit_Index [1]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datad(\UART_RX_inst|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector19~1 .lut_mask = 16'h70F0;
defparam \UART_RX_inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \UART_RX_inst|Selector15~0 (
// Equation(s):
// \UART_RX_inst|Selector15~0_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & ((\UART_RX_inst|LessThan1~0_combout ) # ((\UART_RX_inst|LessThan1~4_combout ) # (!\UART_RX_inst|r_Clk_Count [12]))))

	.dataa(\UART_RX_inst|LessThan1~0_combout ),
	.datab(\UART_RX_inst|LessThan1~4_combout ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector15~0 .lut_mask = 16'hE0F0;
defparam \UART_RX_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \UART_RX_inst|Selector19~2 (
// Equation(s):
// \UART_RX_inst|Selector19~2_combout  = (\UART_RX_inst|Selector19~1_combout ) # ((\UART_RX_inst|Selector15~0_combout ) # ((!\UART_RX_inst|r_RX_Data~q  & \UART_RX_inst|Selector19~0_combout )))

	.dataa(\UART_RX_inst|r_RX_Data~q ),
	.datab(\UART_RX_inst|Selector19~1_combout ),
	.datac(\UART_RX_inst|Selector15~0_combout ),
	.datad(\UART_RX_inst|Selector19~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector19~2 .lut_mask = 16'hFDFC;
defparam \UART_RX_inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \UART_RX_inst|r_SM_Main.s_RX_Data_Bits (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_SM_Main.s_RX_Data_Bits .is_wysiwyg = "true";
defparam \UART_RX_inst|r_SM_Main.s_RX_Data_Bits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \UART_RX_inst|Selector15~1 (
// Equation(s):
// \UART_RX_inst|Selector15~1_combout  = (\UART_RX_inst|r_Bit_Index [1] & ((\UART_RX_inst|Selector15~0_combout ) # ((!\UART_RX_inst|r_Bit_Index [0] & \UART_RX_inst|Decoder0~0_combout )))) # (!\UART_RX_inst|r_Bit_Index [1] & (\UART_RX_inst|r_Bit_Index [0] & 
// ((\UART_RX_inst|Decoder0~0_combout ))))

	.dataa(\UART_RX_inst|r_Bit_Index [1]),
	.datab(\UART_RX_inst|r_Bit_Index [0]),
	.datac(\UART_RX_inst|Selector15~0_combout ),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector15~1 .lut_mask = 16'hE6A0;
defparam \UART_RX_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \UART_RX_inst|Selector15~2 (
// Equation(s):
// \UART_RX_inst|Selector15~2_combout  = (\UART_RX_inst|Selector15~1_combout ) # ((!\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (\UART_RX_inst|r_SM_Main.s_Idle~q  & \UART_RX_inst|r_Bit_Index [1])))

	.dataa(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datab(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector15~2 .lut_mask = 16'hFF40;
defparam \UART_RX_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \UART_RX_inst|r_Bit_Index[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \UART_RX_inst|Selector20~0 (
// Equation(s):
// \UART_RX_inst|Selector20~0_combout  = (\UART_RX_inst|r_Bit_Index [1] & (\UART_RX_inst|r_Bit_Index [2] & (\UART_RX_inst|r_Bit_Index [0] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [1]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [0]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector20~0 .lut_mask = 16'h8000;
defparam \UART_RX_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|Selector20~2 (
// Equation(s):
// \UART_RX_inst|Selector20~2_combout  = (!\UART_RX_inst|Decoder1~6_combout  & ((\UART_RX_inst|Selector20~1_combout ) # (\UART_RX_inst|Selector20~0_combout )))

	.dataa(\UART_RX_inst|Decoder1~6_combout ),
	.datab(gnd),
	.datac(\UART_RX_inst|Selector20~1_combout ),
	.datad(\UART_RX_inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector20~2 .lut_mask = 16'h5550;
defparam \UART_RX_inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \UART_RX_inst|r_SM_Main.s_RX_Stop_Bit (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_SM_Main.s_RX_Stop_Bit .is_wysiwyg = "true";
defparam \UART_RX_inst|r_SM_Main.s_RX_Stop_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|LessThan1~5 (
// Equation(s):
// \UART_RX_inst|LessThan1~5_combout  = (\UART_RX_inst|LessThan1~4_combout ) # ((!\UART_RX_inst|r_Clk_Count [11] & !\UART_RX_inst|r_Clk_Count [10]))

	.dataa(\UART_RX_inst|r_Clk_Count [11]),
	.datab(gnd),
	.datac(\UART_RX_inst|LessThan1~4_combout ),
	.datad(\UART_RX_inst|r_Clk_Count [10]),
	.cin(gnd),
	.combout(\UART_RX_inst|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|LessThan1~5 .lut_mask = 16'hF0F5;
defparam \UART_RX_inst|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[1]~37 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[1]~37_combout  = (\UART_RX_inst|r_Clk_Count [12] & (!\UART_RX_inst|LessThan1~5_combout  & ((\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ) # (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ))))

	.dataa(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datab(\UART_RX_inst|r_Clk_Count [12]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datad(\UART_RX_inst|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_Clk_Count[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[1]~37 .lut_mask = 16'h00C8;
defparam \UART_RX_inst|r_Clk_Count[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[1]~43 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[1]~43_combout  = ((\UART_RX_inst|r_Clk_Count[1]~37_combout ) # ((\UART_RX_inst|Equal0~3_combout  & \UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ))) # (!\UART_RX_inst|r_SM_Main.s_Idle~q )

	.dataa(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datab(\UART_RX_inst|Equal0~3_combout ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ),
	.datad(\UART_RX_inst|r_Clk_Count[1]~37_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[1]~43 .lut_mask = 16'hFFD5;
defparam \UART_RX_inst|r_Clk_Count[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \UART_RX_inst|r_Clk_Count[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|r_Clk_Count[1]~17 (
// Equation(s):
// \UART_RX_inst|r_Clk_Count[1]~17_combout  = (\UART_RX_inst|r_Clk_Count [1] & (!\UART_RX_inst|r_Clk_Count[0]~16 )) # (!\UART_RX_inst|r_Clk_Count [1] & ((\UART_RX_inst|r_Clk_Count[0]~16 ) # (GND)))
// \UART_RX_inst|r_Clk_Count[1]~18  = CARRY((!\UART_RX_inst|r_Clk_Count[0]~16 ) # (!\UART_RX_inst|r_Clk_Count [1]))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_Clk_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_RX_inst|r_Clk_Count[0]~16 ),
	.combout(\UART_RX_inst|r_Clk_Count[1]~17_combout ),
	.cout(\UART_RX_inst|r_Clk_Count[1]~18 ));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[1]~17 .lut_mask = 16'h3C3F;
defparam \UART_RX_inst|r_Clk_Count[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \UART_RX_inst|r_Clk_Count[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \UART_RX_inst|r_Clk_Count[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_Clk_Count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_RX_inst|r_Clk_Count[1]~43_combout ),
	.sload(gnd),
	.ena(\UART_RX_inst|r_Clk_Count[1]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Clk_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Clk_Count[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Clk_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|Equal0~1 (
// Equation(s):
// \UART_RX_inst|Equal0~1_combout  = (!\UART_RX_inst|r_Clk_Count [2] & (\UART_RX_inst|r_Clk_Count [3] & (!\UART_RX_inst|r_Clk_Count [4] & \UART_RX_inst|r_Clk_Count [5])))

	.dataa(\UART_RX_inst|r_Clk_Count [2]),
	.datab(\UART_RX_inst|r_Clk_Count [3]),
	.datac(\UART_RX_inst|r_Clk_Count [4]),
	.datad(\UART_RX_inst|r_Clk_Count [5]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~1 .lut_mask = 16'h0400;
defparam \UART_RX_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|Equal0~2 (
// Equation(s):
// \UART_RX_inst|Equal0~2_combout  = (\UART_RX_inst|r_Clk_Count [11] & (\UART_RX_inst|r_Clk_Count [9] & (!\UART_RX_inst|r_Clk_Count [10] & !\UART_RX_inst|r_Clk_Count [6])))

	.dataa(\UART_RX_inst|r_Clk_Count [11]),
	.datab(\UART_RX_inst|r_Clk_Count [9]),
	.datac(\UART_RX_inst|r_Clk_Count [10]),
	.datad(\UART_RX_inst|r_Clk_Count [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~2 .lut_mask = 16'h0008;
defparam \UART_RX_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|Equal0~0 (
// Equation(s):
// \UART_RX_inst|Equal0~0_combout  = (\UART_RX_inst|r_Clk_Count [0] & (!\UART_RX_inst|r_Clk_Count [7] & (!\UART_RX_inst|r_Clk_Count [8] & \UART_RX_inst|r_Clk_Count [1])))

	.dataa(\UART_RX_inst|r_Clk_Count [0]),
	.datab(\UART_RX_inst|r_Clk_Count [7]),
	.datac(\UART_RX_inst|r_Clk_Count [8]),
	.datad(\UART_RX_inst|r_Clk_Count [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~0 .lut_mask = 16'h0200;
defparam \UART_RX_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|Equal0~3 (
// Equation(s):
// \UART_RX_inst|Equal0~3_combout  = (\UART_RX_inst|Equal0~1_combout  & (!\UART_RX_inst|r_Clk_Count [12] & (\UART_RX_inst|Equal0~2_combout  & \UART_RX_inst|Equal0~0_combout )))

	.dataa(\UART_RX_inst|Equal0~1_combout ),
	.datab(\UART_RX_inst|r_Clk_Count [12]),
	.datac(\UART_RX_inst|Equal0~2_combout ),
	.datad(\UART_RX_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Equal0~3 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|Selector18~0 (
// Equation(s):
// \UART_RX_inst|Selector18~0_combout  = (\UART_RX_inst|r_SM_Main.s_Idle~q  & (((\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q  & !\UART_RX_inst|Equal0~3_combout )))) # (!\UART_RX_inst|r_SM_Main.s_Idle~q  & (((\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q  & 
// !\UART_RX_inst|Equal0~3_combout )) # (!\UART_RX_inst|r_RX_Data~q )))

	.dataa(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ),
	.datad(\UART_RX_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector18~0 .lut_mask = 16'h11F1;
defparam \UART_RX_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \UART_RX_inst|r_SM_Main.s_RX_Start_Bit (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_SM_Main.s_RX_Start_Bit .is_wysiwyg = "true";
defparam \UART_RX_inst|r_SM_Main.s_RX_Start_Bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|Selector19~0 (
// Equation(s):
// \UART_RX_inst|Selector19~0_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q  & \UART_RX_inst|Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Start_Bit~q ),
	.datad(\UART_RX_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector19~0 .lut_mask = 16'hF000;
defparam \UART_RX_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|Selector17~0 (
// Equation(s):
// \UART_RX_inst|Selector17~0_combout  = (!\UART_RX_inst|r_SM_Main.s_Cleanup~q  & (((!\UART_RX_inst|Selector19~0_combout  & \UART_RX_inst|r_SM_Main.s_Idle~q )) # (!\UART_RX_inst|r_RX_Data~q )))

	.dataa(\UART_RX_inst|Selector19~0_combout ),
	.datab(\UART_RX_inst|r_SM_Main.s_Cleanup~q ),
	.datac(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datad(\UART_RX_inst|r_RX_Data~q ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector17~0 .lut_mask = 16'h1033;
defparam \UART_RX_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \UART_RX_inst|r_SM_Main.s_Idle (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_SM_Main.s_Idle .is_wysiwyg = "true";
defparam \UART_RX_inst|r_SM_Main.s_Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|Selector16~0 (
// Equation(s):
// \UART_RX_inst|Selector16~0_combout  = (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & ((\UART_RX_inst|r_Clk_Count [12]))) # (!\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (\UART_RX_inst|r_SM_Main.s_Idle~q ))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector16~0 .lut_mask = 16'hFC0C;
defparam \UART_RX_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|Selector16~1 (
// Equation(s):
// \UART_RX_inst|Selector16~1_combout  = (\UART_RX_inst|Selector16~0_combout  & (\UART_RX_inst|r_Bit_Index [0] $ (((\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & !\UART_RX_inst|LessThan1~5_combout ))))) # (!\UART_RX_inst|Selector16~0_combout  & 
// (\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q  & (\UART_RX_inst|r_Bit_Index [0])))

	.dataa(\UART_RX_inst|Selector16~0_combout ),
	.datab(\UART_RX_inst|r_SM_Main.s_RX_Data_Bits~q ),
	.datac(\UART_RX_inst|r_Bit_Index [0]),
	.datad(\UART_RX_inst|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Selector16~1 .lut_mask = 16'hE068;
defparam \UART_RX_inst|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \UART_RX_inst|r_Bit_Index[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder0~4 (
// Equation(s):
// \UART_RX_inst|Decoder0~4_combout  = (!\UART_RX_inst|r_Bit_Index [0] & (!\UART_RX_inst|r_Bit_Index [2] & (\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~4 .lut_mask = 16'h1000;
defparam \UART_RX_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[2]~4 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[2]~4_combout  = (\UART_RX_inst|Decoder0~4_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~4_combout  & ((\UART_RX_inst|r_RX_Byte [2])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [2]),
	.datad(\UART_RX_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[2]~4 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N31
dffeas \UART_RX_inst|r_RX_Byte[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|r_MEM_Index[0]~0 (
// Equation(s):
// \UART_RX_inst|r_MEM_Index[0]~0_combout  = \UART_RX_inst|r_MEM_Index [0] $ (\UART_RX_inst|Decoder1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_MEM_Index [0]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_MEM_Index[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[0]~0 .lut_mask = 16'h0FF0;
defparam \UART_RX_inst|r_MEM_Index[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \UART_RX_inst|r_MEM_Index[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_MEM_Index[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_MEM_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_MEM_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|r_MEM_Index[1]~1 (
// Equation(s):
// \UART_RX_inst|r_MEM_Index[1]~1_combout  = \UART_RX_inst|r_MEM_Index [1] $ (((\UART_RX_inst|r_MEM_Index [0] & \UART_RX_inst|Decoder1~6_combout )))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [0]),
	.datac(\UART_RX_inst|r_MEM_Index [1]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_MEM_Index[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[1]~1 .lut_mask = 16'h3CF0;
defparam \UART_RX_inst|r_MEM_Index[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \UART_RX_inst|r_MEM_Index[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_MEM_Index[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_MEM_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_MEM_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|r_MEM_Index[2]~2 (
// Equation(s):
// \UART_RX_inst|r_MEM_Index[2]~2_combout  = \UART_RX_inst|r_MEM_Index [2] $ (((\UART_RX_inst|r_MEM_Index [1] & (\UART_RX_inst|r_MEM_Index [0] & \UART_RX_inst|Decoder1~6_combout ))))

	.dataa(\UART_RX_inst|r_MEM_Index [1]),
	.datab(\UART_RX_inst|r_MEM_Index [0]),
	.datac(\UART_RX_inst|r_MEM_Index [2]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_MEM_Index[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[2]~2 .lut_mask = 16'h78F0;
defparam \UART_RX_inst|r_MEM_Index[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \UART_RX_inst|r_MEM_Index[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_MEM_Index[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_MEM_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[2] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_MEM_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|r_MEM_Index[3]~3 (
// Equation(s):
// \UART_RX_inst|r_MEM_Index[3]~3_combout  = (\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_MEM_Index [0] & (\UART_RX_inst|r_MEM_Index [1] & \UART_RX_inst|Decoder1~6_combout )))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [0]),
	.datac(\UART_RX_inst|r_MEM_Index [1]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_MEM_Index[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[3]~3 .lut_mask = 16'h8000;
defparam \UART_RX_inst|r_MEM_Index[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|r_MEM_Index[3]~4 (
// Equation(s):
// \UART_RX_inst|r_MEM_Index[3]~4_combout  = \UART_RX_inst|r_MEM_Index [3] $ (\UART_RX_inst|r_MEM_Index[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_MEM_Index [3]),
	.datad(\UART_RX_inst|r_MEM_Index[3]~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_MEM_Index[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[3]~4 .lut_mask = 16'h0FF0;
defparam \UART_RX_inst|r_MEM_Index[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \UART_RX_inst|r_MEM_Index[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_MEM_Index[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_MEM_Index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_MEM_Index[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_MEM_Index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|Decoder1~22 (
// Equation(s):
// \UART_RX_inst|Decoder1~22_combout  = (\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_MEM_Index [1] & (!\UART_RX_inst|r_MEM_Index [0] & \UART_RX_inst|Decoder1~6_combout )))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [1]),
	.datac(\UART_RX_inst|r_MEM_Index [0]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~22 .lut_mask = 16'h0800;
defparam \UART_RX_inst|Decoder1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|Decoder1~23 (
// Equation(s):
// \UART_RX_inst|Decoder1~23_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~22_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~22_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~23 .lut_mask = 16'hCC00;
defparam \UART_RX_inst|Decoder1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \UART_RX_inst|MEM_UART[14][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[114]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[114]~feeder_combout  = \UART_RX_inst|MEM_UART[14][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[14][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[114]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \UART_TX_inst|r_TX_Block[114] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [114]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[114] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][2]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|Decoder1~12 (
// Equation(s):
// \UART_RX_inst|Decoder1~12_combout  = (\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_MEM_Index [1] & (\UART_RX_inst|r_MEM_Index [0] & \UART_RX_inst|r_Clk_Count [12])))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [1]),
	.datac(\UART_RX_inst|r_MEM_Index [0]),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~12 .lut_mask = 16'h8000;
defparam \UART_RX_inst|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder1~13 (
// Equation(s):
// \UART_RX_inst|Decoder1~13_combout  = (!\UART_RX_inst|LessThan1~0_combout  & (!\UART_RX_inst|LessThan1~4_combout  & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & \UART_RX_inst|Decoder1~12_combout )))

	.dataa(\UART_RX_inst|LessThan1~0_combout ),
	.datab(\UART_RX_inst|LessThan1~4_combout ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|Decoder1~12_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~13 .lut_mask = 16'h1000;
defparam \UART_RX_inst|Decoder1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|Decoder1~30 (
// Equation(s):
// \UART_RX_inst|Decoder1~30_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~13_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~13_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~30 .lut_mask = 16'hCC00;
defparam \UART_RX_inst|Decoder1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \UART_RX_inst|MEM_UART[15][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \UART_TX_inst|r_TX_Block[122] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [122]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[122] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[7][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[7][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][2]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|Decoder1~14 (
// Equation(s):
// \UART_RX_inst|Decoder1~14_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~13_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~13_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~14 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \UART_RX_inst|MEM_UART[7][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[58]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[58]~feeder_combout  = \UART_RX_inst|MEM_UART[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[7][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[58]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \UART_TX_inst|r_TX_Block[58] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [58]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[58] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|Decoder1~26 (
// Equation(s):
// \UART_RX_inst|Decoder1~26_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~22_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~22_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~26 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \UART_RX_inst|MEM_UART[6][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \UART_TX_inst|r_TX_Block[50] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [50]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[50] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \UART_TX_inst|Selector27~7 (
// Equation(s):
// \UART_TX_inst|Selector27~7_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [58])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [50])))))

	.dataa(\UART_TX_inst|r_TX_Block [58]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [50]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~7 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \UART_TX_inst|Selector27~8 (
// Equation(s):
// \UART_TX_inst|Selector27~8_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector27~7_combout  & ((\UART_TX_inst|r_TX_Block [122]))) # (!\UART_TX_inst|Selector27~7_combout  & (\UART_TX_inst|r_TX_Block [114])))) # 
// (!\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|Selector27~7_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [114]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [122]),
	.datad(\UART_TX_inst|Selector27~7_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~8 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \UART_RX_inst|Decoder1~3 (
// Equation(s):
// \UART_RX_inst|Decoder1~3_combout  = (\UART_RX_inst|r_MEM_Index [0] & (!\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & \UART_RX_inst|r_Clk_Count [12])))

	.dataa(\UART_RX_inst|r_MEM_Index [0]),
	.datab(\UART_RX_inst|r_MEM_Index [2]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~3 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \UART_RX_inst|Decoder1~4 (
// Equation(s):
// \UART_RX_inst|Decoder1~4_combout  = (!\UART_RX_inst|LessThan1~0_combout  & (\UART_RX_inst|Decoder1~3_combout  & (\UART_RX_inst|r_MEM_Index [1] & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|LessThan1~0_combout ),
	.datab(\UART_RX_inst|Decoder1~3_combout ),
	.datac(\UART_RX_inst|r_MEM_Index [1]),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~4 .lut_mask = 16'h0040;
defparam \UART_RX_inst|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \UART_RX_inst|Decoder1~28 (
// Equation(s):
// \UART_RX_inst|Decoder1~28_combout  = (\UART_RX_inst|Decoder1~4_combout  & \UART_RX_inst|r_MEM_Index [3])

	.dataa(\UART_RX_inst|Decoder1~4_combout ),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~28 .lut_mask = 16'h8888;
defparam \UART_RX_inst|Decoder1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \UART_RX_inst|MEM_UART[11][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[90]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[90]~feeder_combout  = \UART_RX_inst|MEM_UART[11][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[90]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \UART_TX_inst|r_TX_Block[90] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [90]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[90] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \UART_RX_inst|Decoder1~5 (
// Equation(s):
// \UART_RX_inst|Decoder1~5_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~4_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~5 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \UART_RX_inst|MEM_UART[3][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \UART_TX_inst|r_TX_Block[26] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[26] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|Decoder1~18 (
// Equation(s):
// \UART_RX_inst|Decoder1~18_combout  = (!\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_Clk_Count [12] & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & \UART_RX_inst|r_MEM_Index [1])))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_Clk_Count [12]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|r_MEM_Index [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~18 .lut_mask = 16'h4000;
defparam \UART_RX_inst|Decoder1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|Decoder1~19 (
// Equation(s):
// \UART_RX_inst|Decoder1~19_combout  = (\UART_RX_inst|Decoder1~18_combout  & (!\UART_RX_inst|r_MEM_Index [0] & (!\UART_RX_inst|LessThan1~0_combout  & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|Decoder1~18_combout ),
	.datab(\UART_RX_inst|r_MEM_Index [0]),
	.datac(\UART_RX_inst|LessThan1~0_combout ),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~19 .lut_mask = 16'h0002;
defparam \UART_RX_inst|Decoder1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder1~20 (
// Equation(s):
// \UART_RX_inst|Decoder1~20_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~19_combout )

	.dataa(\UART_RX_inst|r_MEM_Index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~19_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~20 .lut_mask = 16'hAA00;
defparam \UART_RX_inst|Decoder1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \UART_RX_inst|MEM_UART[10][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[82]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[82]~feeder_combout  = \UART_RX_inst|MEM_UART[10][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[10][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[82]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \UART_TX_inst|r_TX_Block[82] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [82]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[82] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|Decoder1~25 (
// Equation(s):
// \UART_RX_inst|Decoder1~25_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~19_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~19_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~25 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \UART_RX_inst|MEM_UART[2][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \UART_TX_inst|r_TX_Block[18] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[18] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \UART_TX_inst|Selector27~0 (
// Equation(s):
// \UART_TX_inst|Selector27~0_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_TX_Block [82]) # ((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_TX_Block [18] & !\UART_TX_inst|r_Byte_Index [0]))))

	.dataa(\UART_TX_inst|r_TX_Block [82]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [18]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~0 .lut_mask = 16'hCCB8;
defparam \UART_TX_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \UART_TX_inst|Selector27~1 (
// Equation(s):
// \UART_TX_inst|Selector27~1_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector27~0_combout  & (\UART_TX_inst|r_TX_Block [90])) # (!\UART_TX_inst|Selector27~0_combout  & ((\UART_TX_inst|r_TX_Block [26]))))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector27~0_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [90]),
	.datac(\UART_TX_inst|r_TX_Block [26]),
	.datad(\UART_TX_inst|Selector27~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~1 .lut_mask = 16'hDDA0;
defparam \UART_TX_inst|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][2]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder1~15 (
// Equation(s):
// \UART_RX_inst|Decoder1~15_combout  = (\UART_RX_inst|r_MEM_Index [2] & (!\UART_RX_inst|r_MEM_Index [1] & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & \UART_RX_inst|r_Clk_Count [12])))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [1]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~15 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Decoder1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \UART_RX_inst|Decoder1~16 (
// Equation(s):
// \UART_RX_inst|Decoder1~16_combout  = (!\UART_RX_inst|r_MEM_Index [0] & (!\UART_RX_inst|LessThan1~0_combout  & (!\UART_RX_inst|LessThan1~4_combout  & \UART_RX_inst|Decoder1~15_combout )))

	.dataa(\UART_RX_inst|r_MEM_Index [0]),
	.datab(\UART_RX_inst|LessThan1~0_combout ),
	.datac(\UART_RX_inst|LessThan1~4_combout ),
	.datad(\UART_RX_inst|Decoder1~15_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~16 .lut_mask = 16'h0100;
defparam \UART_RX_inst|Decoder1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder1~17 (
// Equation(s):
// \UART_RX_inst|Decoder1~17_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~16_combout )

	.dataa(\UART_RX_inst|r_MEM_Index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~16_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~17 .lut_mask = 16'hAA00;
defparam \UART_RX_inst|Decoder1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \UART_RX_inst|MEM_UART[12][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[98]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[98]~feeder_combout  = \UART_RX_inst|MEM_UART[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[98]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \UART_TX_inst|r_TX_Block[98] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [98]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[98] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|Decoder1~7 (
// Equation(s):
// \UART_RX_inst|Decoder1~7_combout  = (\UART_RX_inst|r_MEM_Index [2] & (!\UART_RX_inst|r_MEM_Index [1] & (\UART_RX_inst|r_MEM_Index [0] & \UART_RX_inst|Decoder1~6_combout )))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [1]),
	.datac(\UART_RX_inst|r_MEM_Index [0]),
	.datad(\UART_RX_inst|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~7 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|Decoder1~27 (
// Equation(s):
// \UART_RX_inst|Decoder1~27_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~7_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~27 .lut_mask = 16'hCC00;
defparam \UART_RX_inst|Decoder1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \UART_RX_inst|MEM_UART[13][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \UART_TX_inst|r_TX_Block[106] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[13][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [106]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[106] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|Decoder1~8 (
// Equation(s):
// \UART_RX_inst|Decoder1~8_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~7_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~8 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \UART_RX_inst|MEM_UART[5][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[42]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[42]~feeder_combout  = \UART_RX_inst|MEM_UART[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[5][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[42]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \UART_TX_inst|r_TX_Block[42] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[42] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \UART_RX_inst|Decoder1~24 (
// Equation(s):
// \UART_RX_inst|Decoder1~24_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~16_combout )

	.dataa(\UART_RX_inst|r_MEM_Index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~16_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~24 .lut_mask = 16'h5500;
defparam \UART_RX_inst|Decoder1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \UART_RX_inst|MEM_UART[4][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \UART_TX_inst|r_TX_Block[34] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[34] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \UART_TX_inst|Selector27~2 (
// Equation(s):
// \UART_TX_inst|Selector27~2_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [42])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [34])))))

	.dataa(\UART_TX_inst|r_TX_Block [42]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [34]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~2 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \UART_TX_inst|Selector27~3 (
// Equation(s):
// \UART_TX_inst|Selector27~3_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector27~2_combout  & ((\UART_TX_inst|r_TX_Block [106]))) # (!\UART_TX_inst|Selector27~2_combout  & (\UART_TX_inst|r_TX_Block [98])))) # (!\UART_TX_inst|r_Byte_Index 
// [3] & (((\UART_TX_inst|Selector27~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [98]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [106]),
	.datad(\UART_TX_inst|Selector27~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|Decoder1~9 (
// Equation(s):
// \UART_RX_inst|Decoder1~9_combout  = (!\UART_RX_inst|r_MEM_Index [2] & (\UART_RX_inst|r_Clk_Count [12] & (\UART_RX_inst|r_MEM_Index [0] & !\UART_RX_inst|r_MEM_Index [1])))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_Clk_Count [12]),
	.datac(\UART_RX_inst|r_MEM_Index [0]),
	.datad(\UART_RX_inst|r_MEM_Index [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~9 .lut_mask = 16'h0040;
defparam \UART_RX_inst|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|Decoder1~10 (
// Equation(s):
// \UART_RX_inst|Decoder1~10_combout  = (!\UART_RX_inst|LessThan1~0_combout  & (\UART_RX_inst|Decoder1~9_combout  & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|LessThan1~0_combout ),
	.datab(\UART_RX_inst|Decoder1~9_combout ),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~10 .lut_mask = 16'h0040;
defparam \UART_RX_inst|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \UART_RX_inst|Decoder1~11 (
// Equation(s):
// \UART_RX_inst|Decoder1~11_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~10_combout )

	.dataa(\UART_RX_inst|r_MEM_Index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~11 .lut_mask = 16'h5500;
defparam \UART_RX_inst|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \UART_RX_inst|MEM_UART[1][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[10]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[10]~feeder_combout  = \UART_RX_inst|MEM_UART[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[1][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[10]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \UART_TX_inst|r_TX_Block[10] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[10] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|Decoder1~29 (
// Equation(s):
// \UART_RX_inst|Decoder1~29_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~10_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~29 .lut_mask = 16'hCC00;
defparam \UART_RX_inst|Decoder1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \UART_RX_inst|MEM_UART[9][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \UART_TX_inst|r_TX_Block[74] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [74]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[74] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|Decoder1~0 (
// Equation(s):
// \UART_RX_inst|Decoder1~0_combout  = (!\UART_RX_inst|r_MEM_Index [2] & (!\UART_RX_inst|r_MEM_Index [1] & (\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q  & \UART_RX_inst|r_Clk_Count [12])))

	.dataa(\UART_RX_inst|r_MEM_Index [2]),
	.datab(\UART_RX_inst|r_MEM_Index [1]),
	.datac(\UART_RX_inst|r_SM_Main.s_RX_Stop_Bit~q ),
	.datad(\UART_RX_inst|r_Clk_Count [12]),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~0 .lut_mask = 16'h1000;
defparam \UART_RX_inst|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|Decoder1~1 (
// Equation(s):
// \UART_RX_inst|Decoder1~1_combout  = (!\UART_RX_inst|LessThan1~0_combout  & (!\UART_RX_inst|r_MEM_Index [0] & (\UART_RX_inst|Decoder1~0_combout  & !\UART_RX_inst|LessThan1~4_combout )))

	.dataa(\UART_RX_inst|LessThan1~0_combout ),
	.datab(\UART_RX_inst|r_MEM_Index [0]),
	.datac(\UART_RX_inst|Decoder1~0_combout ),
	.datad(\UART_RX_inst|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~1 .lut_mask = 16'h0010;
defparam \UART_RX_inst|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \UART_RX_inst|Decoder1~21 (
// Equation(s):
// \UART_RX_inst|Decoder1~21_combout  = (\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~1_combout )

	.dataa(\UART_RX_inst|r_MEM_Index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~21 .lut_mask = 16'hAA00;
defparam \UART_RX_inst|Decoder1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \UART_RX_inst|MEM_UART[8][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[66]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[66]~feeder_combout  = \UART_RX_inst|MEM_UART[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[8][2]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[66]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \UART_TX_inst|r_TX_Block[66] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [66]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[66] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][2]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][2]~feeder_combout  = \UART_RX_inst|r_RX_Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [2]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][2]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|Decoder1~2 (
// Equation(s):
// \UART_RX_inst|Decoder1~2_combout  = (!\UART_RX_inst|r_MEM_Index [3] & \UART_RX_inst|Decoder1~1_combout )

	.dataa(gnd),
	.datab(\UART_RX_inst|r_MEM_Index [3]),
	.datac(gnd),
	.datad(\UART_RX_inst|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder1~2 .lut_mask = 16'h3300;
defparam \UART_RX_inst|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \UART_RX_inst|MEM_UART[0][2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][2] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \UART_TX_inst|r_TX_Block[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \UART_TX_inst|Selector27~4 (
// Equation(s):
// \UART_TX_inst|Selector27~4_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [66])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [2])))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [66]),
	.datac(\UART_TX_inst|r_TX_Block [2]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~4 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \UART_TX_inst|Selector27~5 (
// Equation(s):
// \UART_TX_inst|Selector27~5_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector27~4_combout  & ((\UART_TX_inst|r_TX_Block [74]))) # (!\UART_TX_inst|Selector27~4_combout  & (\UART_TX_inst|r_TX_Block [10])))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector27~4_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [10]),
	.datac(\UART_TX_inst|r_TX_Block [74]),
	.datad(\UART_TX_inst|Selector27~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~5 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \UART_TX_inst|Selector27~6 (
// Equation(s):
// \UART_TX_inst|Selector27~6_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1]) # ((\UART_TX_inst|Selector27~3_combout )))) # (!\UART_TX_inst|r_Byte_Index [2] & (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|Selector27~5_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|Selector27~3_combout ),
	.datad(\UART_TX_inst|Selector27~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~6 .lut_mask = 16'hB9A8;
defparam \UART_TX_inst|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \UART_TX_inst|Selector27~9 (
// Equation(s):
// \UART_TX_inst|Selector27~9_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector27~6_combout  & (\UART_TX_inst|Selector27~8_combout )) # (!\UART_TX_inst|Selector27~6_combout  & ((\UART_TX_inst|Selector27~1_combout ))))) # 
// (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|Selector27~6_combout ))))

	.dataa(\UART_TX_inst|Selector27~8_combout ),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|Selector27~1_combout ),
	.datad(\UART_TX_inst|Selector27~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector27~9 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[2]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[2]~feeder_combout  = \UART_TX_inst|Selector27~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector27~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \UART_TX_inst|r_TX_Data[2] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[2]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[2] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \UART_RX_inst|Decoder0~7 (
// Equation(s):
// \UART_RX_inst|Decoder0~7_combout  = (\UART_RX_inst|r_Bit_Index [0] & (!\UART_RX_inst|r_Bit_Index [2] & (\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~7 .lut_mask = 16'h2000;
defparam \UART_RX_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[3]~7 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[3]~7_combout  = (\UART_RX_inst|Decoder0~7_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~7_combout  & ((\UART_RX_inst|r_RX_Byte [3])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [3]),
	.datad(\UART_RX_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[3]~7 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \UART_RX_inst|r_RX_Byte[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[3] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \UART_RX_inst|MEM_UART[14][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[115]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[115]~feeder_combout  = \UART_RX_inst|MEM_UART[14][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[14][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[115]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[115]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[115]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \UART_TX_inst|r_TX_Block[115] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [115]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[115] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \UART_RX_inst|MEM_UART[10][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \UART_TX_inst|r_TX_Block[83] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[10][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [83]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[83] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][3]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \UART_RX_inst|MEM_UART[8][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \UART_TX_inst|r_TX_Block[67] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [67]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[67] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[12][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \UART_RX_inst|MEM_UART[12][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[99]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[99]~feeder_combout  = \UART_RX_inst|MEM_UART[12][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[12][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[99]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[99]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[99]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \UART_TX_inst|r_TX_Block[99] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [99]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[99] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \UART_TX_inst|Selector26~0 (
// Equation(s):
// \UART_TX_inst|Selector26~0_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1]) # ((\UART_TX_inst|r_TX_Block [99])))) # (!\UART_TX_inst|r_Byte_Index [2] & (!\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [67])))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [67]),
	.datad(\UART_TX_inst|r_TX_Block [99]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~0 .lut_mask = 16'hBA98;
defparam \UART_TX_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \UART_TX_inst|Selector26~1 (
// Equation(s):
// \UART_TX_inst|Selector26~1_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector26~0_combout  & (\UART_TX_inst|r_TX_Block [115])) # (!\UART_TX_inst|Selector26~0_combout  & ((\UART_TX_inst|r_TX_Block [83]))))) # (!\UART_TX_inst|r_Byte_Index 
// [1] & (((\UART_TX_inst|Selector26~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [115]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [83]),
	.datad(\UART_TX_inst|Selector26~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \UART_RX_inst|MEM_UART[11][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[91]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[91]~feeder_combout  = \UART_RX_inst|MEM_UART[11][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[91]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \UART_TX_inst|r_TX_Block[91] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [91]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[91] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \UART_RX_inst|MEM_UART[15][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \UART_TX_inst|r_TX_Block[123] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [123]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[123] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \UART_RX_inst|MEM_UART[9][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \UART_TX_inst|r_TX_Block[75] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [75]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[75] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[75] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \UART_RX_inst|MEM_UART[13][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[107]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[107]~feeder_combout  = \UART_RX_inst|MEM_UART[13][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[13][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[107]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \UART_TX_inst|r_TX_Block[107] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [107]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[107] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \UART_TX_inst|Selector26~7 (
// Equation(s):
// \UART_TX_inst|Selector26~7_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1]) # ((\UART_TX_inst|r_TX_Block [107])))) # (!\UART_TX_inst|r_Byte_Index [2] & (!\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [75])))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [75]),
	.datad(\UART_TX_inst|r_TX_Block [107]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~7 .lut_mask = 16'hBA98;
defparam \UART_TX_inst|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \UART_TX_inst|Selector26~8 (
// Equation(s):
// \UART_TX_inst|Selector26~8_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector26~7_combout  & ((\UART_TX_inst|r_TX_Block [123]))) # (!\UART_TX_inst|Selector26~7_combout  & (\UART_TX_inst|r_TX_Block [91])))) # (!\UART_TX_inst|r_Byte_Index 
// [1] & (((\UART_TX_inst|Selector26~7_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [91]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [123]),
	.datad(\UART_TX_inst|Selector26~7_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~8 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \UART_RX_inst|MEM_UART[4][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[35]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[35]~feeder_combout  = \UART_RX_inst|MEM_UART[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[4][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[35]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \UART_TX_inst|r_TX_Block[35] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[35] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \UART_RX_inst|MEM_UART[6][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \UART_TX_inst|r_TX_Block[51] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [51]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[51] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \UART_RX_inst|MEM_UART[2][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[19]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[19]~feeder_combout  = \UART_RX_inst|MEM_UART[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[2][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[19]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \UART_TX_inst|r_TX_Block[19] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[19] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \UART_RX_inst|MEM_UART[0][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \UART_TX_inst|r_TX_Block[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \UART_TX_inst|Selector26~4 (
// Equation(s):
// \UART_TX_inst|Selector26~4_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [19])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [3])))))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_TX_Block [19]),
	.datac(\UART_TX_inst|r_TX_Block [3]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~4 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \UART_TX_inst|Selector26~5 (
// Equation(s):
// \UART_TX_inst|Selector26~5_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector26~4_combout  & ((\UART_TX_inst|r_TX_Block [51]))) # (!\UART_TX_inst|Selector26~4_combout  & (\UART_TX_inst|r_TX_Block [35])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector26~4_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_TX_Block [35]),
	.datac(\UART_TX_inst|r_TX_Block [51]),
	.datad(\UART_TX_inst|Selector26~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~5 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][3]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \UART_RX_inst|MEM_UART[5][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[43]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[43]~feeder_combout  = \UART_RX_inst|MEM_UART[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[43]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \UART_TX_inst|r_TX_Block[43] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[43] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \UART_RX_inst|MEM_UART[7][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \UART_TX_inst|r_TX_Block[59] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [59]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[59] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \UART_RX_inst|MEM_UART[3][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[27]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[27]~feeder_combout  = \UART_RX_inst|MEM_UART[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[3][3]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[27]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \UART_TX_inst|r_TX_Block[27] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[27] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][3]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][3]~feeder_combout  = \UART_RX_inst|r_RX_Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [3]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][3]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \UART_RX_inst|MEM_UART[1][3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][3] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \UART_TX_inst|r_TX_Block[11] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[11] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \UART_TX_inst|Selector26~2 (
// Equation(s):
// \UART_TX_inst|Selector26~2_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [27])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [11])))))

	.dataa(\UART_TX_inst|r_TX_Block [27]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [11]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~2 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \UART_TX_inst|Selector26~3 (
// Equation(s):
// \UART_TX_inst|Selector26~3_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector26~2_combout  & ((\UART_TX_inst|r_TX_Block [59]))) # (!\UART_TX_inst|Selector26~2_combout  & (\UART_TX_inst|r_TX_Block [43])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector26~2_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [2]),
	.datab(\UART_TX_inst|r_TX_Block [43]),
	.datac(\UART_TX_inst|r_TX_Block [59]),
	.datad(\UART_TX_inst|Selector26~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~3 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \UART_TX_inst|Selector26~6 (
// Equation(s):
// \UART_TX_inst|Selector26~6_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector26~3_combout ))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (\UART_TX_inst|Selector26~5_combout ))))

	.dataa(\UART_TX_inst|Selector26~5_combout ),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_Byte_Index [0]),
	.datad(\UART_TX_inst|Selector26~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~6 .lut_mask = 16'hF2C2;
defparam \UART_TX_inst|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \UART_TX_inst|Selector26~9 (
// Equation(s):
// \UART_TX_inst|Selector26~9_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector26~6_combout  & ((\UART_TX_inst|Selector26~8_combout ))) # (!\UART_TX_inst|Selector26~6_combout  & (\UART_TX_inst|Selector26~1_combout )))) # 
// (!\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|Selector26~6_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|Selector26~1_combout ),
	.datac(\UART_TX_inst|Selector26~8_combout ),
	.datad(\UART_TX_inst|Selector26~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector26~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector26~9 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[3]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[3]~feeder_combout  = \UART_TX_inst|Selector26~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector26~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \UART_TX_inst|r_TX_Data[3] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[3]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[3] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \UART_RX_inst|Decoder0~5 (
// Equation(s):
// \UART_RX_inst|Decoder0~5_combout  = (\UART_RX_inst|r_Bit_Index [0] & (!\UART_RX_inst|r_Bit_Index [2] & (!\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~5 .lut_mask = 16'h0200;
defparam \UART_RX_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[1]~5 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[1]~5_combout  = (\UART_RX_inst|Decoder0~5_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~5_combout  & ((\UART_RX_inst|r_RX_Byte [1])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(\UART_RX_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[1]~5 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \UART_RX_inst|r_RX_Byte[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[1] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \UART_RX_inst|MEM_UART[11][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[89]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[89]~feeder_combout  = \UART_RX_inst|MEM_UART[11][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][1]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[89]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \UART_TX_inst|r_TX_Block[89] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [89]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[89] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \UART_RX_inst|MEM_UART[9][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \UART_TX_inst|r_TX_Block[73] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [73]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[73] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \UART_TX_inst|Selector28~7 (
// Equation(s):
// \UART_TX_inst|Selector28~7_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_TX_Block [89]) # ((\UART_TX_inst|r_Byte_Index [2])))) # (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|r_TX_Block [73] & !\UART_TX_inst|r_Byte_Index [2]))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_TX_Block [89]),
	.datac(\UART_TX_inst|r_TX_Block [73]),
	.datad(\UART_TX_inst|r_Byte_Index [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~7 .lut_mask = 16'hAAD8;
defparam \UART_TX_inst|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \UART_RX_inst|MEM_UART[13][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[105]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[105]~feeder_combout  = \UART_RX_inst|MEM_UART[13][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[13][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[105]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \UART_TX_inst|r_TX_Block[105] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [105]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[105] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \UART_RX_inst|MEM_UART[15][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \UART_TX_inst|r_TX_Block[121] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [121]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[121] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \UART_TX_inst|Selector28~8 (
// Equation(s):
// \UART_TX_inst|Selector28~8_combout  = (\UART_TX_inst|Selector28~7_combout  & (((\UART_TX_inst|r_TX_Block [121]) # (!\UART_TX_inst|r_Byte_Index [2])))) # (!\UART_TX_inst|Selector28~7_combout  & (\UART_TX_inst|r_TX_Block [105] & ((\UART_TX_inst|r_Byte_Index 
// [2]))))

	.dataa(\UART_TX_inst|Selector28~7_combout ),
	.datab(\UART_TX_inst|r_TX_Block [105]),
	.datac(\UART_TX_inst|r_TX_Block [121]),
	.datad(\UART_TX_inst|r_Byte_Index [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~8 .lut_mask = 16'hE4AA;
defparam \UART_TX_inst|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[7][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[7][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \UART_RX_inst|MEM_UART[7][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[57]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[57]~feeder_combout  = \UART_RX_inst|MEM_UART[7][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[7][1]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[57]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \UART_TX_inst|r_TX_Block[57] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [57]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[57] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \UART_RX_inst|MEM_UART[3][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \UART_TX_inst|r_TX_Block[25] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[25] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \UART_RX_inst|MEM_UART[5][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[41]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[41]~feeder_combout  = \UART_RX_inst|MEM_UART[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[5][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[41]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \UART_TX_inst|r_TX_Block[41] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[41] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \UART_RX_inst|MEM_UART[1][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \UART_TX_inst|r_TX_Block[9] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[9] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \UART_TX_inst|Selector28~0 (
// Equation(s):
// \UART_TX_inst|Selector28~0_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_TX_Block [41]) # ((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_TX_Block [9] & !\UART_TX_inst|r_Byte_Index [1]))))

	.dataa(\UART_TX_inst|r_TX_Block [41]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [9]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~0 .lut_mask = 16'hCCB8;
defparam \UART_TX_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \UART_TX_inst|Selector28~1 (
// Equation(s):
// \UART_TX_inst|Selector28~1_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector28~0_combout  & (\UART_TX_inst|r_TX_Block [57])) # (!\UART_TX_inst|Selector28~0_combout  & ((\UART_TX_inst|r_TX_Block [25]))))) # (!\UART_TX_inst|r_Byte_Index 
// [1] & (((\UART_TX_inst|Selector28~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [57]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [25]),
	.datad(\UART_TX_inst|Selector28~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \UART_RX_inst|MEM_UART[12][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[97]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[97]~feeder_combout  = \UART_RX_inst|MEM_UART[12][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][1]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[97]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \UART_TX_inst|r_TX_Block[97] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [97]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[97] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \UART_RX_inst|MEM_UART[14][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \UART_TX_inst|r_TX_Block[113] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[14][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [113]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[113] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \UART_RX_inst|MEM_UART[10][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[81]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[81]~feeder_combout  = \UART_RX_inst|MEM_UART[10][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[10][1]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[81]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \UART_TX_inst|r_TX_Block[81] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [81]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[81] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \UART_RX_inst|MEM_UART[8][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \UART_TX_inst|r_TX_Block[65] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [65]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[65] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \UART_TX_inst|Selector28~2 (
// Equation(s):
// \UART_TX_inst|Selector28~2_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_TX_Block [81]) # ((\UART_TX_inst|r_Byte_Index [2])))) # (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|r_TX_Block [65] & !\UART_TX_inst|r_Byte_Index [2]))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_TX_Block [81]),
	.datac(\UART_TX_inst|r_TX_Block [65]),
	.datad(\UART_TX_inst|r_Byte_Index [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~2 .lut_mask = 16'hAAD8;
defparam \UART_TX_inst|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \UART_TX_inst|Selector28~3 (
// Equation(s):
// \UART_TX_inst|Selector28~3_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector28~2_combout  & ((\UART_TX_inst|r_TX_Block [113]))) # (!\UART_TX_inst|Selector28~2_combout  & (\UART_TX_inst|r_TX_Block [97])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector28~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [97]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [113]),
	.datad(\UART_TX_inst|Selector28~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \UART_RX_inst|MEM_UART[4][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \UART_TX_inst|r_TX_Block[33] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[33] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \UART_RX_inst|MEM_UART[6][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \UART_TX_inst|r_TX_Block[49] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [49]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[49] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \UART_RX_inst|MEM_UART[2][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[17]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[17]~feeder_combout  = \UART_RX_inst|MEM_UART[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[2][1]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[17]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \UART_TX_inst|r_TX_Block[17] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[17] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][1]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][1]~feeder_combout  = \UART_RX_inst|r_RX_Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [1]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][1]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \UART_RX_inst|MEM_UART[0][1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][1] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \UART_TX_inst|r_TX_Block[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \UART_TX_inst|Selector28~4 (
// Equation(s):
// \UART_TX_inst|Selector28~4_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_TX_Block [17]) # ((\UART_TX_inst|r_Byte_Index [2])))) # (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|r_TX_Block [1] & !\UART_TX_inst|r_Byte_Index [2]))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_TX_Block [17]),
	.datac(\UART_TX_inst|r_TX_Block [1]),
	.datad(\UART_TX_inst|r_Byte_Index [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~4 .lut_mask = 16'hAAD8;
defparam \UART_TX_inst|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \UART_TX_inst|Selector28~5 (
// Equation(s):
// \UART_TX_inst|Selector28~5_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector28~4_combout  & ((\UART_TX_inst|r_TX_Block [49]))) # (!\UART_TX_inst|Selector28~4_combout  & (\UART_TX_inst|r_TX_Block [33])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector28~4_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [33]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [49]),
	.datad(\UART_TX_inst|Selector28~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~5 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \UART_TX_inst|Selector28~6 (
// Equation(s):
// \UART_TX_inst|Selector28~6_combout  = (\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_Byte_Index [3])) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|Selector28~3_combout )) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|Selector28~5_combout )))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|Selector28~3_combout ),
	.datad(\UART_TX_inst|Selector28~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~6 .lut_mask = 16'hD9C8;
defparam \UART_TX_inst|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \UART_TX_inst|Selector28~9 (
// Equation(s):
// \UART_TX_inst|Selector28~9_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector28~6_combout  & (\UART_TX_inst|Selector28~8_combout )) # (!\UART_TX_inst|Selector28~6_combout  & ((\UART_TX_inst|Selector28~1_combout ))))) # 
// (!\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|Selector28~6_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|Selector28~8_combout ),
	.datac(\UART_TX_inst|Selector28~1_combout ),
	.datad(\UART_TX_inst|Selector28~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector28~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector28~9 .lut_mask = 16'hDDA0;
defparam \UART_TX_inst|Selector28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[1]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[1]~feeder_combout  = \UART_TX_inst|Selector28~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector28~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \UART_TX_inst|r_TX_Data[1] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[1]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[1] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \UART_RX_inst|Decoder0~6 (
// Equation(s):
// \UART_RX_inst|Decoder0~6_combout  = (!\UART_RX_inst|r_Bit_Index [0] & (!\UART_RX_inst|r_Bit_Index [2] & (!\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~6 .lut_mask = 16'h0100;
defparam \UART_RX_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[0]~6 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[0]~6_combout  = (\UART_RX_inst|Decoder0~6_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~6_combout  & ((\UART_RX_inst|r_RX_Byte [0])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(\UART_RX_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[0]~6 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \UART_RX_inst|r_RX_Byte[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[0] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \UART_RX_inst|MEM_UART[7][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[56]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[56]~feeder_combout  = \UART_RX_inst|MEM_UART[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[7][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[56]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \UART_TX_inst|r_TX_Block[56] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [56]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[56] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \UART_RX_inst|MEM_UART[15][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \UART_TX_inst|r_TX_Block[120] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [120]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[120] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \UART_RX_inst|MEM_UART[14][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[112]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[112]~feeder_combout  = \UART_RX_inst|MEM_UART[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[14][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[112]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \UART_TX_inst|r_TX_Block[112] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [112]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[112] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \UART_RX_inst|MEM_UART[6][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \UART_TX_inst|r_TX_Block[48] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [48]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[48] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \UART_TX_inst|Selector29~7 (
// Equation(s):
// \UART_TX_inst|Selector29~7_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [112])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [48])))))

	.dataa(\UART_TX_inst|r_TX_Block [112]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|r_TX_Block [48]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~7 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \UART_TX_inst|Selector29~8 (
// Equation(s):
// \UART_TX_inst|Selector29~8_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector29~7_combout  & ((\UART_TX_inst|r_TX_Block [120]))) # (!\UART_TX_inst|Selector29~7_combout  & (\UART_TX_inst|r_TX_Block [56])))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector29~7_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [56]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|r_TX_Block [120]),
	.datad(\UART_TX_inst|Selector29~7_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~8 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \UART_RX_inst|MEM_UART[5][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[40]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[40]~feeder_combout  = \UART_RX_inst|MEM_UART[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[40]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \UART_TX_inst|r_TX_Block[40] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[40] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \UART_RX_inst|MEM_UART[13][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \UART_TX_inst|r_TX_Block[104] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[13][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [104]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[104] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \UART_RX_inst|MEM_UART[12][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[96]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[96]~feeder_combout  = \UART_RX_inst|MEM_UART[12][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[96]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \UART_TX_inst|r_TX_Block[96] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [96]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[96] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \UART_RX_inst|MEM_UART[4][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \UART_TX_inst|r_TX_Block[32] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[32] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \UART_TX_inst|Selector29~2 (
// Equation(s):
// \UART_TX_inst|Selector29~2_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [96])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [32])))))

	.dataa(\UART_TX_inst|r_TX_Block [96]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|r_TX_Block [32]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~2 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \UART_TX_inst|Selector29~3 (
// Equation(s):
// \UART_TX_inst|Selector29~3_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector29~2_combout  & ((\UART_TX_inst|r_TX_Block [104]))) # (!\UART_TX_inst|Selector29~2_combout  & (\UART_TX_inst|r_TX_Block [40])))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector29~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [40]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|r_TX_Block [104]),
	.datad(\UART_TX_inst|Selector29~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \UART_RX_inst|MEM_UART[8][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[64]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[64]~feeder_combout  = \UART_RX_inst|MEM_UART[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[8][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[64]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \UART_TX_inst|r_TX_Block[64] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [64]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[64] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \UART_RX_inst|MEM_UART[9][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \UART_TX_inst|r_TX_Block[72] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [72]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[72] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \UART_RX_inst|MEM_UART[1][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[8]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[8]~feeder_combout  = \UART_RX_inst|MEM_UART[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[1][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[8]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \UART_TX_inst|r_TX_Block[8] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[8] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \UART_RX_inst|MEM_UART[0][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \UART_TX_inst|r_TX_Block[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \UART_TX_inst|Selector29~4 (
// Equation(s):
// \UART_TX_inst|Selector29~4_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [8])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [0])))))

	.dataa(\UART_TX_inst|r_TX_Block [8]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [0]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~4 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \UART_TX_inst|Selector29~5 (
// Equation(s):
// \UART_TX_inst|Selector29~5_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector29~4_combout  & ((\UART_TX_inst|r_TX_Block [72]))) # (!\UART_TX_inst|Selector29~4_combout  & (\UART_TX_inst|r_TX_Block [64])))) # (!\UART_TX_inst|r_Byte_Index 
// [3] & (((\UART_TX_inst|Selector29~4_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|r_TX_Block [64]),
	.datac(\UART_TX_inst|r_TX_Block [72]),
	.datad(\UART_TX_inst|Selector29~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~5 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \UART_TX_inst|Selector29~6 (
// Equation(s):
// \UART_TX_inst|Selector29~6_combout  = (\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_Byte_Index [2])) # (!\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|Selector29~3_combout )) # (!\UART_TX_inst|r_Byte_Index [2] & 
// ((\UART_TX_inst|Selector29~5_combout )))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|Selector29~3_combout ),
	.datad(\UART_TX_inst|Selector29~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~6 .lut_mask = 16'hD9C8;
defparam \UART_TX_inst|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \UART_RX_inst|MEM_UART[11][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[88]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[88]~feeder_combout  = \UART_RX_inst|MEM_UART[11][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[88]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \UART_TX_inst|r_TX_Block[88] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [88]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[88] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \UART_RX_inst|MEM_UART[3][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[24]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[24]~feeder_combout  = \UART_RX_inst|MEM_UART[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[3][0]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[24]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \UART_TX_inst|r_TX_Block[24] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[24] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [0]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][0]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \UART_RX_inst|MEM_UART[2][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \UART_TX_inst|r_TX_Block[16] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[16] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \UART_TX_inst|Selector29~0 (
// Equation(s):
// \UART_TX_inst|Selector29~0_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [24])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [16])))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|r_TX_Block [24]),
	.datac(\UART_TX_inst|r_TX_Block [16]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~0 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][0]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][0]~feeder_combout  = \UART_RX_inst|r_RX_Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \UART_RX_inst|MEM_UART[10][0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][0] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \UART_TX_inst|r_TX_Block[80] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[10][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [80]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[80] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \UART_TX_inst|Selector29~1 (
// Equation(s):
// \UART_TX_inst|Selector29~1_combout  = (\UART_TX_inst|Selector29~0_combout  & ((\UART_TX_inst|r_TX_Block [88]) # ((!\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|Selector29~0_combout  & (((\UART_TX_inst|r_TX_Block [80] & \UART_TX_inst|r_Byte_Index 
// [3]))))

	.dataa(\UART_TX_inst|r_TX_Block [88]),
	.datab(\UART_TX_inst|Selector29~0_combout ),
	.datac(\UART_TX_inst|r_TX_Block [80]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~1 .lut_mask = 16'hB8CC;
defparam \UART_TX_inst|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \UART_TX_inst|Selector29~9 (
// Equation(s):
// \UART_TX_inst|Selector29~9_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector29~6_combout  & (\UART_TX_inst|Selector29~8_combout )) # (!\UART_TX_inst|Selector29~6_combout  & ((\UART_TX_inst|Selector29~1_combout ))))) # 
// (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|Selector29~6_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|Selector29~8_combout ),
	.datac(\UART_TX_inst|Selector29~6_combout ),
	.datad(\UART_TX_inst|Selector29~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector29~9 .lut_mask = 16'hDAD0;
defparam \UART_TX_inst|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[0]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[0]~feeder_combout  = \UART_TX_inst|Selector29~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector29~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \UART_TX_inst|r_TX_Data[0] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[0]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[0] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \UART_TX_inst|Mux0~2 (
// Equation(s):
// \UART_TX_inst|Mux0~2_combout  = (\UART_TX_inst|r_Bit_Index [0] & ((\UART_TX_inst|r_TX_Data [1]) # ((\UART_TX_inst|r_Bit_Index [1])))) # (!\UART_TX_inst|r_Bit_Index [0] & (((!\UART_TX_inst|r_Bit_Index [1] & \UART_TX_inst|r_TX_Data [0]))))

	.dataa(\UART_TX_inst|r_TX_Data [1]),
	.datab(\UART_TX_inst|r_Bit_Index [0]),
	.datac(\UART_TX_inst|r_Bit_Index [1]),
	.datad(\UART_TX_inst|r_TX_Data [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Mux0~2 .lut_mask = 16'hCBC8;
defparam \UART_TX_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \UART_TX_inst|Mux0~3 (
// Equation(s):
// \UART_TX_inst|Mux0~3_combout  = (\UART_TX_inst|r_Bit_Index [1] & ((\UART_TX_inst|Mux0~2_combout  & ((\UART_TX_inst|r_TX_Data [3]))) # (!\UART_TX_inst|Mux0~2_combout  & (\UART_TX_inst|r_TX_Data [2])))) # (!\UART_TX_inst|r_Bit_Index [1] & 
// (((\UART_TX_inst|Mux0~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Data [2]),
	.datab(\UART_TX_inst|r_Bit_Index [1]),
	.datac(\UART_TX_inst|r_TX_Data [3]),
	.datad(\UART_TX_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Mux0~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[7]~3 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[7]~3_combout  = (\UART_RX_inst|Selector20~0_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Selector20~0_combout  & ((\UART_RX_inst|r_RX_Byte [7])))

	.dataa(\UART_RX_inst|r_RX_Data~q ),
	.datab(\UART_RX_inst|Selector20~0_combout ),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[7]~3 .lut_mask = 16'hB8B8;
defparam \UART_RX_inst|r_RX_Byte[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \UART_RX_inst|r_RX_Byte[7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[7] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \UART_RX_inst|MEM_UART[14][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[119]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[119]~feeder_combout  = \UART_RX_inst|MEM_UART[14][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[14][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[119]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \UART_TX_inst|r_TX_Block[119] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [119]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[119] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \UART_RX_inst|MEM_UART[10][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \UART_TX_inst|r_TX_Block[87] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[10][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [87]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[87] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[12][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \UART_RX_inst|MEM_UART[12][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[103]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[103]~feeder_combout  = \UART_RX_inst|MEM_UART[12][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[103]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \UART_TX_inst|r_TX_Block[103] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [103]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[103] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[8][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \UART_RX_inst|MEM_UART[8][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \UART_TX_inst|r_TX_Block[71] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[8][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [71]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[71] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \UART_TX_inst|Selector22~0 (
// Equation(s):
// \UART_TX_inst|Selector22~0_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_TX_Block [103]) # ((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_TX_Block [71] & !\UART_TX_inst|r_Byte_Index [1]))))

	.dataa(\UART_TX_inst|r_TX_Block [103]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [71]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~0 .lut_mask = 16'hCCB8;
defparam \UART_TX_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \UART_TX_inst|Selector22~1 (
// Equation(s):
// \UART_TX_inst|Selector22~1_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector22~0_combout  & (\UART_TX_inst|r_TX_Block [119])) # (!\UART_TX_inst|Selector22~0_combout  & ((\UART_TX_inst|r_TX_Block [87]))))) # (!\UART_TX_inst|r_Byte_Index 
// [1] & (((\UART_TX_inst|Selector22~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [119]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [87]),
	.datad(\UART_TX_inst|Selector22~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \UART_RX_inst|MEM_UART[13][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[111]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[111]~feeder_combout  = \UART_RX_inst|MEM_UART[13][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[13][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[111]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \UART_TX_inst|r_TX_Block[111] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [111]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[111] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \UART_RX_inst|MEM_UART[9][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \UART_TX_inst|r_TX_Block[79] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [79]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[79] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \UART_TX_inst|Selector22~7 (
// Equation(s):
// \UART_TX_inst|Selector22~7_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_TX_Block [111]) # ((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_TX_Block [79] & !\UART_TX_inst|r_Byte_Index [1]))))

	.dataa(\UART_TX_inst|r_TX_Block [111]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [79]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~7 .lut_mask = 16'hCCB8;
defparam \UART_TX_inst|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \UART_RX_inst|MEM_UART[11][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[95]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[95]~feeder_combout  = \UART_RX_inst|MEM_UART[11][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[95]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \UART_TX_inst|r_TX_Block[95] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [95]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[95] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \UART_RX_inst|MEM_UART[15][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \UART_TX_inst|r_TX_Block[127] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [127]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[127] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \UART_TX_inst|Selector22~8 (
// Equation(s):
// \UART_TX_inst|Selector22~8_combout  = (\UART_TX_inst|Selector22~7_combout  & (((\UART_TX_inst|r_TX_Block [127]) # (!\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|Selector22~7_combout  & (\UART_TX_inst|r_TX_Block [95] & ((\UART_TX_inst|r_Byte_Index 
// [1]))))

	.dataa(\UART_TX_inst|Selector22~7_combout ),
	.datab(\UART_TX_inst|r_TX_Block [95]),
	.datac(\UART_TX_inst|r_TX_Block [127]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~8 .lut_mask = 16'hE4AA;
defparam \UART_TX_inst|Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \UART_RX_inst|MEM_UART[5][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[47]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[47]~feeder_combout  = \UART_RX_inst|MEM_UART[5][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[47]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \UART_TX_inst|r_TX_Block[47] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[47] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \UART_RX_inst|MEM_UART[7][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \UART_TX_inst|r_TX_Block[63] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [63]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[63] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \UART_RX_inst|MEM_UART[3][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[31]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[31]~feeder_combout  = \UART_RX_inst|MEM_UART[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[3][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[31]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \UART_TX_inst|r_TX_Block[31] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[31] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \UART_RX_inst|MEM_UART[1][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \UART_TX_inst|r_TX_Block[15] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[15] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \UART_TX_inst|Selector22~2 (
// Equation(s):
// \UART_TX_inst|Selector22~2_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [31])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [15])))))

	.dataa(\UART_TX_inst|r_TX_Block [31]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [15]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~2 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \UART_TX_inst|Selector22~3 (
// Equation(s):
// \UART_TX_inst|Selector22~3_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector22~2_combout  & ((\UART_TX_inst|r_TX_Block [63]))) # (!\UART_TX_inst|Selector22~2_combout  & (\UART_TX_inst|r_TX_Block [47])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector22~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [47]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [63]),
	.datad(\UART_TX_inst|Selector22~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][7]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \UART_RX_inst|MEM_UART[4][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[39]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[39]~feeder_combout  = \UART_RX_inst|MEM_UART[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[4][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[39]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \UART_TX_inst|r_TX_Block[39] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[39] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \UART_RX_inst|MEM_UART[6][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \UART_TX_inst|r_TX_Block[55] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [55]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[55] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \UART_RX_inst|MEM_UART[2][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[23]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[23]~feeder_combout  = \UART_RX_inst|MEM_UART[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[2][7]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[23]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \UART_TX_inst|r_TX_Block[23] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[23] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][7]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][7]~feeder_combout  = \UART_RX_inst|r_RX_Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [7]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][7]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \UART_RX_inst|MEM_UART[0][7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][7] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \UART_TX_inst|r_TX_Block[7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[7] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \UART_TX_inst|Selector22~4 (
// Equation(s):
// \UART_TX_inst|Selector22~4_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [23])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [7])))))

	.dataa(\UART_TX_inst|r_TX_Block [23]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [7]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~4 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \UART_TX_inst|Selector22~5 (
// Equation(s):
// \UART_TX_inst|Selector22~5_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector22~4_combout  & ((\UART_TX_inst|r_TX_Block [55]))) # (!\UART_TX_inst|Selector22~4_combout  & (\UART_TX_inst|r_TX_Block [39])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector22~4_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [39]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [55]),
	.datad(\UART_TX_inst|Selector22~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~5 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \UART_TX_inst|Selector22~6 (
// Equation(s):
// \UART_TX_inst|Selector22~6_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3]) # ((\UART_TX_inst|Selector22~3_combout )))) # (!\UART_TX_inst|r_Byte_Index [0] & (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|Selector22~5_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|Selector22~3_combout ),
	.datad(\UART_TX_inst|Selector22~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~6 .lut_mask = 16'hB9A8;
defparam \UART_TX_inst|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \UART_TX_inst|Selector22~9 (
// Equation(s):
// \UART_TX_inst|Selector22~9_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector22~6_combout  & ((\UART_TX_inst|Selector22~8_combout ))) # (!\UART_TX_inst|Selector22~6_combout  & (\UART_TX_inst|Selector22~1_combout )))) # 
// (!\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|Selector22~6_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|Selector22~1_combout ),
	.datac(\UART_TX_inst|Selector22~8_combout ),
	.datad(\UART_TX_inst|Selector22~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector22~9 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[7]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[7]~feeder_combout  = \UART_TX_inst|Selector22~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector22~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \UART_TX_inst|r_TX_Data[7] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[7]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[7] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \UART_RX_inst|Decoder0~1 (
// Equation(s):
// \UART_RX_inst|Decoder0~1_combout  = (\UART_RX_inst|r_Bit_Index [0] & (\UART_RX_inst|r_Bit_Index [2] & (!\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~1 .lut_mask = 16'h0800;
defparam \UART_RX_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[5]~0 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[5]~0_combout  = (\UART_RX_inst|Decoder0~1_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~1_combout  & ((\UART_RX_inst|r_RX_Byte [5])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(\UART_RX_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[5]~0 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N9
dffeas \UART_RX_inst|r_RX_Byte[5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[5] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \UART_RX_inst|MEM_UART[7][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[61]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[61]~feeder_combout  = \UART_RX_inst|MEM_UART[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[7][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[61]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \UART_TX_inst|r_TX_Block[61] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [61]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[61] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \UART_RX_inst|MEM_UART[3][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \UART_TX_inst|r_TX_Block[29] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[29] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \UART_RX_inst|MEM_UART[5][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[45]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[45]~feeder_combout  = \UART_RX_inst|MEM_UART[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[45]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \UART_TX_inst|r_TX_Block[45] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[45] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \UART_RX_inst|MEM_UART[1][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \UART_TX_inst|r_TX_Block[13] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[13] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \UART_TX_inst|Selector24~0 (
// Equation(s):
// \UART_TX_inst|Selector24~0_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_TX_Block [45]) # ((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_TX_Block [13] & !\UART_TX_inst|r_Byte_Index [1]))))

	.dataa(\UART_TX_inst|r_TX_Block [45]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [13]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~0 .lut_mask = 16'hCCB8;
defparam \UART_TX_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \UART_TX_inst|Selector24~1 (
// Equation(s):
// \UART_TX_inst|Selector24~1_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector24~0_combout  & (\UART_TX_inst|r_TX_Block [61])) # (!\UART_TX_inst|Selector24~0_combout  & ((\UART_TX_inst|r_TX_Block [29]))))) # (!\UART_TX_inst|r_Byte_Index 
// [1] & (((\UART_TX_inst|Selector24~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [61]),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|r_TX_Block [29]),
	.datad(\UART_TX_inst|Selector24~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [5]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][5]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \UART_RX_inst|MEM_UART[13][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[109]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[109]~feeder_combout  = \UART_RX_inst|MEM_UART[13][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[13][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[109]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[109]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[109]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \UART_TX_inst|r_TX_Block[109] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [109]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[109] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \UART_RX_inst|MEM_UART[15][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \UART_TX_inst|r_TX_Block[125] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [125]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[125] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[125] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \UART_RX_inst|MEM_UART[11][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[93]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[93]~feeder_combout  = \UART_RX_inst|MEM_UART[11][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[93]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \UART_TX_inst|r_TX_Block[93] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [93]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[93] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \UART_RX_inst|MEM_UART[9][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \UART_TX_inst|r_TX_Block[77] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [77]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[77] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \UART_TX_inst|Selector24~7 (
// Equation(s):
// \UART_TX_inst|Selector24~7_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [93])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [77])))))

	.dataa(\UART_TX_inst|r_TX_Block [93]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [77]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~7 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \UART_TX_inst|Selector24~8 (
// Equation(s):
// \UART_TX_inst|Selector24~8_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector24~7_combout  & ((\UART_TX_inst|r_TX_Block [125]))) # (!\UART_TX_inst|Selector24~7_combout  & (\UART_TX_inst|r_TX_Block [109])))) # 
// (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|Selector24~7_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [109]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [125]),
	.datad(\UART_TX_inst|Selector24~7_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~8 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \UART_RX_inst|MEM_UART[12][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[101]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[101]~feeder_combout  = \UART_RX_inst|MEM_UART[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[101]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \UART_TX_inst|r_TX_Block[101] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [101]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[101] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [5]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][5]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \UART_RX_inst|MEM_UART[14][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \UART_TX_inst|r_TX_Block[117] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[14][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [117]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[117] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[117] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \UART_RX_inst|MEM_UART[10][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[85]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[85]~feeder_combout  = \UART_RX_inst|MEM_UART[10][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[10][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[85]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \UART_TX_inst|r_TX_Block[85] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [85]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[85] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \UART_RX_inst|MEM_UART[8][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \UART_TX_inst|r_TX_Block[69] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [69]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[69] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \UART_TX_inst|Selector24~2 (
// Equation(s):
// \UART_TX_inst|Selector24~2_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [85])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [69])))))

	.dataa(\UART_TX_inst|r_TX_Block [85]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [69]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~2 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \UART_TX_inst|Selector24~3 (
// Equation(s):
// \UART_TX_inst|Selector24~3_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector24~2_combout  & ((\UART_TX_inst|r_TX_Block [117]))) # (!\UART_TX_inst|Selector24~2_combout  & (\UART_TX_inst|r_TX_Block [101])))) # 
// (!\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|Selector24~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [101]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [117]),
	.datad(\UART_TX_inst|Selector24~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \UART_RX_inst|MEM_UART[4][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[37]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[37]~feeder_combout  = \UART_RX_inst|MEM_UART[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[4][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[37]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \UART_TX_inst|r_TX_Block[37] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[37] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][5]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][5]~feeder_combout  = \UART_RX_inst|r_RX_Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \UART_RX_inst|MEM_UART[6][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \UART_TX_inst|r_TX_Block[53] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [53]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[53] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \UART_RX_inst|MEM_UART[2][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[21]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[21]~feeder_combout  = \UART_RX_inst|MEM_UART[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[2][5]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[21]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \UART_TX_inst|r_TX_Block[21] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[21] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \UART_RX_inst|MEM_UART[0][5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][5] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \UART_TX_inst|r_TX_Block[5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[5] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \UART_TX_inst|Selector24~4 (
// Equation(s):
// \UART_TX_inst|Selector24~4_combout  = (\UART_TX_inst|r_Byte_Index [2] & (((\UART_TX_inst|r_Byte_Index [1])))) # (!\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_TX_Block [21])) # (!\UART_TX_inst|r_Byte_Index [1] & 
// ((\UART_TX_inst|r_TX_Block [5])))))

	.dataa(\UART_TX_inst|r_TX_Block [21]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [5]),
	.datad(\UART_TX_inst|r_Byte_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~4 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \UART_TX_inst|Selector24~5 (
// Equation(s):
// \UART_TX_inst|Selector24~5_combout  = (\UART_TX_inst|r_Byte_Index [2] & ((\UART_TX_inst|Selector24~4_combout  & ((\UART_TX_inst|r_TX_Block [53]))) # (!\UART_TX_inst|Selector24~4_combout  & (\UART_TX_inst|r_TX_Block [37])))) # (!\UART_TX_inst|r_Byte_Index 
// [2] & (((\UART_TX_inst|Selector24~4_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [37]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|r_TX_Block [53]),
	.datad(\UART_TX_inst|Selector24~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~5 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \UART_TX_inst|Selector24~6 (
// Equation(s):
// \UART_TX_inst|Selector24~6_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0]) # ((\UART_TX_inst|Selector24~3_combout )))) # (!\UART_TX_inst|r_Byte_Index [3] & (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|Selector24~5_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|Selector24~3_combout ),
	.datad(\UART_TX_inst|Selector24~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~6 .lut_mask = 16'hB9A8;
defparam \UART_TX_inst|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \UART_TX_inst|Selector24~9 (
// Equation(s):
// \UART_TX_inst|Selector24~9_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector24~6_combout  & ((\UART_TX_inst|Selector24~8_combout ))) # (!\UART_TX_inst|Selector24~6_combout  & (\UART_TX_inst|Selector24~1_combout )))) # 
// (!\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|Selector24~6_combout ))))

	.dataa(\UART_TX_inst|Selector24~1_combout ),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|Selector24~8_combout ),
	.datad(\UART_TX_inst|Selector24~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector24~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector24~9 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[5]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[5]~feeder_combout  = \UART_TX_inst|Selector24~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector24~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \UART_TX_inst|r_TX_Data[5] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[5]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[5] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \UART_RX_inst|Decoder0~2 (
// Equation(s):
// \UART_RX_inst|Decoder0~2_combout  = (!\UART_RX_inst|r_Bit_Index [0] & (\UART_RX_inst|r_Bit_Index [2] & (\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~2 .lut_mask = 16'h4000;
defparam \UART_RX_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[6]~1 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[6]~1_combout  = (\UART_RX_inst|Decoder0~2_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~2_combout  & ((\UART_RX_inst|r_RX_Byte [6])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(\UART_RX_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[6]~1 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \UART_RX_inst|r_RX_Byte[6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[6] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \UART_RX_inst|MEM_UART[7][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[62]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[62]~feeder_combout  = \UART_RX_inst|MEM_UART[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[7][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[62]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \UART_TX_inst|r_TX_Block[62] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [62]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[62] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \UART_RX_inst|MEM_UART[6][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \UART_TX_inst|r_TX_Block[54] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [54]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[54] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \UART_TX_inst|Selector23~7 (
// Equation(s):
// \UART_TX_inst|Selector23~7_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [62])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [54])))))

	.dataa(\UART_TX_inst|r_TX_Block [62]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [54]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~7 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \UART_RX_inst|MEM_UART[14][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[118]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[118]~feeder_combout  = \UART_RX_inst|MEM_UART[14][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[14][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[118]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \UART_TX_inst|r_TX_Block[118] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [118]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[118] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \UART_RX_inst|MEM_UART[15][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \UART_TX_inst|r_TX_Block[126] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [126]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[126] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \UART_TX_inst|Selector23~8 (
// Equation(s):
// \UART_TX_inst|Selector23~8_combout  = (\UART_TX_inst|Selector23~7_combout  & (((\UART_TX_inst|r_TX_Block [126]) # (!\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|Selector23~7_combout  & (\UART_TX_inst|r_TX_Block [118] & ((\UART_TX_inst|r_Byte_Index 
// [3]))))

	.dataa(\UART_TX_inst|Selector23~7_combout ),
	.datab(\UART_TX_inst|r_TX_Block [118]),
	.datac(\UART_TX_inst|r_TX_Block [126]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~8 .lut_mask = 16'hE4AA;
defparam \UART_TX_inst|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \UART_RX_inst|MEM_UART[12][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[102]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[102]~feeder_combout  = \UART_RX_inst|MEM_UART[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[12][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[102]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \UART_TX_inst|r_TX_Block[102] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [102]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[102] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \UART_RX_inst|MEM_UART[13][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \UART_TX_inst|r_TX_Block[110] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[13][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [110]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[110] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \UART_RX_inst|MEM_UART[5][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[46]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[46]~feeder_combout  = \UART_RX_inst|MEM_UART[5][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[46]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \UART_TX_inst|r_TX_Block[46] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[46] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \UART_RX_inst|MEM_UART[4][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \UART_TX_inst|r_TX_Block[38] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[38] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \UART_TX_inst|Selector23~2 (
// Equation(s):
// \UART_TX_inst|Selector23~2_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_TX_Block [46]) # ((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_TX_Block [38] & !\UART_TX_inst|r_Byte_Index [3]))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [46]),
	.datac(\UART_TX_inst|r_TX_Block [38]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~2 .lut_mask = 16'hAAD8;
defparam \UART_TX_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \UART_TX_inst|Selector23~3 (
// Equation(s):
// \UART_TX_inst|Selector23~3_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector23~2_combout  & ((\UART_TX_inst|r_TX_Block [110]))) # (!\UART_TX_inst|Selector23~2_combout  & (\UART_TX_inst|r_TX_Block [102])))) # 
// (!\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|Selector23~2_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [102]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [110]),
	.datad(\UART_TX_inst|Selector23~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~3 .lut_mask = 16'hF388;
defparam \UART_TX_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \UART_RX_inst|MEM_UART[1][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[14]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[14]~feeder_combout  = \UART_RX_inst|MEM_UART[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[1][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[14]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \UART_TX_inst|r_TX_Block[14] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[14] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \UART_RX_inst|MEM_UART[9][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \UART_TX_inst|r_TX_Block[78] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [78]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[78] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \UART_RX_inst|MEM_UART[8][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[70]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[70]~feeder_combout  = \UART_RX_inst|MEM_UART[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[8][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[70]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \UART_TX_inst|r_TX_Block[70] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [70]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[70] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \UART_RX_inst|MEM_UART[0][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \UART_TX_inst|r_TX_Block[6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[6] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \UART_TX_inst|Selector23~4 (
// Equation(s):
// \UART_TX_inst|Selector23~4_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [70])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [6])))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [70]),
	.datac(\UART_TX_inst|r_TX_Block [6]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~4 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \UART_TX_inst|Selector23~5 (
// Equation(s):
// \UART_TX_inst|Selector23~5_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector23~4_combout  & ((\UART_TX_inst|r_TX_Block [78]))) # (!\UART_TX_inst|Selector23~4_combout  & (\UART_TX_inst|r_TX_Block [14])))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector23~4_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [14]),
	.datac(\UART_TX_inst|r_TX_Block [78]),
	.datad(\UART_TX_inst|Selector23~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~5 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \UART_TX_inst|Selector23~6 (
// Equation(s):
// \UART_TX_inst|Selector23~6_combout  = (\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_Byte_Index [2])) # (!\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|Selector23~3_combout )) # (!\UART_TX_inst|r_Byte_Index [2] & 
// ((\UART_TX_inst|Selector23~5_combout )))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|Selector23~3_combout ),
	.datad(\UART_TX_inst|Selector23~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~6 .lut_mask = 16'hD9C8;
defparam \UART_TX_inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \UART_RX_inst|MEM_UART[11][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[94]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[94]~feeder_combout  = \UART_RX_inst|MEM_UART[11][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[94]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \UART_TX_inst|r_TX_Block[94] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [94]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[94] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \UART_RX_inst|MEM_UART[3][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \UART_TX_inst|r_TX_Block[30] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[30] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [6]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][6]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \UART_RX_inst|MEM_UART[10][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[86]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[86]~feeder_combout  = \UART_RX_inst|MEM_UART[10][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[10][6]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[86]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \UART_TX_inst|r_TX_Block[86] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [86]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[86] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][6]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][6]~feeder_combout  = \UART_RX_inst|r_RX_Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \UART_RX_inst|MEM_UART[2][6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][6] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \UART_TX_inst|r_TX_Block[22] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[22] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \UART_TX_inst|Selector23~0 (
// Equation(s):
// \UART_TX_inst|Selector23~0_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [86])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [22])))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [86]),
	.datac(\UART_TX_inst|r_TX_Block [22]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~0 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \UART_TX_inst|Selector23~1 (
// Equation(s):
// \UART_TX_inst|Selector23~1_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector23~0_combout  & (\UART_TX_inst|r_TX_Block [94])) # (!\UART_TX_inst|Selector23~0_combout  & ((\UART_TX_inst|r_TX_Block [30]))))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector23~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Block [94]),
	.datab(\UART_TX_inst|r_Byte_Index [0]),
	.datac(\UART_TX_inst|r_TX_Block [30]),
	.datad(\UART_TX_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \UART_TX_inst|Selector23~9 (
// Equation(s):
// \UART_TX_inst|Selector23~9_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector23~6_combout  & (\UART_TX_inst|Selector23~8_combout )) # (!\UART_TX_inst|Selector23~6_combout  & ((\UART_TX_inst|Selector23~1_combout ))))) # 
// (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|Selector23~6_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|Selector23~8_combout ),
	.datac(\UART_TX_inst|Selector23~6_combout ),
	.datad(\UART_TX_inst|Selector23~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector23~9 .lut_mask = 16'hDAD0;
defparam \UART_TX_inst|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[6]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[6]~feeder_combout  = \UART_TX_inst|Selector23~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector23~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \UART_TX_inst|r_TX_Data[6] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[6]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[6] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \UART_RX_inst|Decoder0~3 (
// Equation(s):
// \UART_RX_inst|Decoder0~3_combout  = (!\UART_RX_inst|r_Bit_Index [0] & (\UART_RX_inst|r_Bit_Index [2] & (!\UART_RX_inst|r_Bit_Index [1] & \UART_RX_inst|Decoder0~0_combout )))

	.dataa(\UART_RX_inst|r_Bit_Index [0]),
	.datab(\UART_RX_inst|r_Bit_Index [2]),
	.datac(\UART_RX_inst|r_Bit_Index [1]),
	.datad(\UART_RX_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|Decoder0~3 .lut_mask = 16'h0400;
defparam \UART_RX_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \UART_RX_inst|r_RX_Byte[4]~2 (
// Equation(s):
// \UART_RX_inst|r_RX_Byte[4]~2_combout  = (\UART_RX_inst|Decoder0~3_combout  & (\UART_RX_inst|r_RX_Data~q )) # (!\UART_RX_inst|Decoder0~3_combout  & ((\UART_RX_inst|r_RX_Byte [4])))

	.dataa(gnd),
	.datab(\UART_RX_inst|r_RX_Data~q ),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(\UART_RX_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UART_RX_inst|r_RX_Byte[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[4]~2 .lut_mask = 16'hCCF0;
defparam \UART_RX_inst|r_RX_Byte[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N5
dffeas \UART_RX_inst|r_RX_Byte[4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|r_RX_Byte[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|r_RX_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|r_RX_Byte[4] .is_wysiwyg = "true";
defparam \UART_RX_inst|r_RX_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \UART_RX_inst|MEM_UART[7][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|r_RX_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_inst|Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[7][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[60]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[60]~feeder_combout  = \UART_RX_inst|MEM_UART[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[7][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[60]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \UART_TX_inst|r_TX_Block[60] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [60]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[60] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[14][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[14][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \UART_RX_inst|MEM_UART[14][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[14][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[116]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[116]~feeder_combout  = \UART_RX_inst|MEM_UART[14][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[14][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[116]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \UART_TX_inst|r_TX_Block[116] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [116]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[116] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[6][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[6][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \UART_RX_inst|MEM_UART[6][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[6][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \UART_TX_inst|r_TX_Block[52] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [52]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[52] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \UART_TX_inst|Selector25~7 (
// Equation(s):
// \UART_TX_inst|Selector25~7_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [116])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [52])))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [116]),
	.datac(\UART_TX_inst|r_TX_Block [52]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~7 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[15][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[15][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \UART_RX_inst|MEM_UART[15][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[15][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \UART_TX_inst|r_TX_Block[124] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[15][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [124]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[124] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \UART_TX_inst|Selector25~8 (
// Equation(s):
// \UART_TX_inst|Selector25~8_combout  = (\UART_TX_inst|Selector25~7_combout  & (((\UART_TX_inst|r_TX_Block [124]) # (!\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|Selector25~7_combout  & (\UART_TX_inst|r_TX_Block [60] & ((\UART_TX_inst|r_Byte_Index 
// [0]))))

	.dataa(\UART_TX_inst|r_TX_Block [60]),
	.datab(\UART_TX_inst|Selector25~7_combout ),
	.datac(\UART_TX_inst|r_TX_Block [124]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~8 .lut_mask = 16'hE2CC;
defparam \UART_TX_inst|Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[3][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[3][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \UART_RX_inst|MEM_UART[3][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[3][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[28]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[28]~feeder_combout  = \UART_RX_inst|MEM_UART[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[3][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[28]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \UART_TX_inst|r_TX_Block[28] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[28] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[2][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[2][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \UART_RX_inst|MEM_UART[2][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[2][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \UART_TX_inst|r_TX_Block[20] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[20] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \UART_TX_inst|Selector25~0 (
// Equation(s):
// \UART_TX_inst|Selector25~0_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [28])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [20])))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|r_TX_Block [28]),
	.datac(\UART_TX_inst|r_TX_Block [20]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~0 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[11][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[11][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \UART_RX_inst|MEM_UART[11][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[11][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[92]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[92]~feeder_combout  = \UART_RX_inst|MEM_UART[11][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[11][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[92]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \UART_TX_inst|r_TX_Block[92] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [92]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[92] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[10][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[10][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \UART_RX_inst|MEM_UART[10][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[10][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \UART_TX_inst|r_TX_Block[84] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[10][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [84]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[84] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \UART_TX_inst|Selector25~1 (
// Equation(s):
// \UART_TX_inst|Selector25~1_combout  = (\UART_TX_inst|Selector25~0_combout  & ((\UART_TX_inst|r_TX_Block [92]) # ((!\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|Selector25~0_combout  & (((\UART_TX_inst|r_TX_Block [84] & \UART_TX_inst|r_Byte_Index 
// [3]))))

	.dataa(\UART_TX_inst|Selector25~0_combout ),
	.datab(\UART_TX_inst|r_TX_Block [92]),
	.datac(\UART_TX_inst|r_TX_Block [84]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~1 .lut_mask = 16'hD8AA;
defparam \UART_TX_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[5][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[5][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \UART_RX_inst|MEM_UART[5][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[5][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[44]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[44]~feeder_combout  = \UART_RX_inst|MEM_UART[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[5][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[44]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \UART_TX_inst|r_TX_Block[44] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[44] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[13][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[13][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \UART_RX_inst|MEM_UART[13][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[13][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \UART_TX_inst|r_TX_Block[108] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[13][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [108]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[108] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[12][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[12][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \UART_RX_inst|MEM_UART[12][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[12][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[100]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[100]~feeder_combout  = \UART_RX_inst|MEM_UART[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[12][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[100]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \UART_TX_inst|r_TX_Block[100] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [100]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[100] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[4][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[4][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \UART_RX_inst|MEM_UART[4][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[4][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \UART_TX_inst|r_TX_Block[36] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[36] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \UART_TX_inst|Selector25~2 (
// Equation(s):
// \UART_TX_inst|Selector25~2_combout  = (\UART_TX_inst|r_Byte_Index [0] & (((\UART_TX_inst|r_Byte_Index [3])))) # (!\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|r_Byte_Index [3] & (\UART_TX_inst|r_TX_Block [100])) # (!\UART_TX_inst|r_Byte_Index [3] & 
// ((\UART_TX_inst|r_TX_Block [36])))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [100]),
	.datac(\UART_TX_inst|r_TX_Block [36]),
	.datad(\UART_TX_inst|r_Byte_Index [3]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~2 .lut_mask = 16'hEE50;
defparam \UART_TX_inst|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \UART_TX_inst|Selector25~3 (
// Equation(s):
// \UART_TX_inst|Selector25~3_combout  = (\UART_TX_inst|r_Byte_Index [0] & ((\UART_TX_inst|Selector25~2_combout  & ((\UART_TX_inst|r_TX_Block [108]))) # (!\UART_TX_inst|Selector25~2_combout  & (\UART_TX_inst|r_TX_Block [44])))) # (!\UART_TX_inst|r_Byte_Index 
// [0] & (((\UART_TX_inst|Selector25~2_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [0]),
	.datab(\UART_TX_inst|r_TX_Block [44]),
	.datac(\UART_TX_inst|r_TX_Block [108]),
	.datad(\UART_TX_inst|Selector25~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~3 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[8][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[8][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|r_RX_Byte [4]),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][4]~feeder .lut_mask = 16'hFF00;
defparam \UART_RX_inst|MEM_UART[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \UART_RX_inst|MEM_UART[8][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[8][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[68]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[68]~feeder_combout  = \UART_RX_inst|MEM_UART[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|MEM_UART[8][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[68]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_inst|r_TX_Block[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \UART_TX_inst|r_TX_Block[68] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [68]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[68] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[9][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[9][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \UART_RX_inst|MEM_UART[9][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[9][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \UART_TX_inst|r_TX_Block[76] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[9][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [76]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[76] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[1][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[1][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \UART_RX_inst|MEM_UART[1][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[1][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \UART_TX_inst|r_TX_Block[12]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Block[12]~feeder_combout  = \UART_RX_inst|MEM_UART[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_RX_inst|MEM_UART[1][4]~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Block[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[12]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Block[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \UART_TX_inst|r_TX_Block[12] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Block[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[12] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \UART_RX_inst|MEM_UART[0][4]~feeder (
// Equation(s):
// \UART_RX_inst|MEM_UART[0][4]~feeder_combout  = \UART_RX_inst|r_RX_Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_RX_inst|r_RX_Byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_RX_inst|MEM_UART[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][4]~feeder .lut_mask = 16'hF0F0;
defparam \UART_RX_inst|MEM_UART[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \UART_RX_inst|MEM_UART[0][4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_RX_inst|MEM_UART[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_inst|MEM_UART[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_inst|MEM_UART[0][4] .is_wysiwyg = "true";
defparam \UART_RX_inst|MEM_UART[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \UART_TX_inst|r_TX_Block[4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_RX_inst|MEM_UART[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_inst|r_TX_Data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Block [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Block[4] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Block[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \UART_TX_inst|Selector25~4 (
// Equation(s):
// \UART_TX_inst|Selector25~4_combout  = (\UART_TX_inst|r_Byte_Index [3] & (((\UART_TX_inst|r_Byte_Index [0])))) # (!\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|r_Byte_Index [0] & (\UART_TX_inst|r_TX_Block [12])) # (!\UART_TX_inst|r_Byte_Index [0] & 
// ((\UART_TX_inst|r_TX_Block [4])))))

	.dataa(\UART_TX_inst|r_TX_Block [12]),
	.datab(\UART_TX_inst|r_Byte_Index [3]),
	.datac(\UART_TX_inst|r_TX_Block [4]),
	.datad(\UART_TX_inst|r_Byte_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~4 .lut_mask = 16'hEE30;
defparam \UART_TX_inst|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \UART_TX_inst|Selector25~5 (
// Equation(s):
// \UART_TX_inst|Selector25~5_combout  = (\UART_TX_inst|r_Byte_Index [3] & ((\UART_TX_inst|Selector25~4_combout  & ((\UART_TX_inst|r_TX_Block [76]))) # (!\UART_TX_inst|Selector25~4_combout  & (\UART_TX_inst|r_TX_Block [68])))) # (!\UART_TX_inst|r_Byte_Index 
// [3] & (((\UART_TX_inst|Selector25~4_combout ))))

	.dataa(\UART_TX_inst|r_Byte_Index [3]),
	.datab(\UART_TX_inst|r_TX_Block [68]),
	.datac(\UART_TX_inst|r_TX_Block [76]),
	.datad(\UART_TX_inst|Selector25~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~5 .lut_mask = 16'hF588;
defparam \UART_TX_inst|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \UART_TX_inst|Selector25~6 (
// Equation(s):
// \UART_TX_inst|Selector25~6_combout  = (\UART_TX_inst|r_Byte_Index [1] & (\UART_TX_inst|r_Byte_Index [2])) # (!\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|r_Byte_Index [2] & (\UART_TX_inst|Selector25~3_combout )) # (!\UART_TX_inst|r_Byte_Index [2] & 
// ((\UART_TX_inst|Selector25~5_combout )))))

	.dataa(\UART_TX_inst|r_Byte_Index [1]),
	.datab(\UART_TX_inst|r_Byte_Index [2]),
	.datac(\UART_TX_inst|Selector25~3_combout ),
	.datad(\UART_TX_inst|Selector25~5_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~6 .lut_mask = 16'hD9C8;
defparam \UART_TX_inst|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \UART_TX_inst|Selector25~9 (
// Equation(s):
// \UART_TX_inst|Selector25~9_combout  = (\UART_TX_inst|r_Byte_Index [1] & ((\UART_TX_inst|Selector25~6_combout  & (\UART_TX_inst|Selector25~8_combout )) # (!\UART_TX_inst|Selector25~6_combout  & ((\UART_TX_inst|Selector25~1_combout ))))) # 
// (!\UART_TX_inst|r_Byte_Index [1] & (((\UART_TX_inst|Selector25~6_combout ))))

	.dataa(\UART_TX_inst|Selector25~8_combout ),
	.datab(\UART_TX_inst|r_Byte_Index [1]),
	.datac(\UART_TX_inst|Selector25~1_combout ),
	.datad(\UART_TX_inst|Selector25~6_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector25~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector25~9 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Selector25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \UART_TX_inst|r_TX_Data[4]~feeder (
// Equation(s):
// \UART_TX_inst|r_TX_Data[4]~feeder_combout  = \UART_TX_inst|Selector25~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_inst|Selector25~9_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|r_TX_Data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_inst|r_TX_Data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \UART_TX_inst|r_TX_Data[4] (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|r_TX_Data[4]~feeder_combout ),
	.asdata(\UART_RX_inst|MEM_UART[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART_TX_inst|r_SM_Main.s_Next_Byte~q ),
	.ena(\UART_TX_inst|Selector31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|r_TX_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|r_TX_Data[4] .is_wysiwyg = "true";
defparam \UART_TX_inst|r_TX_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \UART_TX_inst|Mux0~0 (
// Equation(s):
// \UART_TX_inst|Mux0~0_combout  = (\UART_TX_inst|r_Bit_Index [1] & ((\UART_TX_inst|r_TX_Data [6]) # ((\UART_TX_inst|r_Bit_Index [0])))) # (!\UART_TX_inst|r_Bit_Index [1] & (((\UART_TX_inst|r_TX_Data [4] & !\UART_TX_inst|r_Bit_Index [0]))))

	.dataa(\UART_TX_inst|r_TX_Data [6]),
	.datab(\UART_TX_inst|r_TX_Data [4]),
	.datac(\UART_TX_inst|r_Bit_Index [1]),
	.datad(\UART_TX_inst|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART_TX_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Mux0~0 .lut_mask = 16'hF0AC;
defparam \UART_TX_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \UART_TX_inst|Mux0~1 (
// Equation(s):
// \UART_TX_inst|Mux0~1_combout  = (\UART_TX_inst|r_Bit_Index [0] & ((\UART_TX_inst|Mux0~0_combout  & (\UART_TX_inst|r_TX_Data [7])) # (!\UART_TX_inst|Mux0~0_combout  & ((\UART_TX_inst|r_TX_Data [5]))))) # (!\UART_TX_inst|r_Bit_Index [0] & 
// (((\UART_TX_inst|Mux0~0_combout ))))

	.dataa(\UART_TX_inst|r_TX_Data [7]),
	.datab(\UART_TX_inst|r_Bit_Index [0]),
	.datac(\UART_TX_inst|r_TX_Data [5]),
	.datad(\UART_TX_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Mux0~1 .lut_mask = 16'hBBC0;
defparam \UART_TX_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \UART_TX_inst|Selector1~0 (
// Equation(s):
// \UART_TX_inst|Selector1~0_combout  = (\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ) # ((\UART_TX_inst|r_Bit_Index [2] & (\UART_TX_inst|Mux0~1_combout  & \UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q )))

	.dataa(\UART_TX_inst|r_Bit_Index [2]),
	.datab(\UART_TX_inst|r_SM_Main.s_TX_Stop_Bit~q ),
	.datac(\UART_TX_inst|Mux0~1_combout ),
	.datad(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector1~0 .lut_mask = 16'hECCC;
defparam \UART_TX_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \UART_TX_inst|Selector1~1 (
// Equation(s):
// \UART_TX_inst|Selector1~1_combout  = (\UART_TX_inst|Selector1~0_combout ) # ((\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q  & (\UART_TX_inst|Mux0~3_combout  & !\UART_TX_inst|r_Bit_Index [2])))

	.dataa(\UART_TX_inst|r_SM_Main.s_TX_Data_Bits~q ),
	.datab(\UART_TX_inst|Mux0~3_combout ),
	.datac(\UART_TX_inst|Selector1~0_combout ),
	.datad(\UART_TX_inst|r_Bit_Index [2]),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector1~1 .lut_mask = 16'hF0F8;
defparam \UART_TX_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \UART_TX_inst|Selector1~2 (
// Equation(s):
// \UART_TX_inst|Selector1~2_combout  = (\UART_TX_inst|r_SM_Main.s_Idle~q  & (!\UART_TX_inst|Selector1~1_combout  & ((\UART_TX_inst|o_TX_Serial~0_combout ) # (\UART_TX_inst|o_TX_Serial~q ))))

	.dataa(\UART_TX_inst|o_TX_Serial~0_combout ),
	.datab(\UART_TX_inst|r_SM_Main.s_Idle~q ),
	.datac(\UART_TX_inst|o_TX_Serial~q ),
	.datad(\UART_TX_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_inst|Selector1~2 .lut_mask = 16'h00C8;
defparam \UART_TX_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \UART_TX_inst|o_TX_Serial (
	.clk(\i_Clk~inputclkctrl_outclk ),
	.d(\UART_TX_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_inst|o_TX_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_inst|o_TX_Serial .is_wysiwyg = "true";
defparam \UART_TX_inst|o_TX_Serial .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \i_button_LED~input (
	.i(i_button_LED),
	.ibar(gnd),
	.o(\i_button_LED~input_o ));
// synopsys translate_off
defparam \i_button_LED~input .bus_hold = "false";
defparam \i_button_LED~input .simulate_z_as = "z";
// synopsys translate_on

assign o_TX_Serial = \o_TX_Serial~output_o ;

assign o_button_LED = \o_button_LED~output_o ;

assign o_LED = \o_LED~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
