// Seed: 3020598453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1 :-1!=1'b0] = 1'b0 == 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd33,
    parameter id_34 = 32'd39,
    parameter id_36 = 32'd80,
    parameter id_5  = 32'd94,
    parameter id_8  = 32'd93
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  input wire id_7;
  inout wire id_6;
  output wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic id_9;
  wire id_10;
  integer [1 : id_8] id_11;
  always @(-1) begin : LABEL_0
    id_9 <= 1;
    $signed(83);
    ;
    id_11 <= !id_6;
    real [id_1 : -1 'd0 &  1] id_12;
    SystemTFIdentifier(1, -1);
  end
  assign id_4[1'b0] = 1'b0;
  logic [7:0]
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      _id_34,
      id_35,
      _id_36;
  logic [id_5 : 1] id_37;
  ;
  logic id_38;
  ;
  assign id_30[id_34<id_36] = id_29 ? (1) == ~id_24 : id_9 ? id_14 : (1 ? id_34 : -1'b0);
  module_0 modCall_1 (
      id_37,
      id_37,
      id_30,
      id_37,
      id_6,
      id_38,
      id_37,
      id_37
  );
  logic [1 : -1] id_39;
endmodule
