-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of pads_westsouth
--
-- Generated
--  by:  wig
--  on:  Wed Jul  5 17:16:56 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../padio2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: pads_westsouth-struct-a.vhd,v 1.5 2006/07/10 07:30:09 wig Exp $
-- $Date: 2006/07/10 07:30:09 $
-- $Log: pads_westsouth-struct-a.vhd,v $
-- Revision 1.5  2006/07/10 07:30:09  wig
-- Updated more testcasess.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of pads_westsouth
--
architecture struct of pads_westsouth is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component ioc
		-- No Generated Generics
		port (
		-- Generated Port for Entity ioc
			bypass	: in	std_ulogic_vector(1 downto 0);
			clk	: in	std_ulogic_vector(1 downto 0);
			clockdr_i	: in	std_ulogic;
			di	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			do	: in	std_ulogic_vector(1 downto 0);
			en	: in	std_ulogic_vector(1 downto 0);
			iddq	: in	std_ulogic_vector(1 downto 0);
			mode_1_i	: in	std_ulogic;
			mode_2_i	: in	std_ulogic;
			mode_3_i	: in	std_ulogic;
			mux_sel_p	: in	std_ulogic_vector(1 downto 0);
			pad	: inout	std_ulogic;
			res_n	: in	std_ulogic;
			scan_en_i	: in	std_ulogic;
			scan_i	: in	std_ulogic;
			scan_o	: out	std_ulogic;
			serial_input_i	: in	std_ulogic;
			serial_output_o	: out	std_ulogic;
			shiftdr_i	: in	std_ulogic;
			tck_i	: in	std_ulogic;
			updatedr_i	: in	std_ulogic
		-- End of Generated Port for Entity ioc
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	mix_logic1_18	: std_ulogic; 
		signal	mix_logic1_19	: std_ulogic; 
		signal	mix_logic1_20	: std_ulogic; 
		signal	mix_logic1_21	: std_ulogic; 
		signal	mix_logic1_22	: std_ulogic; 
		signal	mix_logic1_23	: std_ulogic; 
		signal	mix_logic1_24	: std_ulogic; 
		signal	mix_logic1_25	: std_ulogic; 
		signal	mix_logic1_26	: std_ulogic; 
		signal	mix_logic1_27	: std_ulogic; 
		signal	mix_logic1_28	: std_ulogic; 
		signal	mix_logic1_29	: std_ulogic; 
		signal	mix_logic1_30	: std_ulogic; 
		signal	mix_logic1_31	: std_ulogic; 
		signal	mix_logic1_32	: std_ulogic; 
		signal	mix_logic1_33	: std_ulogic; 
		signal	mix_logic1_34	: std_ulogic; 
		signal	mix_logic1_35	: std_ulogic; 
		signal	mix_logic1_36	: std_ulogic; 
		signal	mix_logic1_37	: std_ulogic; 
		signal	mix_logic1_38	: std_ulogic; 
		signal	mix_logic1_39	: std_ulogic; 
		signal	mix_logic1_40	: std_ulogic; 
		signal	mix_logic1_41	: std_ulogic; 
		signal	mix_logic1_42	: std_ulogic; 
		signal	mix_logic1_43	: std_ulogic; 
		signal	mix_logic1_44	: std_ulogic; 
		signal	mix_logic1_45	: std_ulogic; 
		signal	mix_logic1_46	: std_ulogic; 
		signal	mix_logic1_47	: std_ulogic; 
		signal	mix_logic1_66	: std_ulogic; 
		signal	mix_logic1_67	: std_ulogic; 
		signal	mix_logic1_68	: std_ulogic; 
		signal	mix_logic1_69	: std_ulogic; 
		signal	mix_logic1_70	: std_ulogic; 
		signal	mix_logic1_71	: std_ulogic; 
		signal	mix_logic1_72	: std_ulogic; 
		signal	mix_logic1_73	: std_ulogic; 
		signal	mix_logic1_74	: std_ulogic; 
		signal	mix_logic1_75	: std_ulogic; 
		signal	mix_logic1_76	: std_ulogic; 
		signal	mix_logic1_77	: std_ulogic; 
		signal	mix_logic1_78	: std_ulogic; 
		signal	mix_logic1_79	: std_ulogic; 
		signal	mix_logic1_80	: std_ulogic; 
		signal	mix_logic1_81	: std_ulogic; 
		signal	mix_logic1_82	: std_ulogic; 
		signal	mix_logic1_83	: std_ulogic; 
		signal	mix_logic1_84	: std_ulogic; 
		signal	mix_logic1_85	: std_ulogic; 
		signal	mix_logic1_86	: std_ulogic; 
		signal	mix_logic1_87	: std_ulogic; 
		signal	mix_logic1_88	: std_ulogic; 
		signal	mix_logic1_89	: std_ulogic; 
		signal	mix_logic1_90	: std_ulogic; 
		signal	mix_logic1_91	: std_ulogic; 
		signal	mix_logic1_92	: std_ulogic; 
		signal	mix_logic1_93	: std_ulogic; 
		signal	mix_logic1_94	: std_ulogic; 
		signal	mix_logic1_95	: std_ulogic; 
		signal	mix_logic0_10	: std_ulogic; 
		signal	mix_logic0_11	: std_ulogic; 
		signal	mix_logic0_12	: std_ulogic; 
		signal	mix_logic0_13	: std_ulogic; 
		signal	mix_logic0_14	: std_ulogic; 
		signal	mix_logic0_15	: std_ulogic; 
		signal	mix_logic0_22	: std_ulogic; 
		signal	mix_logic0_23	: std_ulogic; 
		signal	mix_logic0_24	: std_ulogic; 
		signal	mix_logic0_25	: std_ulogic; 
		signal	mix_logic0_26	: std_ulogic; 
		signal	mix_logic0_27	: std_ulogic; 
		signal	mix_logic0_28	: std_ulogic; 
		signal	mix_logic0_29	: std_ulogic; 
		signal	mix_logic0_30	: std_ulogic; 
		signal	mix_logic0_31	: std_ulogic; 
		signal	mix_logic0_33	: std_ulogic; 
		signal	mix_logic0_36	: std_ulogic; 
		signal	mix_logic0_38	: std_ulogic; 
		signal	mix_logic0_40	: std_ulogic; 
		signal	mix_logic0_42	: std_ulogic; 
		signal	mix_logic0_44	: std_ulogic; 
		signal	mix_logic0_46	: std_ulogic; 
		signal	mix_logic0_47	: std_ulogic; 
		signal	mix_logic0_48	: std_ulogic; 
		signal	mix_logic0_49	: std_ulogic; 
		signal	mix_logic0_51	: std_ulogic; 
		signal	mix_logic0_52	: std_ulogic; 
		signal	mix_logic0_54	: std_ulogic; 
		signal	mix_logic0_57	: std_ulogic; 
		signal	mix_logic0_58	: std_ulogic; 
		signal	mix_logic0_59	: std_ulogic; 
		signal	mix_logic0_6	: std_ulogic; 
		signal	mix_logic0_60	: std_ulogic; 
		signal	mix_logic0_62	: std_ulogic; 
		signal	mix_logic0_64	: std_ulogic; 
		signal	mix_logic0_65	: std_ulogic; 
		signal	mix_logic0_7	: std_ulogic; 
		signal	mix_logic0_8	: std_ulogic; 
		signal	mix_logic0_9	: std_ulogic; 
		signal	clkf81	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	clockdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	dbo_o	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		signal	default	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_1_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_2_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_3_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pmux_sel_por	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	res_f81_n	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_byp_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_iddq_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_sio_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	s_in_db2o_0	: std_ulogic; 
		signal	s_in_db2o_1	: std_ulogic; 
		signal	s_in_db2o_2	: std_ulogic; 
		signal	s_in_db2o_3	: std_ulogic; 
		signal	s_in_db2o_4	: std_ulogic; 
		signal	s_in_db2o_5	: std_ulogic; 
		signal	s_in_db2o_6	: std_ulogic; 
		signal	s_in_db2o_7	: std_ulogic; 
		signal	s_in_db2o_8	: std_ulogic; 
		signal	s_in_db2o_9	: std_ulogic; 
		signal	s_in_dbo_0	: std_ulogic; 
		signal	s_in_dbo_1	: std_ulogic; 
		signal	s_in_dbo_2	: std_ulogic; 
		signal	s_in_dbo_3	: std_ulogic; 
		signal	s_in_dbo_4	: std_ulogic; 
		signal	s_in_dbo_5	: std_ulogic; 
		signal	s_in_dbo_6	: std_ulogic; 
		signal	s_in_dbo_7	: std_ulogic; 
		signal	s_in_dbo_8	: std_ulogic; 
		signal	s_in_dbo_9	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_0	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_1	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_2	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_3	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_4	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_5	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_6	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_7	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_8	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_9	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_0	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_1	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_2	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_3	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_4	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_5	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_6	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_7	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_8	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_9	: std_ulogic; 
		signal	scan_en_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	shiftdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	tck_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	updatedr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	varclk_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		mix_logic1_18	<=	'1';
		mix_logic1_19	<=	'1';
		mix_logic1_20	<=	'1';
		mix_logic1_21	<=	'1';
		mix_logic1_22	<=	'1';
		mix_logic1_23	<=	'1';
		mix_logic1_24	<=	'1';
		mix_logic1_25	<=	'1';
		mix_logic1_26	<=	'1';
		mix_logic1_27	<=	'1';
		mix_logic1_28	<=	'1';
		mix_logic1_29	<=	'1';
		mix_logic1_30	<=	'1';
		mix_logic1_31	<=	'1';
		mix_logic1_32	<=	'1';
		mix_logic1_33	<=	'1';
		mix_logic1_34	<=	'1';
		mix_logic1_35	<=	'1';
		mix_logic1_36	<=	'1';
		mix_logic1_37	<=	'1';
		mix_logic1_38	<=	'1';
		mix_logic1_39	<=	'1';
		mix_logic1_40	<=	'1';
		mix_logic1_41	<=	'1';
		mix_logic1_42	<=	'1';
		mix_logic1_43	<=	'1';
		mix_logic1_44	<=	'1';
		mix_logic1_45	<=	'1';
		mix_logic1_46	<=	'1';
		mix_logic1_47	<=	'1';
		mix_logic1_66	<=	'1';
		mix_logic1_67	<=	'1';
		mix_logic1_68	<=	'1';
		mix_logic1_69	<=	'1';
		mix_logic1_70	<=	'1';
		mix_logic1_71	<=	'1';
		mix_logic1_72	<=	'1';
		mix_logic1_73	<=	'1';
		mix_logic1_74	<=	'1';
		mix_logic1_75	<=	'1';
		mix_logic1_76	<=	'1';
		mix_logic1_77	<=	'1';
		mix_logic1_78	<=	'1';
		mix_logic1_79	<=	'1';
		mix_logic1_80	<=	'1';
		mix_logic1_81	<=	'1';
		mix_logic1_82	<=	'1';
		mix_logic1_83	<=	'1';
		mix_logic1_84	<=	'1';
		mix_logic1_85	<=	'1';
		mix_logic1_86	<=	'1';
		mix_logic1_87	<=	'1';
		mix_logic1_88	<=	'1';
		mix_logic1_89	<=	'1';
		mix_logic1_90	<=	'1';
		mix_logic1_91	<=	'1';
		mix_logic1_92	<=	'1';
		mix_logic1_93	<=	'1';
		mix_logic1_94	<=	'1';
		mix_logic1_95	<=	'1';
		mix_logic0_10	<=	'0';
		mix_logic0_11	<=	'0';
		mix_logic0_12	<=	'0';
		mix_logic0_13	<=	'0';
		mix_logic0_14	<=	'0';
		mix_logic0_15	<=	'0';
		mix_logic0_22	<=	'0';
		mix_logic0_23	<=	'0';
		mix_logic0_24	<=	'0';
		mix_logic0_25	<=	'0';
		mix_logic0_26	<=	'0';
		mix_logic0_27	<=	'0';
		mix_logic0_28	<=	'0';
		mix_logic0_29	<=	'0';
		mix_logic0_30	<=	'0';
		mix_logic0_31	<=	'0';
		mix_logic0_33	<=	'0';
		mix_logic0_36	<=	'0';
		mix_logic0_38	<=	'0';
		mix_logic0_40	<=	'0';
		mix_logic0_42	<=	'0';
		mix_logic0_44	<=	'0';
		mix_logic0_46	<=	'0';
		mix_logic0_47	<=	'0';
		mix_logic0_48	<=	'0';
		mix_logic0_49	<=	'0';
		mix_logic0_51	<=	'0';
		mix_logic0_52	<=	'0';
		mix_logic0_54	<=	'0';
		mix_logic0_57	<=	'0';
		mix_logic0_58	<=	'0';
		mix_logic0_59	<=	'0';
		mix_logic0_6	<=	'0';
		mix_logic0_60	<=	'0';
		mix_logic0_62	<=	'0';
		mix_logic0_64	<=	'0';
		mix_logic0_65	<=	'0';
		mix_logic0_7	<=	'0';
		mix_logic0_8	<=	'0';
		mix_logic0_9	<=	'0';
		clkf81	<=	clkf81_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		clockdr_i	<=	clockdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		dbo_o_9_0_go(9 downto 0)	<=	dbo_o(9 downto 0);  -- __I_O_SLICE_PORT
		default	<=	default_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_1_i	<=	mode_1_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_2_i	<=	mode_2_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_3_i	<=	mode_3_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		pmux_sel_por	<=	pmux_sel_por_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		res_f81_n	<=	res_f81_n_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_byp_i	<=	rgbout_byp_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_iddq_i	<=	rgbout_iddq_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_sio_i	<=	rgbout_sio_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		scan_en_i	<=	scan_en_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		shiftdr_i	<=	shiftdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		tck_i	<=	tck_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		updatedr_i	<=	updatedr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		varclk_i	<=	varclk_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for ioc_db2o_0
		ioc_db2o_0: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_68, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(0),	-- padout (X2)
			do(0) => db2o_i(0),	-- padin (X2)
			do(1) => mix_logic1_66, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_22, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_67, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_0,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_36,
			scan_o => open,
			serial_input_i => s_in_db2o_0,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_0

		-- Generated Instance Port Map for ioc_db2o_1
		ioc_db2o_1: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_71, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(1),	-- padout (X2)
			do(0) => db2o_i(1),	-- padin (X2)
			do(1) => mix_logic1_69, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_23, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_70, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_1,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_62,
			scan_o => open,
			serial_input_i => s_in_db2o_1,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_1

		-- Generated Instance Port Map for ioc_db2o_2
		ioc_db2o_2: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_74, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(2),	-- padout (X2)
			do(0) => db2o_i(2),	-- padin (X2)
			do(1) => mix_logic1_72, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_24, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_73, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_2,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_47,
			scan_o => open,
			serial_input_i => s_in_db2o_2,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_2

		-- Generated Instance Port Map for ioc_db2o_3
		ioc_db2o_3: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_77, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(3),	-- padout (X2)
			do(0) => db2o_i(3),	-- padin (X2)
			do(1) => mix_logic1_75, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_25, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_76, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_3,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_42,
			scan_o => open,
			serial_input_i => s_in_db2o_3,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_3

		-- Generated Instance Port Map for ioc_db2o_4
		ioc_db2o_4: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_80, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(4),	-- padout (X2)
			do(0) => db2o_i(4),	-- padin (X2)
			do(1) => mix_logic1_78, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_26, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_79, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_4,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_51,
			scan_o => open,
			serial_input_i => s_in_db2o_4,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_4

		-- Generated Instance Port Map for ioc_db2o_5
		ioc_db2o_5: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_83, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(5),	-- padout (X2)
			do(0) => db2o_i(5),	-- padin (X2)
			do(1) => mix_logic1_81, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_27, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_82, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_5,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_65,
			scan_o => open,
			serial_input_i => s_in_db2o_5,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_5

		-- Generated Instance Port Map for ioc_db2o_6
		ioc_db2o_6: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_86, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(6),	-- padout (X2)
			do(0) => db2o_i(6),	-- padin (X2)
			do(1) => mix_logic1_84, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_28, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_85, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_6,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_52,
			scan_o => open,
			serial_input_i => s_in_db2o_6,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_6

		-- Generated Instance Port Map for ioc_db2o_7
		ioc_db2o_7: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_89, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(7),	-- padout (X2)
			do(0) => db2o_i(7),	-- padin (X2)
			do(1) => mix_logic1_87, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_29, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_88, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_7,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_49,
			scan_o => open,
			serial_input_i => s_in_db2o_7,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_7

		-- Generated Instance Port Map for ioc_db2o_8
		ioc_db2o_8: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_92, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(8),	-- padout (X2)
			do(0) => db2o_i(8),	-- padin (X2)
			do(1) => mix_logic1_90, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_30, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_91, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_8,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_58,
			scan_o => open,
			serial_input_i => s_in_db2o_8,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_8

		-- Generated Instance Port Map for ioc_db2o_9
		ioc_db2o_9: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_95, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(9),	-- padout (X2)
			do(0) => db2o_i(9),	-- padin (X2)
			do(1) => mix_logic1_93, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_31, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_94, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_9,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_59,
			scan_o => open,
			serial_input_i => s_in_db2o_9,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_9

		-- Generated Instance Port Map for ioc_dbo_0
		ioc_dbo_0: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_20, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(0),	-- padout
			do(0) => dbo_i(0),	-- padin (X2)
			do(1) => mix_logic1_18, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_6, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_19, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_0,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_54,
			scan_o => open,
			serial_input_i => s_in_dbo_0,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_0

		-- Generated Instance Port Map for ioc_dbo_1
		ioc_dbo_1: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_23, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(1),	-- padout
			do(0) => dbo_i(1),	-- padin (X2)
			do(1) => mix_logic1_21, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_7, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_22, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_1,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_60,
			scan_o => open,
			serial_input_i => s_in_dbo_1,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_1

		-- Generated Instance Port Map for ioc_dbo_2
		ioc_dbo_2: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_26, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(2),	-- padout
			do(0) => dbo_i(2),	-- padin (X2)
			do(1) => mix_logic1_24, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_8, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_25, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_2,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_33,
			scan_o => open,
			serial_input_i => s_in_dbo_2,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_2

		-- Generated Instance Port Map for ioc_dbo_3
		ioc_dbo_3: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_29, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(3),	-- padout
			do(0) => dbo_i(3),	-- padin (X2)
			do(1) => mix_logic1_27, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_9, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_28, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_3,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_44,
			scan_o => open,
			serial_input_i => s_in_dbo_3,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_3

		-- Generated Instance Port Map for ioc_dbo_4
		ioc_dbo_4: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_32, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(4),	-- padout
			do(0) => dbo_i(4),	-- padin (X2)
			do(1) => mix_logic1_30, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_10, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_31, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_4,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_57,
			scan_o => open,
			serial_input_i => s_in_dbo_4,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_4

		-- Generated Instance Port Map for ioc_dbo_5
		ioc_dbo_5: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_35, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(5),	-- padout
			do(0) => dbo_i(5),	-- padin (X2)
			do(1) => mix_logic1_33, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_11, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_34, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_5,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_40,
			scan_o => open,
			serial_input_i => s_in_dbo_5,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_5

		-- Generated Instance Port Map for ioc_dbo_6
		ioc_dbo_6: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_38, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(6),	-- padout
			do(0) => dbo_i(6),	-- padin (X2)
			do(1) => mix_logic1_36, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_12, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_37, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_6,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_46,
			scan_o => open,
			serial_input_i => s_in_dbo_6,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_6

		-- Generated Instance Port Map for ioc_dbo_7
		ioc_dbo_7: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_41, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(7),	-- padout
			do(0) => dbo_i(7),	-- padin (X2)
			do(1) => mix_logic1_39, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_13, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_40, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_7,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_64,
			scan_o => open,
			serial_input_i => s_in_dbo_7,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_7

		-- Generated Instance Port Map for ioc_dbo_8
		ioc_dbo_8: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_44, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(8),	-- padout
			do(0) => dbo_i(8),	-- padin (X2)
			do(1) => mix_logic1_42, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_14, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_43, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_8,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_48,
			scan_o => open,
			serial_input_i => s_in_dbo_8,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_8

		-- Generated Instance Port Map for ioc_dbo_9
		ioc_dbo_9: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_47, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(9),	-- padout
			do(0) => dbo_i(9),	-- padin (X2)
			do(1) => mix_logic1_45, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_15, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_46, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_9,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_38,
			scan_o => open,
			serial_input_i => s_in_dbo_9,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_9



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
