Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Tue Jul  6 15:03:04 2021
| Host              : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file led_tes_timing_summary_routed.rpt -pb led_tes_timing_summary_routed.pb -rpx led_tes_timing_summary_routed.rpx -warn_on_violation
| Design            : led_tes
| Device            : xczu7eg-ffvc1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.529        0.000                      0                   56        0.058        0.000                      0                   56        4.725        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              8.529        0.000                      0                   56        0.058        0.000                      0                   56        4.725        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.479ns (37.046%)  route 0.814ns (62.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.461ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.159     4.261    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.384 r  led_o[1]_i_2/O
                         net (fo=2, routed)           0.273     4.657    led_o[1]_i_2_n_0
    SLICE_X1Y349         FDSE                                         r  led_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.162    12.961    clk_i_BUFG
    SLICE_X1Y349         FDSE                                         r  led_o_reg[0]/C
                         clock pessimism              0.321    13.282    
                         clock uncertainty           -0.035    13.246    
    SLICE_X1Y349         FDSE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    13.186    led_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.455ns (34.006%)  route 0.883ns (65.994%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.461ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.297     4.702    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.165    12.964    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[4]/C
                         clock pessimism              0.381    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X0Y346         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    13.235    tcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.455ns (34.006%)  route 0.883ns (65.994%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.461ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.297     4.702    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.165    12.964    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[5]/C
                         clock pessimism              0.381    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X0Y346         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    13.235    tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.455ns (34.006%)  route 0.883ns (65.994%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.461ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.297     4.702    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.165    12.964    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[6]/C
                         clock pessimism              0.381    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X0Y346         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    13.235    tcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.455ns (34.006%)  route 0.883ns (65.994%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.165ns (routing 1.461ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.297     4.702    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.165    12.964    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[7]/C
                         clock pessimism              0.381    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X0Y346         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    13.235    tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.455ns (33.981%)  route 0.884ns (66.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.461ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.298     4.703    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.163    12.962    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[0]/C
                         clock pessimism              0.394    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X0Y346         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    13.247    tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.455ns (33.981%)  route 0.884ns (66.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.461ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.298     4.703    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.163    12.962    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[1]/C
                         clock pessimism              0.394    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X0Y346         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.247    tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.455ns (33.981%)  route 0.884ns (66.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.461ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.298     4.703    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.163    12.962    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
                         clock pessimism              0.394    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X0Y346         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.247    tcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.455ns (33.981%)  route 0.884ns (66.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.163ns (routing 1.461ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.298     4.703    tcnt[0]_i_1_n_0
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.163    12.962    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[3]/C
                         clock pessimism              0.394    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X0Y346         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.247    tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.455ns (35.381%)  route 0.831ns (64.619%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.963 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 1.605ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.461ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.912    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.424     3.364    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.443 r  tcnt_reg[2]/Q
                         net (fo=2, routed)           0.199     3.642    tcnt_reg[2]
    SLICE_X1Y346         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.767 r  led_o[1]_i_6/O
                         net (fo=1, routed)           0.183     3.950    led_o[1]_i_6_n_0
    SLICE_X1Y347         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.102 f  led_o[1]_i_3/O
                         net (fo=2, routed)           0.204     4.306    led_o[1]_i_3_n_0
    SLICE_X0Y349         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.405 r  tcnt[0]_i_1/O
                         net (fo=26, routed)          0.245     4.650    tcnt[0]_i_1_n_0
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AH22                                              0.000    10.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.434    10.434 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.474    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.474 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.301    10.775    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.799 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          2.164    12.963    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[16]/C
                         clock pessimism              0.370    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X0Y348         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    13.224    tcnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.224    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tcnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.332ns (routing 0.874ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.970ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.332     1.872    clk_i_BUFG
    SLICE_X0Y349         FDRE                                         r  tcnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y349         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.911 r  tcnt_reg[25]/Q
                         net (fo=3, routed)           0.047     1.958    tcnt_reg[25]
    SLICE_X0Y349         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.975 r  tcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.982    tcnt_reg[24]_i_1_n_14
    SLICE_X0Y349         FDRE                                         r  tcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.495     2.186    clk_i_BUFG
    SLICE_X0Y349         FDRE                                         r  tcnt_reg[25]/C
                         clock pessimism             -0.308     1.878    
    SLICE_X0Y349         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.924    tcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y347         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[11]/Q
                         net (fo=2, routed)           0.048     1.958    tcnt_reg[11]
    SLICE_X0Y347         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.975 r  tcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.982    tcnt_reg[8]_i_1_n_12
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[11]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y347         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y348         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[19]/Q
                         net (fo=2, routed)           0.048     1.958    tcnt_reg[19]
    SLICE_X0Y348         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.975 r  tcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.982    tcnt_reg[16]_i_1_n_12
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[19]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y348         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.451%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[3]/Q
                         net (fo=2, routed)           0.048     1.958    tcnt_reg[3]
    SLICE_X0Y346         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.975 r  tcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     1.982    tcnt_reg[0]_i_2_n_12
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[3]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y346         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tcnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y348         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[17]/Q
                         net (fo=2, routed)           0.049     1.959    tcnt_reg[17]
    SLICE_X0Y348         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.976 r  tcnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.983    tcnt_reg[16]_i_1_n_14
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[17]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y348         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[1]/Q
                         net (fo=2, routed)           0.049     1.959    tcnt_reg[1]
    SLICE_X0Y346         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.976 r  tcnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.983    tcnt_reg[0]_i_2_n_14
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[1]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y346         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.331ns (routing 0.874ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.970ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.331     1.871    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y347         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.910 r  tcnt_reg[9]/Q
                         net (fo=2, routed)           0.049     1.959    tcnt_reg[9]
    SLICE_X0Y347         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.976 r  tcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.983    tcnt_reg[8]_i_1_n_14
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.494     2.185    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[9]/C
                         clock pessimism             -0.308     1.877    
    SLICE_X0Y347         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.923    tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.334ns (routing 0.874ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.334     1.874    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y347         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.913 r  tcnt_reg[15]/Q
                         net (fo=2, routed)           0.050     1.963    tcnt_reg[15]
    SLICE_X0Y347         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.980 r  tcnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.987    tcnt_reg[8]_i_1_n_8
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    clk_i_BUFG
    SLICE_X0Y347         FDRE                                         r  tcnt_reg[15]/C
                         clock pessimism             -0.309     1.880    
    SLICE_X0Y347         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.926    tcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.334ns (routing 0.874ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.334     1.874    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y348         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.913 r  tcnt_reg[23]/Q
                         net (fo=2, routed)           0.050     1.963    tcnt_reg[23]
    SLICE_X0Y348         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.980 r  tcnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.987    tcnt_reg[16]_i_1_n_8
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    clk_i_BUFG
    SLICE_X0Y348         FDRE                                         r  tcnt_reg[23]/C
                         clock pessimism             -0.309     1.880    
    SLICE_X0Y348         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.926    tcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.334ns (routing 0.874ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.970ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.289     0.289 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.329    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.523    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.334     1.874    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y346         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.913 r  tcnt_reg[7]/Q
                         net (fo=2, routed)           0.050     1.963    tcnt_reg[7]
    SLICE_X0Y346         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.980 r  tcnt_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     1.987    tcnt_reg[0]_i_2_n_8
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AH22                                              0.000     0.000 r  diff_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_U/I
    HPIOBDIFFINBUF_X1Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  CLK_U/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    CLK_U/OUT
    AH22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  CLK_U/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.672    clk_i
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  clk_i_BUFG_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=28, routed)          1.498     2.189    clk_i_BUFG
    SLICE_X0Y346         FDRE                                         r  tcnt_reg[7]/C
                         clock pessimism             -0.309     1.880    
    SLICE_X0Y346         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.926    tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clk_p_i }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X1Y50  clk_i_BUFG_inst/I
Min Period        n/a     FDSE/C    n/a            0.550         10.000      9.450      SLICE_X1Y349  led_o_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y349  led_o_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y346  tcnt_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y347  tcnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  tcnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  tcnt_reg[25]/C
Low Pulse Width   Slow    FDSE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  led_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  led_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[23]/C
Low Pulse Width   Fast    FDSE/C    n/a            0.275         5.000       4.725      SLICE_X1Y349  led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  led_o_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y346  tcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y347  tcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y347  tcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[18]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y348  tcnt_reg[19]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y346  tcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  tcnt_reg[24]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y349  tcnt_reg[25]/C



