[
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. \nNotes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. \nCounting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions",
        "EventCode": "0x00",
        "Counter": "Fixed counter 1",
        "UMask": "0x01",
        "EventName": "INST_RETIRED.ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Instructions retired from execution.mem",
        "CounterHTOff": "Fixed counter 1"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events",
        "EventCode": "0x00",
        "Counter": "Fixed counter 2",
        "UMask": "0x02",
        "EventName": "CPU_CLK_UNHALTED.THREAD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles when the thread is not in halt state",
        "CounterHTOff": "Fixed counter 2"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. \nNote: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'.  This event is clocked by base clock (100 Mhz) on Sandy Bridge. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'.  After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case",
        "EventCode": "0x00",
        "Counter": "Fixed counter 3",
        "UMask": "0x03",
        "EventName": "CPU_CLK_UNHALTED.REF_TSC",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when the core is not in halt state.",
        "CounterHTOff": "Fixed counter 3"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x80",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "ICACHE_16B.IFDATA_STALL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x83",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "ICACHE_64B.IFTAG_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x83",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "ICACHE_64B.IFTAG_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x83",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "ICACHE_64B.IFTAG_STALL",
        "SampleAfterValue": "200003",
        "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "EventName": "CPU_CLK_UNHALTED.THREAD_P",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Thread cycles when thread is not in halt state",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xE6",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "BACLEARS.ANY",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
        "EventCode": "0xAE",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "ITLB.ITLB_FLUSH",
        "SampleAfterValue": "100007",
        "BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA8",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "LSD.UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops delivered by the LSD.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts stalls occured due to changing prefix length (66, 67 or REX.W when they change the length of the decoded instruction). Occurrences counting is proportional to the number of prefixes in a 16B-line. This may result in the following penalties: three-cycle penalty for each LCP in a 16-byte chunk.",
        "EventCode": "0x87",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "ILD_STALL.LCP",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Stalls caused by changing prefix length of the instruction.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "IDQ.MITE_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "IDQ.DSB_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "IDQ.MS_MITE_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may 'bypass' the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x30",
        "EventName": "IDQ.MS_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "IDQ.MITE_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "IDQ.DSB_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "IDQ.MS_DSB_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of cycles 4  uops were  delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x18",
        "EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of cycles  uops were  delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x18",
        "EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of cycles 4  uops were  delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x24",
        "EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles MITE is delivering 4 Uops",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of cycles  uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x24",
        "EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles MITE is delivering any Uop",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding ?4 ? x? when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread\n\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions)\n \n c. Instruction Decode Queue (IDQ) delivers four uops.",
        "EventCode": "0x9C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4.",
        "EventCode": "0x9C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts, on the per-thread basis, cycles when less than 1 uop is  delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3.",
        "EventCode": "0x9C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
        "CounterMask": "3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "Cycles with less than 2 uops delivered by the front end",
        "EventCode": "0x9C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
        "CounterMask": "2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "Cycles with less than 3 uops delivered by the front end",
        "EventCode": "0x9C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x9C",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0?2 cycles.",
        "EventCode": "0xAB",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "Cycles checkpoints in Resource Allocation Table (RAT) are recovering from JEClear or machine clear",
        "EventCode": "0x0D",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "INT_MISC.RECOVERY_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x0D",
        "Counter": "0,1,2,3",
        "UMask": "0x80",
        "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts resource-related stall cycles. Reasons for stalls can be as follows:\n - *any* u-arch structure got full (LB, SB, RS, ROB, BOB, LM, Physical Register Reclaim Table (PRRT), or Physical History Table (PHT) slots)\n - *any* u-arch structure got empty (like INT/SIMD FreeLists)\n - FPU control word (FPCW), MXCSR\nand others. This counts cycles that the pipeline backend blocked uop delivery from the front end.",
        "EventCode": "0xA2",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "RESOURCE_STALLS.ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Resource-related stall cycles",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts stall cycles caused by the store buffer (SB) overflow (excluding draining from synch). This counts cycles that the pipeline backend blocked uop delivery from the front end.",
        "EventCode": "0xA2",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "RESOURCE_STALLS.SB",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS).",
        "EventCode": "0x0E",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_ISSUED.ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x0E",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "UOPS_ISSUED.SLOW_LEA",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts cycles during which the Resource Allocation Table (RAT) does not issue any Uops to the reservation station (RS) for the current thread.",
        "EventCode": "0x0E",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_ISSUED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Unfriendly TSX abort triggered by  a flowmarker",
        "EventCode": "0x5d",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "TX_EXEC.MISC1",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Unfriendly TSX abort triggered by  a vzeroupper instruction",
        "EventCode": "0x5d",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "TX_EXEC.MISC2",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep",
        "EventCode": "0x5d",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "TX_EXEC.MISC3",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "RTM region detected inside HLE",
        "EventCode": "0x5d",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "TX_EXEC.MISC4",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "# HLE inside HLE+",
        "EventCode": "0x5d",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "TX_EXEC.MISC5",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts cycles during which the reservation station (RS) is empty for the thread.\nNote: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues.",
        "EventCode": "0x5E",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "RS_EVENTS.EMPTY_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x5E",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EdgeDetect": "1",
        "EventName": "RS_EVENTS.EMPTY_END",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times we entered an HLE region\n does not count nested transactions",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "HLE_RETIRED.START",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution started.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times HLE commit succeeded",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "HLE_RETIRED.COMMIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution successfully committed",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Memory",
        "PublicDescription": "Number of times HLE abort was triggered",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "HLE_RETIRED.ABORTED",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one). ",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "HLE_RETIRED.ABORTED_MEM",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "HLE_RETIRED.ABORTED_TIMER",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to hardware timer expiration.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.). ",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "HLE_RETIRED.ABORTED_MEMTYPE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC8",
        "Counter": "0,1,2,3",
        "UMask": "0x80",
        "EventName": "HLE_RETIRED.ABORTED_EVENTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times we entered an RTM region\n does not count nested transactions",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "RTM_RETIRED.START",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution started.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times RTM commit succeeded",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "RTM_RETIRED.COMMIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution successfully committed",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Memory",
        "PublicDescription": "Number of times RTM abort was triggered ",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "RTM_RETIRED.ABORTED",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one). ",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "RTM_RETIRED.ABORTED_MEM",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "RTM_RETIRED.ABORTED_TIMER",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to uncommon conditions.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xC9",
        "Counter": "0,1,2,3",
        "UMask": "0x80",
        "EventName": "RTM_RETIRED.ABORTED_EVENTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.",
        "EventCode": "0xCC",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "ROB_MISC_EVENTS.LBR_INSERTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Increments whenever there is an update to the LBR array.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xC3",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EdgeDetect": "1",
        "EventName": "MACHINE_CLEARS.COUNT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of machine clears (nukes) of any type. ",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:\n1. memory disambiguation,\n2. external snoop, or\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.",
        "EventCode": "0xC3",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "Errata": "SKL089",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts self-modifying code (SMC) detected, which causes a machine clear.",
        "EventCode": "0xC3",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "MACHINE_CLEARS.SMC",
        "SampleAfterValue": "100003",
        "BriefDescription": "Self-modifying code (SMC) detected.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Other",
        "PublicDescription": "This event counts the number of hardware interruptions received by the processor.",
        "EventCode": "0xCB",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "HW_INTERRUPTS.RECEIVED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of hardware interrupts received by the processor.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of instructions (EOMs) retired. Counting covers macro-fused instructions individually (that is, increments by two).",
        "EventCode": "0xC0",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "Errata": "SKL091, SKL044",
        "EventName": "INST_RETIRED.ANY_P",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of instructions retired. General Counter   - architectural event",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "2",
        "Topic": "Pipeline",
        "PublicDescription": "This is a precise version (that is, uses PEBS) of the event that counts instructions retired.",
        "EventCode": "0xC0",
        "Counter": "1",
        "UMask": "0x01",
        "Errata": "SKL091, SKL044",
        "EventName": "INST_RETIRED.PREC_DIST",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution",
        "CounterHTOff": "1"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of retirement slots used.",
        "EventCode": "0xC2",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_RETIRED.RETIRE_SLOTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Retirement slots used.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts cycles without actually retired uops.",
        "EventCode": "0xC2",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_RETIRED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles without actually retired uops.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "Number of cycles using always true condition (uops_ret < 16) applied to non PEBS uops retired event.  ",
        "EventCode": "0xC2",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_RETIRED.TOTAL_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with less than 10 actually retired uops.",
        "CounterMask": "10",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts conditional branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.CONDITIONAL",
        "SampleAfterValue": "400009",
        "BriefDescription": "Conditional branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts both direct and indirect near call instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.NEAR_CALL",
        "SampleAfterValue": "100007",
        "BriefDescription": "Direct and indirect near call instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts all (macro) branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
        "SampleAfterValue": "400009",
        "BriefDescription": "All (macro) branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts return instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.NEAR_RETURN",
        "SampleAfterValue": "100007",
        "BriefDescription": "Return instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts not taken branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.NOT_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "Not taken branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts taken branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "Taken branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts far branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.FAR_BRANCH",
        "SampleAfterValue": "100007",
        "BriefDescription": "Far branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "2",
        "Topic": "Pipeline",
        "PublicDescription": "This is a precise version of BR_INST_RETIRED.ALL_BRANCHES that counts all (macro) branch instructions retired.",
        "EventCode": "0xC4",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "Errata": "SKL091",
        "EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS",
        "SampleAfterValue": "400009",
        "BriefDescription": "All (macro) branch instructions retired. ",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted conditional branch instructions retired.",
        "EventCode": "0xC5",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "BR_MISP_RETIRED.CONDITIONAL",
        "SampleAfterValue": "400009",
        "BriefDescription": "Mispredicted conditional branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "PublicDescription": "This event counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect",
        "EventCode": "0xC5",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "BR_MISP_RETIRED.NEAR_CALL",
        "SampleAfterValue": "400009",
        "BriefDescription": "Mispredicted direct and indirect near call instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts all mispredicted macro branch instructions retired.",
        "EventCode": "0xC5",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
        "SampleAfterValue": "400009",
        "BriefDescription": "All mispredicted macro branch instructions retired.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Pipeline",
        "EventCode": "0xC5",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "number of near branch instructions retired that were mispredicted and taken.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "2",
        "Topic": "Pipeline",
        "PublicDescription": "This is a precise version of BR_MISP_RETIRED.ALL_BRANCHES that counts all mispredicted macro branch instructions retired.",
        "EventCode": "0xC5",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS",
        "SampleAfterValue": "400009",
        "BriefDescription": "Mispredicted macro branch instructions retired. ",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired.  Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.  ",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "EventCode": "0xC7",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired.  Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Floating point",
        "PublicDescription": "This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1. ",
        "EventCode": "0xCA",
        "Counter": "0,1,2,3",
        "UMask": "0x1E",
        "EventName": "FP_ASSIST.ANY",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles with any input/output SSE or FP assist",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 4 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x4",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 4 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 8 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x8",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "50021",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 8 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 16 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x10",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "20011",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 16 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 32 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x20",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "100007",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 32 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 64 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x40",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "2003",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 64 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 128 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x80",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "1009",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 128 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 256 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x100",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "503",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 256 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "2",
        "Topic": "Memory",
        "PublicDescription": "Counts loads when the latency from first dispatch to completion is greater than 512 cycles.  Reported latency may be longer than just the memory latency.",
        "EventCode": "0xCD",
        "MSRValue": "0x200",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "101",
        "BriefDescription": "Counts loads when the latency from first dispatch to completion is greater than 512 cycles.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x11",
        "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired load instructions that miss the STLB.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x12",
        "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired store instructions that miss the STLB.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x21",
        "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired load instructions with locked access.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x41",
        "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x42",
        "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x81",
        "EventName": "MEM_INST_RETIRED.ALL_LOADS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "All retired load instructions.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD0",
        "Counter": "0,1,2,3",
        "UMask": "0x82",
        "EventName": "MEM_INST_RETIRED.ALL_STORES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "All retired store instructions.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1",
        "L1_Hit_Indication": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_LOAD_RETIRED.L1_HIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "MEM_LOAD_RETIRED.L2_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "MEM_LOAD_RETIRED.L3_HIT",
        "SampleAfterValue": "50021",
        "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "MEM_LOAD_RETIRED.L1_MISS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired load instructions missed L1 cache as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "MEM_LOAD_RETIRED.L2_MISS",
        "SampleAfterValue": "50021",
        "BriefDescription": "Retired load instructions missed L2 cache as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "MEM_LOAD_RETIRED.L3_MISS",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired load instructions missed L3 cache as data sources",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD1",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "MEM_LOAD_RETIRED.FB_HIT",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired load instructions which data sources were load missed L1 but hit FB due to preceding miss to the same cache line with data not ready",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD2",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired load instructions which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD2",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired load instructions which data sources were L3 and cross-core snoop hits in on-pkg core cache",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD2",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
        "SampleAfterValue": "20011",
        "BriefDescription": "Retired load instructions which data sources were HitM responses from shared L3",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Cache",
        "EventCode": "0xD2",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Retired load instructions which data sources were hits in L3 without snoops required",
        "CounterHTOff": "0,1,2,3",
        "Data_LA": "1"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x11",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.DSB_MISS",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired Instructions who experienced decode stream buffer (DSB - the decoded insturction-cache) miss.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x12",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.L1I_MISS",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x13",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.L2_MISS",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x14",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.ITLB_MISS",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired Instructions who experienced iTLB true miss.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x15",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.STLB_MISS",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x400206",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x200206",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x400406",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "Number of uops to be executed per-thread each cycle.",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.THREAD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "Number of uops executed from any thread",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_EXECUTED.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of uops executed on the core.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "UOPS_EXECUTED.X87",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of x87 uops dispatched.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.",
        "EventCode": "0xB1",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where at least 1 uop was executed per-thread",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where at least 2 uops were executed per-thread",
        "CounterMask": "2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where at least 3 uops were executed per-thread",
        "CounterMask": "3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where at least 4 uops were executed per-thread",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA6",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where the Store Buffer was full and no outstanding load.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 0.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "UOPS_DISPATCHED_PORT.PORT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 0",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 2.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_2",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 3.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_3",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 4.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_4",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 5.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_5",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 5",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 6.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_6",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 6",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts, on the per-thread basis, cycles during which uops are dispatched from the Reservation Station (RS) to port 7.",
        "EventCode": "0xA1",
        "Counter": "0,1,2,3",
        "UMask": "0x80",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_7",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles per thread when uops are executed in port 7",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Total execution stalls.",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x4F",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "EPT.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Misses at all ITLB levels that cause page walks",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G  page size). The page walk can end with or without a fault.",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "ITLB_MISSES.WALK_PENDING",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "ITLB_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Intruction fetch requests that miss the ITLB and hit the STLB.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Load misses in all DTLB levels that cause page walks",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (1G  page size). The page walk can end with or without a fault.",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Loads that miss the DTLB and hit the STLB.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store misses in all DTLB levels that cause page walks",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G  page size). The page walk can end with or without a fault.",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store misses in all DTLB levels that cause completed page walks (1G)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "DTLB_STORE_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts the number of DTLB flush attempts of the thread-specific entries. ",
        "EventCode": "0xBD",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "TLB_FLUSH.DTLB_THREAD",
        "SampleAfterValue": "100007",
        "BriefDescription": "DTLB flush attempts of the thread-specific entries",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "PublicDescription": "This event counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, and so on).",
        "EventCode": "0xBD",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "TLB_FLUSH.STLB_ANY",
        "SampleAfterValue": "100007",
        "BriefDescription": "STLB flush attempts",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
        "CounterMask": "8",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x0C",
        "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
        "CounterMask": "12",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
        "EventCode": "0x51",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "L1D.REPLACEMENT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "L1D data line replacements",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times a TSX line had a cache conflict",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "TX_MEM.ABORT_CONFLICT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "TX_MEM.ABORT_CAPACITY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "PublicDescription": "Number of times we could not allocate Lock Buffer",
        "EventCode": "0x54",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand\n from the demand Hit FB, if it is allocated by hardware or software prefetch.\nNote: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
        "EventCode": "0x48",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "L1D_PEND_MISS.PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "L1D miss oustandings duration in cycles",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x48",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "L1D_PEND_MISS.FB_FULL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch. HWP are e",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts duration of L1D miss outstanding in cycles.",
        "EventCode": "0x48",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with L1D load Misses outstanding.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by asm inspection of the nearby instructions.",
        "EventCode": "0x4C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "LOAD_HIT_PRE.SW_PF",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).",
        "EventCode": "0x63",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when L1D is locked",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts how many times the load operation got the true Block-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store conflicts with the load (incomplete overlap)\n\n - store forwarding is impossible due to u-arch limitations\n\n - preceding lock RMW operations are not forwarded\n\n - store has the no-forward bit set (uncacheable/page-split/masked stores)\n\n - all-blocking stores are used (mostly, fences and port I/O)\n\nand others.\nThe most common case is a load blocked due to its address range overlapping with a preceding smaller uncompleted store. Note: This event does not take into account cases of out-of-SW-control (for example, SbTailHit), unknown physical STA, and cases of blocking loads on store due to being non-WB memory type or a lock. These cases are covered by other events.\nSee the table of not supported store forwards in the Optimization Guide.",
        "EventCode": "0x03",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "LD_BLOCKS.STORE_FORWARD",
        "SampleAfterValue": "100003",
        "BriefDescription": "loads blocked by overlapping with store buffer that cannot be forwarded .",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x03",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "LD_BLOCKS.NO_SR",
        "SampleAfterValue": "100003",
        "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased.",
        "EventCode": "0x07",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",
        "SampleAfterValue": "100003",
        "BriefDescription": "False dependencies in MOB due to partial compare on address.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand Data Read requests sent to uncore",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts both cacheable and noncachaeble code read requests.",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cacheable and noncachaeble code read requests",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand and prefetch data reads",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand Data Read requests who miss L3 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, and so on.",
        "EventCode": "0xB0",
        "Counter": "0,1,2,3",
        "UMask": "0x80",
        "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Any memory transaction that reached the SQ.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.\nNote: A prefetch promoted to Demand is counted from the promotion point.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle. ",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of Offcore outstanding Demand Data Read requests who miss L3 cache in the superQ every cycle.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation).",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x08",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.\nNote: Writeback pending FIFO has six entries.",
        "EventCode": "0xB2",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x05",
        "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
        "CounterMask": "5",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
        "CounterMask": "16",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x14",
        "EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
        "CounterMask": "20",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts L2 writebacks that access L2 cache.",
        "EventCode": "0xF0",
        "Counter": "0,1,2,3",
        "UMask": "0x40",
        "EventName": "L2_TRANS.L2_WB",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 writebacks that access L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts core-originated cacheable demand requests that miss the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
        "EventCode": "0x2E",
        "Counter": "0,1,2,3",
        "UMask": "0x41",
        "Errata": "SKL057",
        "EventName": "LONGEST_LAT_CACHE.MISS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Core-originated cacheable demand requests missed L3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts core-originated cacheable demand requests that refer to the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
        "EventCode": "0x2E",
        "Counter": "0,1,2,3",
        "UMask": "0x4F",
        "Errata": "SKL057",
        "EventName": "LONGEST_LAT_CACHE.REFERENCE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Core-originated cacheable demand requests that refer to L3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when the thread is unhalted (counts at 100 MHz rate)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Count XClk pulses when this thread is unhalted and the other thread is halted.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x21",
        "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read miss L2, no rejects",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x41",
        "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read requests that hit L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xE1",
        "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand Data Read requests",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xE2",
        "EventName": "L2_RQSTS.ALL_RFO",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests to L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the total number of L2 code requests.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xE4",
        "EventName": "L2_RQSTS.ALL_CODE_RD",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 code requests",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the total number of requests from the L2 hardware prefetchers.",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xF8",
        "EventName": "L2_RQSTS.ALL_PF",
        "SampleAfterValue": "200003",
        "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x38",
        "EventName": "L2_RQSTS.PF_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xd8",
        "EventName": "L2_RQSTS.PF_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x42",
        "EventName": "L2_RQSTS.RFO_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests that hit L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x22",
        "EventName": "L2_RQSTS.RFO_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "RFO requests that miss L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x44",
        "EventName": "L2_RQSTS.CODE_RD_HIT",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x24",
        "EventName": "L2_RQSTS.CODE_RD_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "L2 cache misses when fetching instructions",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x27",
        "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand requests that miss L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xe7",
        "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
        "SampleAfterValue": "200003",
        "BriefDescription": "Demand requests to L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0x3F",
        "EventName": "L2_RQSTS.MISS",
        "SampleAfterValue": "200003",
        "BriefDescription": "All requests that miss L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x24",
        "Counter": "0,1,2,3",
        "UMask": "0xFF",
        "EventName": "L2_RQSTS.REFERENCES",
        "SampleAfterValue": "200003",
        "BriefDescription": "All L2 requests",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xF2",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "L2_LINES_OUT.SILENT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Counts the number of lines that are silently dropped by L2 cache. These lines are typically in shared state",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xF2",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "L2_LINES_OUT.NON_SILENT",
        "SampleAfterValue": "200003",
        "BriefDescription": "Counts the number of lines that are evicted by L2 cache. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xF2",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "L2_LINES_OUT.USELESS_PREF",
        "SampleAfterValue": "200003",
        "BriefDescription": "Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x30",
        "EdgeDetect": "1",
        "EventName": "IDQ.MS_SWITCHES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x85",
        "Counter": "0,1,2,3",
        "UMask": "0x0E",
        "EventName": "ITLB_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x0E",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x0E",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003",
        "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Frontend",
        "PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may 'bypass' the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
        "EventCode": "0x79",
        "Counter": "0,1,2,3",
        "UMask": "0x30",
        "EventName": "IDQ.MS_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
        "EventCode": "0xF1",
        "Counter": "0,1,2,3",
        "UMask": "0x1F",
        "EventName": "L2_LINES_IN.ALL",
        "SampleAfterValue": "100003",
        "BriefDescription": "L2 cache lines filling L2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "PublicDescription": "This event counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x04",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "2",
        "Topic": "Pipeline",
        "PublicDescription": "Number of cycles using an always true condition applied to  PEBS instructions retired event. (inst_ret< 16)  ",
        "EventCode": "0xC0",
        "Invert": "1",
        "Counter": "0,2,3",
        "UMask": "0x01",
        "Errata": "SKL091, SKL044",
        "EventName": "INST_RETIRED.TOTAL_CYCLES_PS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of cycles using always true condition applied to  PEBS instructions retired event.",
        "CounterMask": "10",
        "CounterHTOff": "0,2,3"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x14",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "ARITH.DIVIDER_ACTIVE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
        "CounterMask": "2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xA3",
        "Counter": "0,1,2,3",
        "UMask": "0x06",
        "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
        "CounterMask": "6",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA8",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "LSD.CYCLES_ACTIVE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xA8",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "LSD.CYCLES_4_UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles 4 Uops delivered by the LSD, but didn't come from the decoder",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xC1",
        "Counter": "0,1,2,3",
        "UMask": "0x3F",
        "EventName": "OTHER_ASSISTS.ANY",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Memory",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with at least 6 Demand Data Read requests who miss L3 cache in the superQ",
        "CounterMask": "6",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x400806",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x401006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x402006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x404006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x408006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x410006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x420006",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "PEBS": "1",
        "Topic": "Frontend",
        "EventCode": "0xC6",
        "MSRValue": "0x300206",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3",
        "MSRIndex": "0x3F7",
        "SampleAfterValue": "100007",
        "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.",
        "TakenAlone": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x49",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Virtual Memory",
        "EventCode": "0x08",
        "Counter": "0,1,2,3",
        "UMask": "0x10",
        "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a load.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register.\r\nFor more information, refer to ?Mixing Intel AVX and Intel SSE Code? section of the Optimization Guide.",
        "EventCode": "0x0E",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x00",
        "Counter": "Fixed counter 2",
        "UMask": "0x02",
        "AnyThread": "1",
        "EventName": "CPU_CLK_UNHALTED.THREAD_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state",
        "CounterHTOff": "Fixed counter 2"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "AnyThread": "1",
        "EventName": "CPU_CLK_UNHALTED.THREAD_P_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "AnyThread": "1",
        "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x0D",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "AnyThread": "1",
        "EventName": "INT_MISC.RECOVERY_CYCLES_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core",
        "CounterMask": "2",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core",
        "CounterMask": "3",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core",
        "CounterMask": "4",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0xB1",
        "Invert": "1",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_NONE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with no micro-ops executed from any thread on physical core",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x48",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "AnyThread": "1",
        "EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Cache",
        "EventCode": "0x60",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue",
        "CounterMask": "6",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "PublicDescription": "This event counts when the Current Privilege Level (CPL) transitions from ring 1, 2 or 3 to ring 0 (Kernel).",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x00",
        "EdgeDetect": "1",
        "EventName": "CPU_CLK_UNHALTED.RING0_TRANS",
        "SampleAfterValue": "100007",
        "BriefDescription": "Counts when there is a transition from ring 1, 2 or 3 to ring 0.",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "CPU_CLK_UNHALTED.REF_XCLK",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when the thread is unhalted (counts at 100 MHz rate)"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "AnyThread": "1",
        "EventName": "CPU_CLK_UNHALTED.REF_XCLK_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate)"
    },
    {
        "Topic": "Pipeline",
        "EventCode": "0x3C",
        "Counter": "0,1,2,3",
        "UMask": "0x02",
        "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Count XClk pulses when this thread is unhalted and the other thread is halted."
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044008000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040408000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts any other requests that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts any other requests that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts any other requests that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c8000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040108000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040088000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040048000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040028000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000018000 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.OTHER.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts any other requests that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts streaming stores that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts streaming stores that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts streaming stores that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010800 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.STREAMING_STORES.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts streaming stores that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010100 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010080 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand code reads that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand code reads that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand code reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010004 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand code reads that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010002 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts all demand data writes (RFOs) that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3ffc000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x203c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x103c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x043c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x023c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x013c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00bc000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x007c000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc4000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2004000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1004000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0404000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0204000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0104000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0084000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Memory",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0044000001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040400001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L4_HIT_LOCAL_L4.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc01c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x20001c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x10001c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x04001c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts demand data reads that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x02001c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts demand data reads that hit in the L3 and the snoops sent to sibling cores return clean response.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x01001c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts demand data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00801c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x00401c0001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040100001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_S.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040080001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_E.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040040001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT_M.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x3fc0020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.ANY_SNOOP",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x2000020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x1000020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0400020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_HIT_NO_FWD",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0200020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_MISS",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0100020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_NOT_NEEDED",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0080020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_NONE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0040020001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SPL_HIT",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    },
    {
        "Topic": "Cache",
        "EventCode": "0xB7, 0xBB",
        "MSRValue": "0x0000010001 ",
        "Counter": "0,1,2,3",
        "UMask": "0x01",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "SampleAfterValue": "100003",
        "BriefDescription": "Counts demand data reads that have any response type.",
        "Offcore": "1",
        "CounterHTOff": "0,1,2,3"
    }
]