INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab04/lab04.srcs/sim_1/new/Register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/archlabs/lab04/lab04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
