Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 26 00:26:32 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.942        0.000                      0                 1616        0.122        0.000                      0                 1616        4.020        0.000                       0                   778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.942        0.000                      0                 1616        0.122        0.000                      0                 1616        4.020        0.000                       0                   778  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.658ns (40.252%)  route 5.430ns (59.748%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOBDO[13]
                         net (fo=10, routed)          1.361     8.943    CPU_CHIP_inst/regs/aux0_out[29]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.153     9.096 r  CPU_CHIP_inst/regs/plusOp_carry__6_i_2/O
                         net (fo=11, routed)          1.121    10.217    CPU_CHIP_inst/regs/A_ALU[20]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.327    10.544 r  CPU_CHIP_inst/regs/aux[19]_i_14/O
                         net (fo=6, routed)           1.154    11.698    CPU_CHIP_inst/regs/regs_reg_1_37
    SLICE_X14Y15         LUT3 (Prop_lut3_I0_O)        0.148    11.846 r  CPU_CHIP_inst/regs/aux[15]_i_10/O
                         net (fo=1, routed)           0.440    12.286    CPU_CHIP_inst/regs/aux[15]_i_10_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I3_O)        0.328    12.614 r  CPU_CHIP_inst/regs/aux[15]_i_6__0/O
                         net (fo=1, routed)           0.614    13.228    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[15]_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I4_O)        0.124    13.352 r  CPU_CHIP_inst/fwCU_CONTROL/aux[15]_i_2/O
                         net (fo=1, routed)           0.740    14.091    CPU_CHIP_inst/fwCU_CONTROL/core/data4[15]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  CPU_CHIP_inst/fwCU_CONTROL/aux[15]_i_1/O
                         net (fo=1, routed)           0.000    14.215    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[15]
    SLICE_X2Y14          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.514    14.855    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[15]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.077    15.157    CPU_CHIP_inst/fwALUO/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.426ns (38.957%)  route 5.368ns (61.043%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[13]
                         net (fo=7, routed)           1.276     8.858    CPU_CHIP_inst/regs/aux0_out[13]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     9.008 r  CPU_CHIP_inst/regs/plusOp_carry__2_i_3/O
                         net (fo=9, routed)           1.342    10.350    CPU_CHIP_inst/regs/A_ALU[4]
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.326    10.676 r  CPU_CHIP_inst/regs/aux[10]_i_15/O
                         net (fo=3, routed)           0.842    11.518    CPU_CHIP_inst/regs/aux[10]_i_15_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.642 r  CPU_CHIP_inst/regs/aux[6]_i_9/O
                         net (fo=1, routed)           0.650    12.291    CPU_CHIP_inst/fwCU_CONTROL/aux[6]_i_2_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  CPU_CHIP_inst/fwCU_CONTROL/aux[6]_i_6__0/O
                         net (fo=1, routed)           0.667    13.082    CPU_CHIP_inst/fwCU_CONTROL/aux[6]_i_6__0_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.124    13.206 r  CPU_CHIP_inst/fwCU_CONTROL/aux[6]_i_2/O
                         net (fo=1, routed)           0.592    13.798    CPU_CHIP_inst/fwCU_CONTROL/core/data4[6]
    SLICE_X5Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.922 r  CPU_CHIP_inst/fwCU_CONTROL/aux[6]_i_1__0/O
                         net (fo=1, routed)           0.000    13.922    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[6]
    SLICE_X5Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[6]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.029    15.110    CPU_CHIP_inst/fwALUO/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 3.430ns (39.449%)  route 5.265ns (60.551%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOBDO[13]
                         net (fo=10, routed)          1.361     8.943    CPU_CHIP_inst/regs/aux0_out[29]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.153     9.096 r  CPU_CHIP_inst/regs/plusOp_carry__6_i_2/O
                         net (fo=11, routed)          1.121    10.217    CPU_CHIP_inst/regs/A_ALU[20]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.327    10.544 r  CPU_CHIP_inst/regs/aux[19]_i_14/O
                         net (fo=6, routed)           0.864    11.408    CPU_CHIP_inst/regs/regs_reg_1_37
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.532 r  CPU_CHIP_inst/regs/aux[19]_i_10/O
                         net (fo=2, routed)           0.909    12.441    CPU_CHIP_inst/fwCU_CONTROL/aux[3]_i_2_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.565 r  CPU_CHIP_inst/fwCU_CONTROL/aux[3]_i_6__0/O
                         net (fo=1, routed)           0.562    13.127    CPU_CHIP_inst/fwCU_CONTROL/aux[3]_i_6__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  CPU_CHIP_inst/fwCU_CONTROL/aux[3]_i_2/O
                         net (fo=1, routed)           0.447    13.698    CPU_CHIP_inst/fwCU_CONTROL/core/data4[3]
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.822 r  CPU_CHIP_inst/fwCU_CONTROL/aux[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    13.822    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[3]
    SLICE_X4Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    15.110    CPU_CHIP_inst/fwALUO/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.434ns (39.649%)  route 5.227ns (60.351%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=5, routed)           1.267     8.849    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     9.001 r  CPU_CHIP_inst/fwPCTOEX/aux[3]_i_7__0/O
                         net (fo=15, routed)          1.717    10.718    CPU_CHIP_inst/fwPCTOEX/A_ALU[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.332    11.050 r  CPU_CHIP_inst/fwPCTOEX/aux[2]_i_11/O
                         net (fo=1, routed)           0.502    11.552    CPU_CHIP_inst/regs/aux[2]_i_6__0
    SLICE_X14Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.676 r  CPU_CHIP_inst/regs/aux[2]_i_9/O
                         net (fo=1, routed)           0.615    12.291    CPU_CHIP_inst/fwCU_CONTROL/aux[2]_i_2_3
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.124    12.415 r  CPU_CHIP_inst/fwCU_CONTROL/aux[2]_i_6__0/O
                         net (fo=1, routed)           0.693    13.108    CPU_CHIP_inst/fwCU_CONTROL/aux[2]_i_6__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124    13.232 r  CPU_CHIP_inst/fwCU_CONTROL/aux[2]_i_2/O
                         net (fo=1, routed)           0.433    13.665    CPU_CHIP_inst/fwCU_CONTROL/core/data4[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124    13.789 r  CPU_CHIP_inst/fwCU_CONTROL/aux[2]_i_1__0__0/O
                         net (fo=1, routed)           0.000    13.789    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[2]
    SLICE_X1Y12          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.515    14.856    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.029    15.110    CPU_CHIP_inst/fwALUO/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 3.431ns (40.104%)  route 5.124ns (59.896%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_2/DOADO[3]
                         net (fo=3, routed)           1.222     8.804    CPU_CHIP_inst/fwCU_CONTROL/aux[3]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.124     8.928 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_9/O
                         net (fo=112, routed)         1.401    10.329    CPU_CHIP_inst/regs/aux[15]_i_2[3]
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.124    10.453 r  CPU_CHIP_inst/regs/aux[31]_i_15/O
                         net (fo=4, routed)           0.830    11.283    CPU_CHIP_inst/regs/aux_reg[1]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.154    11.437 r  CPU_CHIP_inst/regs/aux[31]_i_9/O
                         net (fo=1, routed)           0.641    12.078    CPU_CHIP_inst/regs/aux[31]_i_9_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.327    12.405 r  CPU_CHIP_inst/regs/aux[31]_i_6__0/O
                         net (fo=1, routed)           0.726    13.130    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[31]_1
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.254 r  CPU_CHIP_inst/fwCU_CONTROL/aux[31]_i_2/O
                         net (fo=1, routed)           0.304    13.559    CPU_CHIP_inst/fwCU_CONTROL/core/data4[31]
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.124    13.683 r  CPU_CHIP_inst/fwCU_CONTROL/aux[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.683    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[31]
    SLICE_X10Y16         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.444    14.785    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)        0.081    15.091    CPU_CHIP_inst/fwALUO/aux_reg[31]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.434ns (40.228%)  route 5.102ns (59.772%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=5, routed)           1.267     8.849    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     9.001 r  CPU_CHIP_inst/fwPCTOEX/aux[3]_i_7__0/O
                         net (fo=15, routed)          1.736    10.737    CPU_CHIP_inst/fwPCTOEX/A_ALU[3]
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.332    11.069 r  CPU_CHIP_inst/fwPCTOEX/aux[1]_i_11/O
                         net (fo=1, routed)           0.404    11.474    CPU_CHIP_inst/regs/aux[1]_i_6__0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  CPU_CHIP_inst/regs/aux[1]_i_9/O
                         net (fo=1, routed)           0.473    12.071    CPU_CHIP_inst/fwCU_CONTROL/aux[1]_i_2_1
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124    12.195 r  CPU_CHIP_inst/fwCU_CONTROL/aux[1]_i_6__0/O
                         net (fo=1, routed)           0.814    13.009    CPU_CHIP_inst/fwCU_CONTROL/aux[1]_i_6__0_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.133 r  CPU_CHIP_inst/fwCU_CONTROL/aux[1]_i_2/O
                         net (fo=1, routed)           0.407    13.540    CPU_CHIP_inst/fwCU_CONTROL/core/data4[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124    13.664 r  CPU_CHIP_inst/fwCU_CONTROL/aux[1]_i_1__0__0/O
                         net (fo=1, routed)           0.000    13.664    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[1]
    SLICE_X1Y11          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.516    14.857    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.031    15.113    CPU_CHIP_inst/fwALUO/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.426ns (40.140%)  route 5.109ns (59.860%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[13]
                         net (fo=7, routed)           1.276     8.858    CPU_CHIP_inst/regs/aux0_out[13]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     9.008 r  CPU_CHIP_inst/regs/plusOp_carry__2_i_3/O
                         net (fo=9, routed)           1.344    10.352    CPU_CHIP_inst/regs/A_ALU[4]
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.678 r  CPU_CHIP_inst/regs/aux[11]_i_16/O
                         net (fo=3, routed)           0.777    11.455    CPU_CHIP_inst/regs/aux[11]_i_16_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.579 r  CPU_CHIP_inst/regs/aux[7]_i_20/O
                         net (fo=1, routed)           0.603    12.182    CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_2_1
    SLICE_X10Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.306 r  CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_9/O
                         net (fo=1, routed)           0.541    12.847    CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_9_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_2/O
                         net (fo=1, routed)           0.568    13.539    CPU_CHIP_inst/fwCU_CONTROL/core/data4[7]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124    13.663 r  CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.663    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[7]
    SLICE_X3Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.517    14.858    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.029    15.112    CPU_CHIP_inst/fwALUO/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 3.426ns (40.341%)  route 5.067ns (59.659%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOBDO[8]
                         net (fo=6, routed)           1.098     8.680    CPU_CHIP_inst/regs/aux0_out[24]
    SLICE_X5Y11          LUT2 (Prop_lut2_I0_O)        0.124     8.804 r  CPU_CHIP_inst/regs/plusOp_carry__5_i_4/O
                         net (fo=12, routed)          1.531    10.335    CPU_CHIP_inst/regs/A_ALU[15]
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.459 r  CPU_CHIP_inst/regs/aux[22]_i_17/O
                         net (fo=4, routed)           0.808    11.267    CPU_CHIP_inst/regs/regs_reg_1_44
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.148    11.415 r  CPU_CHIP_inst/regs/aux[14]_i_11/O
                         net (fo=1, routed)           0.601    12.016    CPU_CHIP_inst/regs/aux[14]_i_11_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I3_O)        0.328    12.344 r  CPU_CHIP_inst/regs/aux[14]_i_6__0/O
                         net (fo=1, routed)           0.508    12.852    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[14]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  CPU_CHIP_inst/fwCU_CONTROL/aux[14]_i_2/O
                         net (fo=1, routed)           0.520    13.496    CPU_CHIP_inst/fwCU_CONTROL/core/data4[14]
    SLICE_X12Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.620 r  CPU_CHIP_inst/fwCU_CONTROL/aux[14]_i_1/O
                         net (fo=1, routed)           0.000    13.620    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[14]
    SLICE_X12Y13         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.445    14.786    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.077    15.088    CPU_CHIP_inst/fwALUO/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.662ns (43.250%)  route 4.805ns (56.750%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOBDO[13]
                         net (fo=10, routed)          1.361     8.943    CPU_CHIP_inst/regs/aux0_out[29]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.153     9.096 r  CPU_CHIP_inst/regs/plusOp_carry__6_i_2/O
                         net (fo=11, routed)          1.059    10.156    CPU_CHIP_inst/regs/A_ALU[20]
    SLICE_X11Y15         LUT6 (Prop_lut6_I3_O)        0.327    10.483 r  CPU_CHIP_inst/regs/aux[20]_i_14/O
                         net (fo=6, routed)           0.677    11.160    CPU_CHIP_inst/regs/regs_reg_1_33
    SLICE_X11Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.284 r  CPU_CHIP_inst/regs/aux[20]_i_10/O
                         net (fo=2, routed)           0.719    12.003    CPU_CHIP_inst/regs/regs_reg_1_30
    SLICE_X11Y15         LUT4 (Prop_lut4_I3_O)        0.153    12.156 r  CPU_CHIP_inst/regs/aux[20]_i_6__0/O
                         net (fo=1, routed)           0.549    12.705    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[20]
    SLICE_X11Y18         LUT6 (Prop_lut6_I4_O)        0.327    13.032 r  CPU_CHIP_inst/fwCU_CONTROL/aux[20]_i_2/O
                         net (fo=1, routed)           0.439    13.471    CPU_CHIP_inst/fwCU_CONTROL/core/data4[20]
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.595 r  CPU_CHIP_inst/fwCU_CONTROL/aux[20]_i_1/O
                         net (fo=1, routed)           0.000    13.595    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[20]
    SLICE_X12Y18         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.440    14.781    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[20]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    15.083    CPU_CHIP_inst/fwALUO/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 3.664ns (43.298%)  route 4.798ns (56.702%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.607     5.128    CPU_CHIP_inst/regs/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.582 r  CPU_CHIP_inst/regs/regs_reg_1/DOADO[3]
                         net (fo=5, routed)           1.267     8.849    CPU_CHIP_inst/fwPCTOEX/aux0_out[3]
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.152     9.001 r  CPU_CHIP_inst/fwPCTOEX/aux[3]_i_7__0/O
                         net (fo=15, routed)          1.065    10.066    CPU_CHIP_inst/fwPCTOEX/A_ALU[3]
    SLICE_X11Y11         LUT6 (Prop_lut6_I0_O)        0.332    10.398 r  CPU_CHIP_inst/fwPCTOEX/aux[16]_i_13/O
                         net (fo=3, routed)           0.661    11.059    CPU_CHIP_inst/fwCU_CONTROL/aux[16]_i_2_1
    SLICE_X11Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.183 r  CPU_CHIP_inst/fwCU_CONTROL/aux[18]_i_11/O
                         net (fo=2, routed)           0.753    11.936    CPU_CHIP_inst/fwCU_CONTROL/aux[18]_i_11_n_0
    SLICE_X12Y11         LUT3 (Prop_lut3_I2_O)        0.150    12.086 r  CPU_CHIP_inst/fwCU_CONTROL/aux[17]_i_7__0/O
                         net (fo=1, routed)           0.565    12.651    CPU_CHIP_inst/fwCU_CONTROL/aux[17]_i_7__0_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.328    12.979 r  CPU_CHIP_inst/fwCU_CONTROL/aux[17]_i_2/O
                         net (fo=1, routed)           0.487    13.466    CPU_CHIP_inst/fwCU_CONTROL/core/data4[17]
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.590 r  CPU_CHIP_inst/fwCU_CONTROL/aux[17]_i_1/O
                         net (fo=1, routed)           0.000    13.590    CPU_CHIP_inst/fwALUO/aux_reg[31]_0[17]
    SLICE_X10Y14         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.446    14.787    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[17]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)        0.081    15.093    CPU_CHIP_inst/fwALUO/aux_reg[17]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRA/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  CPU_CHIP_inst/ir/aux_reg[10]/Q
                         net (fo=1, routed)           0.056     1.645    CPU_CHIP_inst/fwADDRA/aux_reg[4]_0[1]
    SLICE_X9Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRA/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.835     1.962    CPU_CHIP_inst/fwADDRA/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRA/aux_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.075     1.523    CPU_CHIP_inst/fwADDRA/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRA/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  CPU_CHIP_inst/ir/aux_reg[13]/Q
                         net (fo=1, routed)           0.056     1.645    CPU_CHIP_inst/fwADDRA/aux_reg[4]_0[3]
    SLICE_X9Y7           FDRE                                         r  CPU_CHIP_inst/fwADDRA/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.835     1.962    CPU_CHIP_inst/fwADDRA/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  CPU_CHIP_inst/fwADDRA/aux_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.075     1.523    CPU_CHIP_inst/fwADDRA/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.477    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU_CHIP_inst/ir/aux_reg[0]/Q
                         net (fo=1, routed)           0.056     1.674    CPU_CHIP_inst/fwADDRB/Q[0]
    SLICE_X3Y7           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     1.992    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.075     1.552    CPU_CHIP_inst/fwADDRB/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.592     1.475    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CPU_CHIP_inst/ir/aux_reg[2]/Q
                         net (fo=1, routed)           0.065     1.681    CPU_CHIP_inst/fwADDRB/Q[2]
    SLICE_X4Y8           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.863     1.990    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.075     1.550    CPU_CHIP_inst/fwADDRB/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/memory_reg[11][3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwMEM/aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.267ns (83.151%)  route 0.054ns (16.849%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.580     1.463    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[11][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  CPU_CHIP_inst/ram/memory_reg[11][3][6]/Q
                         net (fo=1, routed)           0.054     1.658    CPU_CHIP_inst/ram/memory_reg[11][3]__0[6]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.703 r  CPU_CHIP_inst/ram/aux[30]_i_6/O
                         net (fo=1, routed)           0.000     1.703    CPU_CHIP_inst/ram/aux[30]_i_6_n_0
    SLICE_X6Y24          MUXF7 (Prop_muxf7_I0_O)      0.062     1.765 r  CPU_CHIP_inst/ram/aux_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     1.765    CPU_CHIP_inst/ram/aux_reg[30]_i_3_n_0
    SLICE_X6Y24          MUXF8 (Prop_muxf8_I1_O)      0.019     1.784 r  CPU_CHIP_inst/ram/aux_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.784    CPU_CHIP_inst/fwMEM/D[30]
    SLICE_X6Y24          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.848     1.975    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[30]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.610    CPU_CHIP_inst/fwMEM/aux_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.477    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU_CHIP_inst/ir/aux_reg[3]/Q
                         net (fo=1, routed)           0.113     1.731    CPU_CHIP_inst/fwADDRB/Q[3]
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     1.992    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.075     1.552    CPU_CHIP_inst/fwADDRB/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ram/memory_reg[3][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwMEM/aux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.281ns (84.358%)  route 0.052ns (15.642%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.562     1.445    CPU_CHIP_inst/ram/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  CPU_CHIP_inst/ram/memory_reg[3][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU_CHIP_inst/ram/memory_reg[3][2][2]/Q
                         net (fo=1, routed)           0.052     1.638    CPU_CHIP_inst/ram/memory_reg[3][2]_51[2]
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.683 r  CPU_CHIP_inst/ram/aux[18]_i_4/O
                         net (fo=1, routed)           0.000     1.683    CPU_CHIP_inst/ram/aux[18]_i_4_n_0
    SLICE_X14Y14         MUXF7 (Prop_muxf7_I0_O)      0.073     1.756 r  CPU_CHIP_inst/ram/aux_reg[18]_i_2/O
                         net (fo=1, routed)           0.000     1.756    CPU_CHIP_inst/ram/aux_reg[18]_i_2_n_0
    SLICE_X14Y14         MUXF8 (Prop_muxf8_I0_O)      0.022     1.778 r  CPU_CHIP_inst/ram/aux_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.778    CPU_CHIP_inst/fwMEM/D[18]
    SLICE_X14Y14         FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.831     1.958    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[18]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.134     1.592    CPU_CHIP_inst/fwMEM/aux_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.477    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU_CHIP_inst/ir/aux_reg[4]/Q
                         net (fo=1, routed)           0.116     1.734    CPU_CHIP_inst/fwADDRB/Q[4]
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     1.992    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.071     1.548    CPU_CHIP_inst/fwADDRB/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwOP/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.592     1.475    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.128     1.603 r  CPU_CHIP_inst/ir/aux_reg[30]/Q
                         net (fo=1, routed)           0.061     1.664    CPU_CHIP_inst/fwOP/aux_reg[1]_0[0]
    SLICE_X4Y7           FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.863     1.990    CPU_CHIP_inst/fwOP/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  CPU_CHIP_inst/fwOP/aux_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)        -0.007     1.468    CPU_CHIP_inst/fwOP/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwPC/aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.477    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU_CHIP_inst/pc/PC_REG_reg[8]/Q
                         net (fo=2, routed)           0.128     1.746    CPU_CHIP_inst/fwPC/aux_reg[8]_0[8]
    SLICE_X3Y8           FDRE                                         r  CPU_CHIP_inst/fwPC/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.865     1.992    CPU_CHIP_inst/fwPC/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  CPU_CHIP_inst/fwPC/aux_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.071     1.548    CPU_CHIP_inst/fwPC/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4    CPU_CHIP_inst/regs/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4    CPU_CHIP_inst/regs/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y5    CPU_CHIP_inst/regs/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y5    CPU_CHIP_inst/regs/regs_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y8     CPU_CHIP_inst/fwADDRA/aux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y9     CPU_CHIP_inst/fwADDRA/aux_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y8     CPU_CHIP_inst/fwADDRA/aux_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7     CPU_CHIP_inst/fwADDRA/aux_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y7     CPU_CHIP_inst/fwADDRB/aux_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwADDRB/aux_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y7     CPU_CHIP_inst/fwCUEX/aux_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y9     CPU_CHIP_inst/fwWADDREX/aux_reg[1]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 4.115ns (41.152%)  route 5.885ns (58.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.634     5.155    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.419     5.574 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           5.885    11.459    lopt_4
    L1                   OBUF (Prop_obuf_I_O)         3.696    15.156 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.156    INS_BUS[4]
    L1                                                                r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.984ns  (logic 4.451ns (44.578%)  route 5.533ns (55.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.637     5.158    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CPU_CHIP_inst/pc/PC_REG_reg[4]/Q
                         net (fo=28, routed)          1.463     7.078    CPU_CHIP_inst/pc/Q[4]
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.153     7.231 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.437     7.668    CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.331     7.999 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.633    11.632    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.142 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.142    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 4.297ns (43.226%)  route 5.644ns (56.774%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636     5.157    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=32, routed)          1.465     7.140    CPU_CHIP_inst/pc/Q[3]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.264 f  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.797     8.061    displays_inst/display[6]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.124     8.185 r  displays_inst/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.382    11.568    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.099 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.099    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 4.240ns (43.968%)  route 5.403ns (56.032%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.156    displays_inst/CLK
    SLICE_X7Y4           FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.200     6.812    displays_inst/L[19]
    SLICE_X9Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.936 f  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.215     8.151    CPU_CHIP_inst/pc/s_display_OBUF[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.988    11.263    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.799 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.799    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.167ns (42.914%)  route 5.544ns (57.086%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.564     5.085    CPU_CHIP_inst/fwCONTROLMEM/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  CPU_CHIP_inst/fwCONTROLMEM/aux_reg[7]/Q
                         net (fo=32, routed)          1.513     7.116    CPU_CHIP_inst/fwCONTROLMEM_n_0
    SLICE_X15Y10         LUT3 (Prop_lut3_I1_O)        0.124     7.240 r  CPU_CHIP_inst/OBUS_PORT_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           4.031    11.271    OBUS_PORT_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.796 r  OBUS_PORT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.796    OBUS_PORT[10]
    W3                                                                r  OBUS_PORT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.573ns  (logic 4.270ns (44.610%)  route 5.302ns (55.390%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636     5.157    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=32, routed)          1.598     7.274    CPU_CHIP_inst/pc/Q[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.398 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.282     7.680    CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.804 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.422    11.226    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.730 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.730    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.565ns  (logic 4.473ns (46.768%)  route 5.091ns (53.232%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.635     5.156    displays_inst/CLK
    SLICE_X7Y4           FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=15, routed)          1.535     7.147    CPU_CHIP_inst/pc/L[19]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     7.271 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.571     7.842    CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.150     7.992 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.985    10.978    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    14.721 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.721    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.604ns  (logic 4.324ns (45.027%)  route 5.279ns (54.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.568     5.089    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X13Y7          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  CPU_CHIP_inst/fwMEM/aux_reg[9]/Q
                         net (fo=1, routed)           1.657     7.202    CPU_CHIP_inst/fwMEM_n_22
    SLICE_X15Y10         LUT3 (Prop_lut3_I0_O)        0.152     7.354 r  CPU_CHIP_inst/OBUS_PORT_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.623    10.977    OBUS_PORT_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    14.693 r  OBUS_PORT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.693    OBUS_PORT[9]
    V3                                                                r  OBUS_PORT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 4.286ns (45.018%)  route 5.234ns (54.982%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636     5.157    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=33, routed)          1.614     7.289    CPU_CHIP_inst/pc/Q[2]
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.413 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.149     7.562    CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2_n_0
    SLICE_X9Y7           LUT4 (Prop_lut4_I3_O)        0.124     7.686 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.472    11.158    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.678 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.678    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.171ns (44.544%)  route 5.193ns (55.456%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.636     5.157    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=32, routed)          1.460     7.135    CPU_CHIP_inst/pc/Q[3]
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.259 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.733    10.992    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.521 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.521    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.396ns (69.730%)  route 0.606ns (30.270%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.583     1.466    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CPU_CHIP_inst/fwMEM/aux_reg[3]/Q
                         net (fo=1, routed)           0.258     1.865    CPU_CHIP_inst/fwMEM_n_28
    SLICE_X4Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  CPU_CHIP_inst/OBUS_PORT_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.348     2.258    OBUS_PORT_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.468 r  OBUS_PORT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.468    OBUS_PORT[3]
    V19                                                               r  OBUS_PORT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.411ns (68.955%)  route 0.635ns (31.045%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.556     1.439    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/fwALUMEM/aux_reg[2]/Q
                         net (fo=1, routed)           0.144     1.747    CPU_CHIP_inst/fwALUMEM_n_29
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  CPU_CHIP_inst/OBUS_PORT_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.491     2.283    OBUS_PORT_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.486 r  OBUS_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.486    OBUS_PORT[2]
    U19                                                               r  OBUS_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.396ns (65.016%)  route 0.751ns (34.984%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.558     1.441    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CPU_CHIP_inst/fwMEM/aux_reg[4]/Q
                         net (fo=1, routed)           0.140     1.722    CPU_CHIP_inst/fwMEM_n_27
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.767 r  CPU_CHIP_inst/OBUS_PORT_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.611     2.378    OBUS_PORT_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.588 r  OBUS_PORT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.588    OBUS_PORT[4]
    W18                                                               r  OBUS_PORT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.425ns (64.495%)  route 0.784ns (35.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  CPU_CHIP_inst/fwMEM/aux_reg[5]/Q
                         net (fo=1, routed)           0.223     1.835    CPU_CHIP_inst/fwMEM_n_26
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  CPU_CHIP_inst/OBUS_PORT_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.562     2.441    OBUS_PORT_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.657 r  OBUS_PORT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.657    OBUS_PORT[5]
    U15                                                               r  OBUS_PORT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.414ns (63.719%)  route 0.805ns (36.281%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  CPU_CHIP_inst/fwMEM/aux_reg[8]/Q
                         net (fo=1, routed)           0.201     1.813    CPU_CHIP_inst/fwMEM_n_23
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  CPU_CHIP_inst/OBUS_PORT_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.604     2.462    OBUS_PORT_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.668 r  OBUS_PORT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.668    OBUS_PORT[8]
    V13                                                               r  OBUS_PORT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.478ns (64.634%)  route 0.809ns (35.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.565     1.448    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  CPU_CHIP_inst/fwALUMEM/aux_reg[7]/Q
                         net (fo=1, routed)           0.200     1.813    CPU_CHIP_inst/fwALUMEM_n_24
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.046     1.859 r  CPU_CHIP_inst/OBUS_PORT_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.608     2.467    OBUS_PORT_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.268     3.735 r  OBUS_PORT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.735    OBUS_PORT[7]
    V14                                                               r  OBUS_PORT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.415ns (59.981%)  route 0.944ns (40.019%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.590     1.473    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]/Q
                         net (fo=1, routed)           0.163     1.800    CPU_CHIP_inst/fwALUMEM_n_31
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  CPU_CHIP_inst/OBUS_PORT_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.781     2.626    OBUS_PORT_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.832 r  OBUS_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    OBUS_PORT[0]
    U16                                                               r  OBUS_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwMEM/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.440ns (60.635%)  route 0.935ns (39.365%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.588     1.471    CPU_CHIP_inst/fwMEM/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  CPU_CHIP_inst/fwMEM/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CPU_CHIP_inst/fwMEM/aux_reg[1]/Q
                         net (fo=1, routed)           0.199     1.835    CPU_CHIP_inst/fwMEM_n_30
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  CPU_CHIP_inst/OBUS_PORT_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.735     2.615    OBUS_PORT_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.845 r  OBUS_PORT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.845    OBUS_PORT[1]
    E19                                                               r  OBUS_PORT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.393ns (57.409%)  route 1.034ns (42.591%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.564     1.447    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]/Q
                         net (fo=1, routed)           0.220     1.808    CPU_CHIP_inst/fwALUMEM_n_25
    SLICE_X15Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  CPU_CHIP_inst/OBUS_PORT_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.814     2.667    OBUS_PORT_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.874 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.874    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.422ns (50.627%)  route 1.387ns (49.373%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.594     1.477    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=35, routed)          0.459     2.077    CPU_CHIP_inst/pc/Q[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I4_O)        0.045     2.122 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.929     3.050    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.287 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.287    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.451ns (38.518%)  route 2.316ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.316     3.768    db_start/AR[0]
    SLICE_X0Y28          FDPE                                         f  db_start/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.507     4.848    db_start/CLK
    SLICE_X0Y28          FDPE                                         r  db_start/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.451ns (38.518%)  route 2.316ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.316     3.768    db_start/AR[0]
    SLICE_X0Y28          FDCE                                         f  db_start/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.507     4.848    db_start/CLK
    SLICE_X0Y28          FDCE                                         r  db_start/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.451ns (38.518%)  route 2.316ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.316     3.768    db_start/AR[0]
    SLICE_X0Y28          FDCE                                         f  db_start/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.507     4.848    db_start/CLK
    SLICE_X0Y28          FDCE                                         r  db_start/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[19]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.451ns (38.518%)  route 2.316ns (61.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.316     3.768    db_start/AR[0]
    SLICE_X0Y28          FDPE                                         f  db_start/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.507     4.848    db_start/CLK
    SLICE_X0Y28          FDPE                                         r  db_start/timer.count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.451ns (39.943%)  route 2.182ns (60.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.182     3.633    db_start/AR[0]
    SLICE_X0Y27          FDCE                                         f  db_start/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X0Y27          FDCE                                         r  db_start/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.451ns (39.943%)  route 2.182ns (60.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.182     3.633    db_start/AR[0]
    SLICE_X0Y27          FDCE                                         f  db_start/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X0Y27          FDCE                                         r  db_start/timer.count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.451ns (39.943%)  route 2.182ns (60.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.182     3.633    db_start/AR[0]
    SLICE_X0Y27          FDCE                                         f  db_start/timer.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X0Y27          FDCE                                         r  db_start/timer.count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.451ns (39.943%)  route 2.182ns (60.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.182     3.633    db_start/AR[0]
    SLICE_X0Y27          FDPE                                         f  db_start/timer.count_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X0Y27          FDPE                                         r  db_start/timer.count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.451ns (39.991%)  route 2.178ns (60.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.178     3.629    db_start/AR[0]
    SLICE_X1Y27          FDCE                                         f  db_start/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X1Y27          FDCE                                         r  db_start/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/FSM_sequential_controller.state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.629ns  (logic 1.451ns (39.991%)  route 2.178ns (60.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          2.178     3.629    db_start/AR[0]
    SLICE_X1Y27          FDCE                                         f  db_start/FSM_sequential_controller.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         1.505     4.846    db_start/CLK
    SLICE_X1Y27          FDCE                                         r  db_start/FSM_sequential_controller.state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.219ns (32.678%)  route 0.452ns (67.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    clk_divider_inst/AR[0]
    SLICE_X1Y21          FDCE                                         f  clk_divider_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.854     1.981    clk_divider_inst/CLK
    SLICE_X1Y21          FDCE                                         r  clk_divider_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.219ns (32.678%)  route 0.452ns (67.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    clk_divider_inst/AR[0]
    SLICE_X1Y21          FDCE                                         f  clk_divider_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.854     1.981    clk_divider_inst/CLK
    SLICE_X1Y21          FDCE                                         r  clk_divider_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.219ns (32.678%)  route 0.452ns (67.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    clk_divider_inst/AR[0]
    SLICE_X1Y21          FDCE                                         f  clk_divider_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.854     1.981    clk_divider_inst/CLK
    SLICE_X1Y21          FDCE                                         r  clk_divider_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.219ns (32.678%)  route 0.452ns (67.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.452     0.671    clk_divider_inst/AR[0]
    SLICE_X1Y21          FDCE                                         f  clk_divider_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.854     1.981    clk_divider_inst/CLK
    SLICE_X1Y21          FDCE                                         r  clk_divider_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (30.010%)  route 0.512ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.512     0.731    clk_divider_inst/AR[0]
    SLICE_X3Y22          FDCE                                         f  clk_divider_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X3Y22          FDCE                                         r  clk_divider_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (30.010%)  route 0.512ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.512     0.731    clk_divider_inst/AR[0]
    SLICE_X3Y22          FDCE                                         f  clk_divider_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X3Y22          FDCE                                         r  clk_divider_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (30.010%)  route 0.512ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.512     0.731    clk_divider_inst/AR[0]
    SLICE_X3Y22          FDCE                                         f  clk_divider_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X3Y22          FDCE                                         r  clk_divider_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (30.010%)  route 0.512ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.512     0.731    clk_divider_inst/AR[0]
    SLICE_X3Y22          FDCE                                         f  clk_divider_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X3Y22          FDCE                                         r  clk_divider_inst/counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.219ns (30.010%)  route 0.512ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.512     0.731    clk_divider_inst/AR[0]
    SLICE_X3Y22          FDCE                                         f  clk_divider_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X3Y22          FDCE                                         r  clk_divider_inst/counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.219ns (29.822%)  route 0.516ns (70.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          0.516     0.736    clk_divider_inst/AR[0]
    SLICE_X1Y22          FDCE                                         f  clk_divider_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=777, routed)         0.853     1.980    clk_divider_inst/CLK
    SLICE_X1Y22          FDCE                                         r  clk_divider_inst/counter_reg[14]/C





