RADEON_TV_VTOTAL	,	V_234
RADEON_TV_HOST_RD_WT_CNTL	,	V_44
NTSC_TV_PLL_M_27	,	V_185
RADEON_SYNC_PUB	,	V_242
RADEON_SET_UP_LEVEL_SHIFT	,	V_145
v_table	,	V_56
v_offset	,	V_77
RADEON_RESTART_FIELD	,	V_163
dev	,	V_5
RADEON_TABLE1_BOT_ADR_MASK	,	V_52
tv_pll_cntl	,	V_123
crtcPLL_post_div	,	V_282
rmx_type	,	V_157
pixclks_cntl	,	V_278
tv_ftotal	,	V_125
h_pos	,	V_88
RADEON_UV_GAIN_LIMIT_SHIFT	,	V_254
ARRAY_SIZE	,	F_22
RADEON_HOST_FIFO_WT_ACK	,	V_46
RADEON_TABLE3_TOP_ADR_SHIFT	,	V_55
NTSC_TV_PLL_M_14	,	V_188
RADEON_TV_LINEAR_GAIN_SETTINGS	,	V_256
ver_syncstart	,	V_272
adjusted_mode	,	V_113
"compute_restart: h_size = %d h_inc = %d\n"	,	L_3
RADEON_H_INC_SHIFT	,	V_110
tv_dac_cntl	,	V_118
radeon_legacy_tv_adjust_crtc_reg	,	F_24
RADEON_VCODE_TABLE_SEL_MASK	,	V_57
htotal2_cntl	,	V_286
RADEON_TV_RGB_CNTL	,	V_229
"compute_restarts: def = %u h = %d v = %d, p1 = %04x, p2 = %04x, restart = %d\n"	,	L_1
RADEON_PIX2CLK_SRC_SEL_MASK	,	V_283
radeon_get_htiming_tables_addr	,	F_11
RADEON_TVPDC_SHIFT	,	V_211
n_wait_loops	,	V_30
hrestart	,	V_70
f_total	,	V_76
NTSC_TV_CLOCK_T	,	V_100
pal_tvdac_adj	,	V_180
RADEON_TV_DAC_STD_NTSC	,	V_183
RADEON_SLEW_RATE_LIMIT	,	V_140
FRAC_BITS	,	V_162
PAL_TV_PLL_P_14	,	V_196
RADEON_TV_DAC_RDACPD	,	V_222
RADEON_PIXCLK_TV_SRC_SEL	,	V_284
ntsc_tvdac_adj	,	V_179
ver_resolution	,	V_236
RREG32	,	F_5
RADEON_TV_HDISP	,	V_231
RADEON_CRTC_H_SYNC_STRT_CHAR	,	V_266
RADEON_UV_GAIN_SHIFT	,	V_257
rdev	,	V_8
reference_freq	,	V_21
save_pll_test	,	V_32
def_restart	,	V_95
RADEON_H_INC_MASK	,	V_108
RADEON_TVPLL_RESET	,	V_227
to_radeon_encoder	,	F_16
RADEON_C_GRN_EN	,	V_249
RADEON_VCODE_TABLE_SEL_SHIFT	,	V_58
vert_space	,	V_114
RADEON_TV_MAX_FIFO_ADDR_INTERNAL	,	V_51
h_inc	,	V_81
h_sync_strt_wid	,	V_260
uint32_t	,	T_2
i	,	V_33
j	,	V_34
h_offset	,	V_78
PAL_TV_PLL_P_27	,	V_193
hor_timing_PAL	,	V_93
m	,	V_129
RADEON_TV_HSTART	,	V_232
n	,	V_130
RADEON_TV_Y_SAW_TOOTH_CNTL	,	V_240
p	,	V_131
tv_y_fall_cntl	,	V_126
htotal_cntl	,	V_275
RADEON_TV_DAC_NBLANK	,	V_181
RADEON_TV_U_BURST_LEVEL_MASK	,	V_147
NTSC_TV_LINES_PER_FRAME	,	V_97
RADEON_TV_VSCALER_CNTL2	,	V_171
RADEON_TV_VSCALER_CNTL1	,	V_161
tv_std	,	V_22
RADEON_TVPCP_SHIFT	,	V_207
RADEON_TV_SYNC_IO_DRIVE	,	V_243
TV_STD_NTSC	,	V_23
RADEON_UVRAM_READ_MARGIN_SHIFT	,	V_154
DRM_DEBUG_KMS	,	F_17
RADEON_TV_Y_FALL_CNTL	,	V_238
tv	,	V_62
radeon_device	,	V_7
ppll_div_3	,	V_277
available_tv_modes	,	V_26
radeon_tv_mode_constants	,	V_1
PAL_TV_PLL_N_14	,	V_195
n_tests	,	V_29
RADEON_TV_V_BURST_LEVEL_SHIFT	,	V_149
WREG32_PLL	,	F_7
RADEON_TV_MASTER_CNTL	,	V_216
RADEON_TV_M0LO_MASK	,	V_197
TV_STD_NTSC_J	,	V_24
h_total	,	V_74
hor_timing_NTSC	,	V_90
radeon_legacy_tv_mode_set	,	F_18
RADEON_TV_SYNC_CNTL	,	V_241
RADEON_TV_FIFO_CE_EN	,	V_136
RADEON_TV_DAC_NHOLD	,	V_182
RADEON_PIX2CLK_SRC_SEL_P2PLLCLK	,	V_285
PAL_TV_VFTOTAL	,	V_87
YCOEF_value	,	V_168
timing_cntl	,	V_107
drm_display_mode	,	V_111
hor_resolution	,	V_99
RADEON_RGB_ATTEN_SEL	,	F_20
PAL_TV_PLL_N_27	,	V_192
NTSC_TV_PLL_N_27	,	V_186
RADEON_TV_PRE_DAC_MUX_CNTL	,	V_247
p2pll	,	V_19
radeon_legacy_tv_adjust_pll2	,	F_27
radeon_legacy_tv_adjust_pll1	,	F_26
MAX_H_CODE_TIMING_LEN	,	V_63
NTSC_TV_VFTOTAL	,	V_86
tv_vscaler_cntl2	,	V_122
tv_y_saw_tooth_cntl	,	V_128
tv_vscaler_cntl1	,	V_121
RADEON_HCODE_TABLE_SEL_SHIFT	,	V_50
radeon_wait_pll_lock	,	F_3
RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT	,	V_155
RADEON_PLL_MASK_READ_B	,	V_37
H_POS_UNIT	,	V_89
RADEON_TVOUT_SCALE_EN	,	V_153
const_ptr	,	V_14
RADEON_TV_FIFO_ASYNC_RST	,	V_219
RADEON_BLANK_LEVEL_SHIFT	,	V_146
RADEON_UV_INC_SHIFT	,	V_176
NTSC_TV_PLL_N_14	,	V_189
RADEON_TV_DAC_GDACPD	,	V_223
WREG32	,	F_4
radeon_encoder_tv_dac	,	V_11
RADEON_CRT_ASYNC_RST	,	V_218
RADEON_DAC_DITHER_EN	,	V_251
p1pll	,	V_20
RADEON_CLOCK_CNTL_DATA	,	V_39
RADEON_VIN_ASYNC_RST	,	V_134
cnt_threshold	,	V_31
tv_dac	,	V_12
RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT	,	V_268
tv_modulator_cntl2	,	V_120
RADEON_TABLE3_TOP_ADR_MASK	,	V_54
tv_modulator_cntl1	,	V_119
radeon_get_vtiming_tables_addr	,	F_12
tv_uv_adr	,	V_47
PAL_TV_H_SIZE_UNIT	,	V_105
RADEON_RESTART_PHASE_FIX	,	V_139
v_total	,	V_75
RADEON_TV_Y_RISE_CNTL	,	V_239
RADEON_TV_N0HI_SHIFT	,	V_203
TV_STD_PAL_M	,	V_25
RADEON_MAX_UV_ADR_MASK	,	V_59
dev_private	,	V_9
hor_start	,	V_233
RADEON_TV_N0LO_SHIFT	,	V_201
v_sync_strt_wid	,	V_262
RADEON_TV_CRC_CNTL	,	V_252
base	,	V_6
NTSC_TV_PLL_P_14	,	V_190
h_total_disp	,	V_259
h_table	,	V_48
TV_STD_SCART_PAL	,	V_150
RADEON_Y_OUTPUT_DITHER_EN	,	V_173
RADEON_UVFLT_EN	,	V_143
drm_device	,	V_4
radeon_legacy_tv_init_restarts	,	F_15
H_TABLE_POS2	,	V_92
tmp	,	V_42
H_TABLE_POS1	,	V_91
v_code_timing	,	V_66
tv_pll_cntl1	,	V_124
RADEON_HTOT_CNTL_VGA_EN	,	V_279
RADEON_CRTC_V_DISP_SHIFT	,	V_269
tv_rgb_cntl	,	V_117
RADEON_TVPVG_MASK	,	V_208
RADEON_TV_DAC_CNTL	,	V_220
RADEON_TVCLK_ALWAYS_ONb	,	V_138
PAL_TV_PLL_M_14	,	V_194
RADEON_TV_DAC_BDACPD	,	V_224
RADEON_UV_INC_MASK	,	V_177
RADEON_TV_DAC_BGSLEEP	,	V_221
encoder	,	V_28
crtc	,	V_17
tv_master_cntl	,	V_116
radeon_legacy_tv_get_std_mode	,	F_1
RADEON_Y_DEL_W_SIG_SHIFT	,	V_164
RADEON_TV_TIMING_CNTL	,	V_244
ver_total	,	V_84
RADEON_CRTC_H_SYNC_STRT_PIX	,	V_265
p2pll_div_0	,	V_288
RADEON_TV_UV_ADR	,	V_61
ASIC_IS_R300	,	F_19
RADEON_TV_PLL_CNTL	,	V_226
RADEON_Y_GAIN_SHIFT	,	V_258
pll_ref_freq	,	V_3
radeon_legacy_write_tv_restarts	,	F_14
RADEON_TV_P_SHIFT	,	V_205
RREG8	,	F_9
RADEON_TV_ON	,	V_137
RADEON_UV_TO_BUF_DITHER_EN	,	V_175
RADEON_ALT_PHASE_EN	,	V_151
RADEON_CMP_BLU_EN	,	V_250
RADEON_CLOCK_CNTL_INDEX	,	V_38
RADEON_Y_GAIN_LIMIT_SHIFT	,	V_255
PAL_TV_PLL_M_27	,	V_191
RADEON_TABLE1_BOT_ADR_SHIFT	,	V_53
post_div	,	V_274
radeon_legacy_tv_write_fifo	,	F_10
radeon_restore_tv_timing_tables	,	F_13
RADEON_CRTC_H_TOTAL_SHIFT	,	V_264
vert_timing_PAL	,	V_215
vert_timing	,	V_133
u16	,	T_3
RADEON_CRTC_V_TOTAL_SHIFT	,	V_270
hor_syncstart	,	V_267
RADEON_TV_HTOTAL	,	V_230
NTSC_TV_H_SIZE_UNIT	,	V_102
YCOEF_EN_value	,	V_167
RADEON_TV_N0HI_MASK	,	V_202
PAL_TV_ZERO_H_SIZE	,	V_106
restart	,	V_73
RADEON_YFLT_EN	,	V_142
RADEON_RGB_SRC_SEL_CRTC1	,	V_160
RADEON_RGB_SRC_SEL_CRTC2	,	V_156
RADEON_TVPDC_MASK	,	V_210
RADEON_MAX_UV_ADR_SHIFT	,	V_60
MAX_V_CODE_TIMING_LEN	,	V_65
vert_timing_NTSC	,	V_214
RADEON_DITHER_MODE	,	V_172
tv_y_rise_cntl	,	V_127
RADEON_TV_VRESTART	,	V_71
RADEON_TV_FRESTART	,	V_67
RADEON_TVPLL_TEST_DIS	,	V_213
RADEON_TV_ASYNC_RST	,	V_217
RADEON_Y_RED_EN	,	V_248
RADEON_TVPVG_SHIFT	,	V_209
v_total_disp	,	V_261
RADEON_CRTC_V_SYNC_STRT_SHIFT	,	V_273
RADEON_PLL_TEST_CNTL	,	V_36
h_size	,	V_101
mode	,	V_112
radeon_pll	,	V_15
drm_encoder	,	V_27
u32	,	V_109
hor_timing	,	V_132
RADEON_UV_OUTPUT_POST_SCALE_SHIFT	,	V_178
RADEON_RGB_SRC_SEL_RMX	,	V_159
RADEON_TV_M0HI_SHIFT	,	V_199
WREG32_PLL_P	,	F_23
v_pos	,	V_96
radeon_crtc	,	V_10
to_radeon_crtc	,	F_2
RREG32_PLL	,	F_6
radeon_encoder	,	V_2
RMX_OFF	,	V_158
RADEON_CRTC_H_DISP_SHIFT	,	V_263
RADEON_TV_FTOTAL	,	V_237
RADEON_TVPCP_MASK	,	V_206
RADEON_Y_FALL_PING_PONG	,	V_169
RADEON_TVCLK_SRC_SEL_TVPLL	,	V_212
RADEON_CRTC_V_SYNC_STRT	,	V_271
RADEON_TV_M0HI_MASK	,	V_198
uint16_t	,	T_1
RADEON_Y_RISE_PING_PONG	,	V_170
p2pll_ref_div	,	V_287
h_changed	,	V_82
RADEON_CY_FILT_BLEND_SHIFT	,	V_144
RADEON_TV_VDISP	,	V_235
SLOPE_limit	,	V_165
RADEON_TV_HOST_WRITE_DATA	,	V_43
flicker_removal	,	V_115
RADEON_TV_P_MASK	,	V_204
get_post_div	,	F_25
p1	,	V_79
RADEON_HCODE_TABLE_SEL_MASK	,	V_49
p2	,	V_80
RADEON_SYNC_TIP_LEVEL	,	V_141
RADEON_UV_OUTPUT_DITHER_EN	,	V_174
"compute_restart: F/H/V=%u,%u,%u\n"	,	L_2
RADEON_TV_V_BURST_LEVEL_MASK	,	V_148
RADEON_TV_GAIN_LIMIT_SETTINGS	,	V_253
crtcPLL_M	,	V_280
frestart	,	V_68
crtcPLL_N	,	V_281
pix_to_tv	,	V_94
PAL_TV_LINES_PER_FRAME	,	V_98
RADEON_HOST_FIFO_WT	,	V_45
enc_priv	,	V_13
RADEON_TV_N0LO_MASK	,	V_200
RADEON_CRT_FIFO_CE_EN	,	V_135
h_code_timing	,	V_64
addr	,	V_40
value	,	V_41
TV_STD_PAL_60	,	V_85
RADEON_RGB_DITHER_EN	,	V_152
NTSC_TV_PLL_P_27	,	V_187
WREG8	,	F_8
vrestart	,	V_72
RADEON_RGB_ATTEN_VAL	,	F_21
RADEON_TEST_DEBUG_MUX	,	V_35
RADEON_TV_PLL_CNTL1	,	V_225
NTSC_TV_ZERO_H_SIZE	,	V_103
pll	,	V_16
RADEON_TVPLL_SLEEP	,	V_228
PAL_TV_CLOCK_T	,	V_104
RADEON_TV_DAC_STD_PAL	,	V_184
RADEON_TV_MODULATOR_CNTL1	,	V_245
hor_total	,	V_83
RADEON_TV_HRESTART	,	V_69
SLOPE_value	,	V_166
RADEON_TV_MODULATOR_CNTL2	,	V_246
ppll_ref_div	,	V_276
crtc_id	,	V_18
