// Generated by CIRCT 42e53322a
module add12u_2L7(	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:2:3
  input  [11:0] A,	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:2:28
                B,	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:2:41
  output [12:0] O	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:2:55
);

  wire _GEN = A[9] & B[9] | B[9] & B[8] | A[9] & B[8];	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:3:10, :6:10, :7:10, :11:10, :12:10, :13:11, :14:11
  wire _GEN_0 = A[10] & B[10] | B[10] & _GEN | A[10] & _GEN;	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:4:10, :8:10, :14:11, :16:11, :17:11, :18:11, :19:11
  assign O =
    {A[11] & B[11] | B[11] & _GEN_0 | A[11] & _GEN_0,
     A[11] ^ B[11] ^ _GEN_0,
     A[10] ^ B[10] ^ _GEN,
     A[9] ^ B[9] ^ B[8],
     A[8:7],
     B[6:5],
     B[7],
     A[3],
     A[4],
     B[3],
     B[0]};	// /tmp/tmp.uQOnhlPcQH/27935_evoapproxlib_adders_12_unsigned_pareto_pwr_mse_add12u_2L7.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :14:11, :15:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:5
endmodule

