#### stage 1:(week 12 or about)

* add an icache(done)
* make use of stall(done) and rdy**(todo)**
* confirm the safety of the use of negedge(done)

#### stage 2:(week 13)

* add dcache with write through**(todo)**

#### stage 3:(week 14 and week 17~18)

* add a FIFO ROB and make it 4 stages(done)

* add branch prediction(done)
* pass FPGA test **(todo)**
* speed up**(todo)**

##### step optional: 

make it superscalar