library ieee;
use ieee.std_logic_1164.all;
entity d is
port(clk : in std_logic;
d : in std_logic;
q : out std_logic
);
end entity;
architecture arch_d of d is
begin

begin

q <= d;


end arch_d;
