Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 17:20:58 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_Overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.313    -1964.028                    559                 5442        0.042        0.000                      0                 5442        0.345        0.000                       0                  2882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
Counter_Overlay_i/c_clk/inst/clk_in1      {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_1_0_1  {0.000 1.250}        2.500           400.000         
  clkfbout_Counter_Overlay_clk_wiz_1_0_1  {0.000 4.000}        8.000           125.000         
Counter_Overlay_i/clk_wiz_1_clk_out1      {0.000 1.250}        2.500           400.000         
clk_fpga_0                                {0.000 5.000}        10.000          100.000         
sys_clock                                 {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_Counter_Overlay_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Counter_Overlay_i/c_clk/inst/clk_in1                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_Counter_Overlay_clk_wiz_1_0_1                                                                                                                                                    0.345        0.000                       0                     2  
  clkfbout_Counter_Overlay_clk_wiz_1_0_1                                                                                                                                                    5.845        0.000                       0                     3  
Counter_Overlay_i/clk_wiz_1_clk_out1           -0.309       -4.651                     35                  256        0.262        0.000                      0                  256        0.750        0.000                       0                   132  
clk_fpga_0                                      3.419        0.000                      0                 4534        0.042        0.000                      0                 4534        4.020        0.000                       0                  2474  
sys_clock                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_Counter_Overlay_clk_wiz_0_0          2.039        0.000                      0                  392        0.263        0.000                      0                  392        3.500        0.000                       0                   266  
  clkfbout_Counter_Overlay_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            Counter_Overlay_i/clk_wiz_1_clk_out1       -1.681     -181.387                    132                  132        0.151        0.000                      0                  132  
clk_fpga_0                            clk_out1_Counter_Overlay_clk_wiz_0_0       -5.313    -1777.990                    392                  392        1.706        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Counter_Overlay_i/c_clk/inst/clk_in1
  To Clock:  Counter_Overlay_i/c_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Counter_Overlay_i/c_clk/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/c_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0_1
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    Counter_Overlay_i/c_clk/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0_1
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_1_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5    Counter_Overlay_i/c_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Counter_Overlay_i/c_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :           35  Failing Endpoints,  Worst Slack       -0.309ns,  Total Violation       -4.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 2.200ns (78.392%)  route 0.606ns (21.608%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.120 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.443 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.443    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 2.192ns (78.331%)  route 0.606ns (21.669%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.120 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.435 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.435    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.200ns (78.872%)  route 0.589ns (21.128%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.037 - 2.500 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.706     1.706    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     2.224 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.589     2.813    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.470 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.470    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.704    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.821    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.055    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.172 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.495 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.495    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X54Y90         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.537     4.037    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y90         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.150     4.187    
                         clock uncertainty           -0.060     4.127    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.109     4.236    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 2.192ns (78.812%)  route 0.589ns (21.188%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 4.037 - 2.500 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.706     1.706    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     2.224 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.589     2.813    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.470 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.470    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.587 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.704 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.704    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.821 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.821    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.938 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.938    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.055 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.055    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.172 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.487 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.487    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X54Y90         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.537     4.037    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y90         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.150     4.187    
                         clock uncertainty           -0.060     4.127    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.109     4.236    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.246ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 2.148ns (78.621%)  route 0.584ns (21.379%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 4.034 - 2.500 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.700     1.700    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.584     2.740    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.414 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.414    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.528    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.642    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.984    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.098 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.098    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.432 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.432    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_6
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.534     4.034    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.150     4.184    
                         clock uncertainty           -0.060     4.124    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.062     4.186    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 -0.246    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 2.116ns (77.726%)  route 0.606ns (22.274%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.120 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.359 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.359    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_5
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[30]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 2.127ns (78.455%)  route 0.584ns (21.545%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 4.034 - 2.500 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.700     1.700    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.584     2.740    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.414 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.414    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.528 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.528    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.642 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.642    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.756 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.756    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.870 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.870    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.984 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.984    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.098 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.098    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.411 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.411    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.534     4.034    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism              0.150     4.184    
                         clock uncertainty           -0.060     4.124    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.062     4.186    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.205ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 2.096ns (77.561%)  route 0.606ns (22.439%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.120 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.339 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.339    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_7
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 2.083ns (77.452%)  route 0.606ns (22.548%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.326 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.326    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_6
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 2.075ns (77.385%)  route 0.606ns (22.615%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.637     1.637    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/Q
                         net (fo=2, routed)           0.597     2.752    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.409 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.409    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.526 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.535    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]_i_1_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.652 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.652    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.769 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.769    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.886 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.003 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.003    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.318 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.318    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_4
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism              0.114     4.085    
                         clock uncertainty           -0.060     4.025    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.109     4.134    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                 -0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.568     0.568    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/Q
                         net (fo=2, routed)           0.118     0.827    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]
    SLICE_X55Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.935 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.935    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]_i_3_n_4
    SLICE_X55Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.835     0.835    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y78         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
                         clock pessimism             -0.267     0.568    
    SLICE_X55Y78         FDRE (Hold_fdre_C_D)         0.105     0.673    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.571     0.571    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/Q
                         net (fo=2, routed)           0.118     0.830    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.938 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.938    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]_i_1_n_4
    SLICE_X55Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.838     0.838    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism             -0.267     0.571    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.105     0.676    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.574     0.574    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/Q
                         net (fo=2, routed)           0.120     0.835    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.943 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.943    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_4
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.841     0.841    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism             -0.267     0.574    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105     0.679    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.574     0.574    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/Q
                         net (fo=2, routed)           0.120     0.835    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.943 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.943    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_4
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/C
                         clock pessimism             -0.268     0.574    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     0.679    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.572     0.572    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/Q
                         net (fo=2, routed)           0.120     0.833    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.941 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_4
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.839     0.839    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/C
                         clock pessimism             -0.267     0.572    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.105     0.677    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.573     0.573    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/Q
                         net (fo=2, routed)           0.120     0.834    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.942    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_4
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.840     0.840    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/C
                         clock pessimism             -0.267     0.573    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.105     0.678    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.572     0.572    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/Q
                         net (fo=2, routed)           0.114     0.827    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.942 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.942    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]_i_1_n_7
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.839     0.839    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y82         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]/C
                         clock pessimism             -0.267     0.572    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.105     0.677    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.574     0.574    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/Q
                         net (fo=2, routed)           0.115     0.830    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.945 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.945    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]_i_1_n_7
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.841     0.841    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y84         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/C
                         clock pessimism             -0.267     0.574    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.105     0.679    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.574     0.574    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/Q
                         net (fo=2, routed)           0.115     0.830    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.945 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.945    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]_i_1_n_7
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y85         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism             -0.268     0.574    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.105     0.679    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.573     0.573    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/Q
                         net (fo=2, routed)           0.115     0.829    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.944 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.944    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]_i_1_n_7
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.840     0.840    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y83         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/C
                         clock pessimism             -0.267     0.573    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.105     0.678    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Counter_Overlay_i/clk_wiz_1_clk_out1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { Counter_Overlay_i/c_clk/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X36Y75  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X40Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y78  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y80  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X55Y80  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X57Y81  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y85  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y85  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y86  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y86  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y86  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y86  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y85  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X54Y85  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y85  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y85  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X36Y75  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X40Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X40Y77  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y79  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y80  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y80  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X55Y80  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.188ns (18.699%)  route 5.165ns (81.301%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         2.135     5.584    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.124     5.708 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_7/O
                         net (fo=8, routed)           1.257     6.964    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.088 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.781     7.870    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.152     8.022 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.992     9.014    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I4_O)        0.332     9.346 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     9.346    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480    12.659    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.031    12.765    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.957ns (16.047%)  route 5.007ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.687     2.981    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=31, routed)          2.866     6.266    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.297     6.563 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_4/O
                         net (fo=1, routed)           0.780     7.343    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_4_n_0
    SLICE_X37Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.467 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           0.978     8.445    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I0_O)        0.117     8.562 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.383     8.945    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X35Y91         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.479    12.658    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)       -0.305    12.428    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 2.629ns (42.055%)  route 3.622ns (57.945%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.968     4.632    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.321     4.953 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.919     5.872    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y103        LUT5 (Prop_lut5_I2_O)        0.352     6.224 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.910     7.134    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.328     7.462 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.462    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.838    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.955    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.826     9.103    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.334     9.437 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.437    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X28Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X28Y105        FDRE (Setup_fdre_C_D)        0.075    13.081    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.188ns (19.633%)  route 4.863ns (80.367%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         2.135     5.584    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.124     5.708 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_7/O
                         net (fo=8, routed)           1.257     6.964    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.088 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.781     7.870    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.152     8.022 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.690     8.712    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.332     9.044 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     9.044    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480    12.659    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.079    12.813    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 2.514ns (41.074%)  route 3.607ns (58.926%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.968     4.632    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.321     4.953 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.919     5.872    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y103        LUT5 (Prop_lut5_I2_O)        0.352     6.224 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.910     7.134    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.328     7.462 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.462    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.838    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.955    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.174 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.810     8.984    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.323     9.307 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.307    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y104        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.075    13.081    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.217ns (20.016%)  route 4.863ns (79.984%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         2.135     5.584    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.124     5.708 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_7/O
                         net (fo=8, routed)           1.257     6.964    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.088 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.781     7.870    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.152     8.022 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.690     8.712    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X32Y97         LUT4 (Prop_lut4_I2_O)        0.361     9.073 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000     9.073    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.480    12.659    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X32Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.118    12.852    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.058ns (17.932%)  route 4.842ns (82.068%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.470     4.919    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.152     5.071 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          2.070     7.141    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.326     7.467 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2/O
                         net (fo=1, routed)           0.415     7.882    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_2_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.887     8.893    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X33Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.476    12.655    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)       -0.043    12.687    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.828ns (14.214%)  route 4.997ns (85.786%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.938     6.387    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.511 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_4/O
                         net (fo=1, routed)           0.649     7.160    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_4_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.284 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           0.775     8.059    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.183 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           0.635     8.818    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X33Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.476    12.655    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)       -0.093    12.637    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.188ns (19.815%)  route 4.807ns (80.185%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699     2.993    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         2.135     5.584    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.124     5.708 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_7/O
                         net (fo=8, routed)           1.257     6.964    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.088 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.781     7.870    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.152     8.022 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.634     8.656    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.332     8.988 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     8.988    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.481    12.660    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.077    12.812    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.594ns (43.259%)  route 3.403ns (56.741%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.892     3.186    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.968     4.632    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.321     4.953 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.919     5.872    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X32Y103        LUT5 (Prop_lut5_I2_O)        0.352     6.224 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.910     7.134    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.328     7.462 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.462    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[3]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.838 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.838    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.955    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.270 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.606     8.876    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.307     9.183 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.183    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X28Y105        FDRE (Setup_fdre_C_D)        0.031    13.037    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.247ns (61.830%)  route 0.152ns (38.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/Q
                         net (fo=1, routed)           0.152     1.179    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].reg3_reg
    SLICE_X49Y79         LUT5 (Prop_lut5_I3_O)        0.099     1.278 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.278    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[22]
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.813     1.179    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092     1.236    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.101%)  route 0.200ns (48.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.545     0.881    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg[17]/Q
                         net (fo=1, routed)           0.200     1.245    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[17].reg1_reg
    SLICE_X47Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.290 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.290    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[17]
    SLICE_X47Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.815     1.181    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X47Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.091     1.237    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.557     0.893    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.112     1.146    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y92         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.824     1.190    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/Q
                         net (fo=1, routed)           0.232     1.252    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg
    SLICE_X44Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.297 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[25]
    SLICE_X44Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.815     1.181    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X44Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.091     1.237    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.295%)  route 0.207ns (49.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.545     0.881    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/Q
                         net (fo=1, routed)           0.207     1.251    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg
    SLICE_X49Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.296 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[16]
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.813     1.179    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.091     1.235    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.502%)  route 0.213ns (50.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.549     0.885    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg[18]/Q
                         net (fo=1, routed)           0.213     1.262    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[18].reg1_reg
    SLICE_X48Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.307 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.307    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[18]
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.819     1.185    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092     1.242    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.068%)  route 0.288ns (55.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.574     0.910    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.288     1.326    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.425 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.425    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.930     1.296    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.287%)  route 0.233ns (52.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/Q
                         net (fo=1, routed)           0.233     1.276    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].reg3_reg
    SLICE_X49Y78         LUT5 (Prop_lut5_I3_O)        0.045     1.321 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.321    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[29]
    SLICE_X49Y78         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.812     1.178    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.092     1.235    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.551     0.887    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.264     1.291    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X47Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.336 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.823     1.189    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.656     0.992    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.885     1.251    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y89    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y89    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y75    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y101   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y100   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.333ns (25.278%)  route 3.940ns (74.722%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.835     4.236    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471     6.302    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     6.275    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.333ns (25.278%)  route 3.940ns (74.722%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.835     4.236    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471     6.302    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     6.275    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.333ns (25.278%)  route 3.940ns (74.722%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.835     4.236    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471     6.302    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     6.275    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.333ns (25.278%)  route 3.940ns (74.722%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.835     4.236    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471     6.302    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y82         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X32Y82         FDRE (Setup_fdre_C_R)       -0.524     6.275    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.333ns (25.319%)  route 3.932ns (74.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.827     4.227    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.472     6.303    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524     6.276    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.333ns (25.319%)  route 3.932ns (74.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.827     4.227    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.472     6.303    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524     6.276    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.333ns (25.319%)  route 3.932ns (74.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.827     4.227    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.472     6.303    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524     6.276    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.333ns (25.319%)  route 3.932ns (74.681%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.827     4.227    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.472     6.303    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y83         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524     6.276    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.333ns (25.380%)  route 3.919ns (74.620%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 6.299 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.814     4.215    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.468     6.299    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/C
                         clock pessimism              0.567     6.866    
                         clock uncertainty           -0.069     6.796    
    SLICE_X32Y80         FDRE (Setup_fdre_C_R)       -0.524     6.272    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.333ns (25.380%)  route 3.919ns (74.620%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 6.299 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.679    -1.037    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.581 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/Q
                         net (fo=4, routed)           1.835     1.253    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[15]
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.377    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.778 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.778    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.892 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.006 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=4, routed)           1.270     3.277    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count0_carry__2_n_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.401 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.814     4.215    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.468     6.299    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/C
                         clock pessimism              0.567     6.866    
                         clock uncertainty           -0.069     6.796    
    SLICE_X32Y80         FDRE (Setup_fdre_C_R)       -0.524     6.272    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  2.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.543    -0.688    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=2, routed)           0.168    -0.379    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/gpio2_io_i[0]
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.334 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.808    -0.932    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.243    -0.688    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.091    -0.597    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552    -0.679    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=2, routed)           0.170    -0.368    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio2_io_i[0]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.323 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1_n_0
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.241    -0.679    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.092    -0.587    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.544    -0.687    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=6, routed)           0.120    -0.426    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X45Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X45Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.809    -0.931    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y76         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.543    -0.688    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/Q
                         net (fo=6, routed)           0.120    -0.427    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_2_n_4
    SLICE_X45Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.808    -0.932    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y74         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552    -0.679    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.170    -0.368    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X47Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.323 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.241    -0.679    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.091    -0.588    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.564    -0.667    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.177    -0.326    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X30Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.281 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.281    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X30Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.911    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.243    -0.667    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.120    -0.547    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552    -0.679    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X42Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.515 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/Q
                         net (fo=2, routed)           0.177    -0.338    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY
    SLICE_X42Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X42Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/C
                         clock pessimism              0.241    -0.679    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.120    -0.559    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.548    -0.683    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=6, routed)           0.127    -0.393    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.283 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.283    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_5
    SLICE_X32Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.813    -0.927    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X32Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                         clock pessimism              0.243    -0.683    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.134    -0.549    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552    -0.679    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.515 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=6, routed)           0.127    -0.389    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.279 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.279    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_5
    SLICE_X38Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.818    -0.922    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y84         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                         clock pessimism              0.242    -0.679    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.134    -0.545    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552    -0.679    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.515 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/Q
                         net (fo=6, routed)           0.127    -0.389    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.279 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.279    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1_n_5
    SLICE_X38Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
                         clock pessimism              0.241    -0.679    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.545    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Counter_Overlay_i/t_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y83     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y84     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y86     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y89     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y82     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y85     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X46Y86     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Counter_Overlay_i/t_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  Counter_Overlay_i/clk_wiz_1_clk_out1

Setup :          132  Failing Endpoints,  Worst Slack       -1.681ns,  Total Violation     -181.387ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.201%)  route 1.292ns (66.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.856     4.866    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.258     3.709    
    SLICE_X36Y73         FDRE (Setup_fdre_C_R)       -0.524     3.185    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.185    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.201%)  route 1.292ns (66.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.856     4.866    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.258     3.709    
    SLICE_X36Y73         FDRE (Setup_fdre_C_R)       -0.524     3.185    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.185    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.201%)  route 1.292ns (66.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.856     4.866    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.258     3.709    
    SLICE_X36Y73         FDRE (Setup_fdre_C_R)       -0.524     3.185    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.185    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.201%)  route 1.292ns (66.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 3.967 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.856     4.866    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.467     3.967    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y73         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.258     3.709    
    SLICE_X36Y73         FDRE (Setup_fdre_C_R)       -0.524     3.185    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          3.185    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.642ns (34.154%)  route 1.238ns (65.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.802     4.812    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.642ns (34.154%)  route 1.238ns (65.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.802     4.812    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.642ns (34.154%)  route 1.238ns (65.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.802     4.812    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.642ns (34.154%)  route 1.238ns (65.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.802     4.812    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y79         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.642ns (34.200%)  route 1.235ns (65.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.799     4.809    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.642ns (34.200%)  route 1.235ns (65.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 3.971 - 2.500 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.638     2.932    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     3.450 f  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.436     3.886    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.010 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.799     4.809    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         1.471     3.971    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X36Y80         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]/C
                         clock pessimism              0.000     3.971    
                         clock uncertainty           -0.258     3.713    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524     3.189    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                 -1.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.591%)  route 0.142ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.569     0.905    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.142     1.211    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X57Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.840     0.840    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X57Y81         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.258     1.098    
    SLICE_X57Y81         FDRE (Hold_fdre_C_CE)       -0.039     1.059    Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.262%)  route 0.209ns (59.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.553     0.889    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.209     1.239    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X45Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.821    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X45Y85         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.258     1.079    
    SLICE_X45Y85         FDRE (Hold_fdre_C_CE)       -0.039     1.040    Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.382%)  route 0.190ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.546     0.882    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y78         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.190     1.235    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X40Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.813     0.813    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X40Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.258     1.071    
    SLICE_X40Y77         FDRE (Hold_fdre_C_CE)       -0.039     1.032    Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.253     1.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y89         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.845     0.845    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X55Y89         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.258     1.103    
    SLICE_X55Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.064    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.102%)  route 0.290ns (60.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.162     1.384    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.258     1.100    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.009     1.109    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.102%)  route 0.290ns (60.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.162     1.384    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.258     1.100    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.009     1.109    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.102%)  route 0.290ns (60.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.162     1.384    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.258     1.100    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.009     1.109    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.102%)  route 0.290ns (60.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.162     1.384    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.842     0.842    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.258     1.100    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.009     1.109    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.708%)  route 0.350ns (65.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.222     1.444    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.841     0.841    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.258     1.099    
    SLICE_X54Y84         FDRE (Hold_fdre_C_R)         0.009     1.108    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Counter_Overlay_i/clk_wiz_1_clk_out1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             Counter_Overlay_i/clk_wiz_1_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Counter_Overlay_i/clk_wiz_1_clk_out1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.708%)  route 0.350ns (65.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.573     0.909    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.127     1.177    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/Dout[0]
    SLICE_X55Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr[0]_i_1/O
                         net (fo=32, routed)          0.222     1.444    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear
    SLICE_X54Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Counter_Overlay_i/clk_wiz_1_clk_out1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Counter_Overlay_i/c_clk/inst/clkout1_buf/O
                         net (fo=132, routed)         0.841     0.841    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/INT_MCLK
    SLICE_X54Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.258     1.099    
    SLICE_X54Y84         FDRE (Hold_fdre_C_R)         0.009     1.108    Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.313ns,  Total Violation    -1777.990ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.786%)  route 1.304ns (69.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.724    34.825    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.786%)  route 1.304ns (69.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.724    34.825    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.786%)  route 1.304ns (69.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.724    34.825    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.313ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.786%)  route 1.304ns (69.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.724    34.825    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.825    
  -------------------------------------------------------------------
                         slack                                 -5.313    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.580ns (31.608%)  route 1.255ns (68.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.675    34.776    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.776    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.580ns (31.608%)  route 1.255ns (68.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.675    34.776    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.776    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.580ns (31.608%)  route 1.255ns (68.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.675    34.776    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.776    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.580ns (31.608%)  route 1.255ns (68.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.675    34.776    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y80         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y80         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.776    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.258ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.640%)  route 1.253ns (68.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 30.302 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.673    34.774    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471    30.302    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/C
                         clock pessimism              0.000    30.302    
                         clock uncertainty           -0.262    30.040    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    29.516    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         29.516    
                         arrival time                         -34.774    
  -------------------------------------------------------------------
                         slack                                 -5.258    

Slack (VIOLATED) :        -5.258ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.640%)  route 1.253ns (68.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 30.302 - 32.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 32.941 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        1.647    32.941    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.456    33.397 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=6, routed)           0.580    33.977    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dout[0]
    SLICE_X47Y83         LUT2 (Prop_lut2_I1_O)        0.124    34.101 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.673    34.774    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         1.471    30.302    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/C
                         clock pessimism              0.000    30.302    
                         clock uncertainty           -0.262    30.040    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.524    29.516    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         29.516    
                         arrival time                         -34.774    
  -------------------------------------------------------------------
                         slack                                 -5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.706ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.095%)  route 0.066ns (31.905%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.553     0.889    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.066     1.096    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[12]
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.820    -0.920    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.262    -0.657    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.047    -0.610    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.377%)  route 0.109ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.563     0.899    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.109     1.149    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[12]
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.828    -0.912    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.912    
                         clock uncertainty            0.262    -0.649    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.076    -0.573    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.358%)  route 0.114ns (44.642%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.114     1.142    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[7]
    SLICE_X43Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.262    -0.658    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.076    -0.582    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.548     0.884    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y80         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.120     1.145    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X47Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.813    -0.927    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y79         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.927    
                         clock uncertainty            0.262    -0.664    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.078    -0.586    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.122     1.151    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[31]
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.818    -0.922    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.262    -0.659    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.076    -0.583    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.552     0.888    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.120     1.149    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[30]
    SLICE_X43Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.819    -0.921    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y86         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.262    -0.658    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.071    -0.587    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.661%)  route 0.122ns (46.338%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.550     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.122     1.148    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[10]
    SLICE_X49Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.817    -0.923    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.262    -0.660    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.072    -0.588    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.553     0.889    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.125     1.155    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[27]
    SLICE_X41Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.820    -0.920    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.262    -0.657    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.070    -0.587    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.814%)  route 0.131ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.563     0.899    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.131     1.171    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[8]
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.828    -0.912    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y74         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.000    -0.912    
                         clock uncertainty            0.262    -0.649    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.076    -0.573    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2474, routed)        0.554     0.890    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y89         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.126     1.157    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[26]
    SLICE_X41Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/t_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/t_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/clk_in1_Counter_Overlay_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=265, routed)         0.820    -0.920    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X41Y87         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.262    -0.657    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.070    -0.587    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.744    





