/*
 * Copyright (c) 2024 Junho Lee <junho@tsnlab.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_ETHERNET_ETH_TSN_NIC_H_
#define ZEPHYR_DRIVERS_ETHERNET_ETH_TSN_NIC_H_

#include <zephyr/kernel.h>
#include <zephyr/types.h>

/**
 * General delcarations
 */

#define CRC_LEN 4

#define ETH_ZLEN 60

#define NS_IN_1S 1000000000

/**
 * DMA-related items
 */

#define DMA_ID_H2C 0x1fc0
#define DMA_ID_C2H 0x1fc1

#define DMA_CHANNEL_ID_MASK 0x00000f00
#define DMA_CHANNEL_ID_LSB  8
#define DMA_ENGINE_ID_MASK  0xffff0000
#define DMA_ENGINE_ID_LSB   16

#define DMA_ALIGN_BYTES_MASK       0x00ff0000
#define DMA_ALIGN_BYTES_LSB        16
#define DMA_GRANULARITY_BYTES_MASK 0x0000ff00
#define DMA_GRANULARITY_BYTES_LSB  8
#define DMA_ADDRESS_BITS_MASK      0x000000ff
#define DMA_ADDRESS_BITS_LSB       0

#define DMA_CTRL_RUN_STOP               (1UL << 0)
#define DMA_CTRL_IE_DESC_STOPPED        (1UL << 1)
#define DMA_CTRL_IE_DESC_COMPLETED      (1UL << 2)
#define DMA_CTRL_IE_DESC_ALIGN_MISMATCH (1UL << 3)
#define DMA_CTRL_IE_MAGIC_STOPPED       (1UL << 4)
#define DMA_CTRL_IE_IDLE_STOPPED        (1UL << 6)
#define DMA_CTRL_IE_READ_ERROR          (1UL << 9)
#define DMA_CTRL_IE_DESC_ERROR          (1UL << 19)
#define DMA_CTRL_NON_INCR_ADDR          (1UL << 25)
#define DMA_CTRL_POLL_MODE_WB           (1UL << 26)
#define DMA_CTRL_STM_MODE_WB            (1UL << 27)

#define DMA_CTRL_NON_INCR_ADDR (1UL << 25)

#define DMA_H2C 0
#define DMA_C2H 1

#define DMA_C2H_OFFSET 0x1000

#define DMA_CONFIG_BAR_IDX  1
/* Size of BAR1, it needs to be hard-coded as there is no PCIe API for this */
#define DMA_CONFIG_BAR_SIZE 0x10000

#define DMA_ENGINE_START 16268831
#define DMA_ENGINE_STOP  16268830

/*
DMA_ENGINE_START (0x00F83E1F) 16268831
0xF8001F = 1111 1000 0000 0000 0001 1111 (binary)
           |     |               |     +--> bit [0:0] Run (start the SGDMA engine)
           |     |               +--> bits [4:0]  = 1Fh (all 1s, i.e., enable all ie_* error interrupts)
           |     +--> bits [23:19] = 0x1F (enable all ie_desc_error interrupts)
           +--> bits [31:24] = 0xF8 (only top 4 bits used, which are reserved)

DMA_ENGINE_STOP  (0x00F83E1E) //16268830
0xF8001E = 1111 1000 0000 0000 0001 1110 (binary)
           |     |               |     +--> bit [0:0] Stop transfer (if the engine is busy, it completes the current descriptor)
           |     |               +--> bits [4:0]  = 1Eh (all 1s, i.e., enable all ie_* error interrupts)
           |     +--> bits [23:19] = 0x1F (enable all ie_desc_error interrupts)
           +--> bits [31:24] = 0xF8 (only top 4 bits used, which are reserved)
*/

#define ETH_ALEN 6

#define BUFFER_SIZE 1500 /* Ethernet MTU */

#define DESC_MAGIC 0xAD4B0000UL

#define DESC_STOPPED   (1UL << 0)
#define DESC_COMPLETED (1UL << 1)
#define DESC_EOP       (1UL << 4)

#define SGDMA_OFFSET_FROM_CHANNEL 0x4000

#define DESC_REG_LO (SGDMA_OFFSET_FROM_CHANNEL + 0x80)
#define DESC_REG_HI (SGDMA_OFFSET_FROM_CHANNEL + 0x84)

#define LS_BYTE_MASK 0x000000FFUL

#define PCI_DMA_H(addr) ((addr >> 16) >> 16)
#define PCI_DMA_L(addr) (addr & 0xffffffffUL)

struct dma_tsn_nic_config_regs {
	uint32_t identifier;
	uint32_t _reserved1[4];
	uint32_t msi_enable;
};

struct dma_tsn_nic_engine_regs {
	uint32_t identifier;
	uint32_t control;
	uint32_t control_w1s;
	uint32_t control_w1c;
	uint32_t _reserved1[12]; /* padding */

	uint32_t status;
	uint32_t status_rc;
	uint32_t completed_desc_count;
	uint32_t alignments;
	uint32_t _reserved2[14]; /* padding */

	uint32_t poll_mode_wb_lo;
	uint32_t poll_mode_wb_hi;
	uint32_t interrupt_enable_mask;
	uint32_t interrupt_enable_mask_w1s;
	uint32_t interrupt_enable_mask_w1c;
	uint32_t _reserved3[9]; /* padding */

	uint32_t perf_ctrl;
	uint32_t perf_cyc_lo;
	uint32_t perf_cyc_hi;
	uint32_t perf_dat_lo;
	uint32_t perf_dat_hi;
	uint32_t perf_pnd_lo;
	uint32_t perf_pnd_hi;
} __packed; /* TODO: Move these to header file */

struct dma_tsn_nic_engine_sgdma_regs {
	volatile uint32_t identifier;
	volatile uint32_t _reserved1[31]; /* padding */

	/* bus address to first descriptor in Root Complex Memory */
	volatile uint32_t first_desc_lo;
	volatile uint32_t first_desc_hi;
	/* number of adjacent descriptors at first_desc */
	volatile uint32_t first_desc_adjacent;
	volatile uint32_t credits;
} __packed;

struct dma_tsn_nic_desc {
	uint32_t control;
	uint32_t bytes;
	uint32_t src_addr_lo;
	uint32_t src_addr_hi;
	uint32_t dst_addr_lo;
	uint32_t dst_addr_hi;
	uint32_t next_lo;
	uint32_t next_hi;
};

struct dma_tsn_nic_result {
	uint32_t status;
	uint32_t length;
	uint32_t _reserved1[6]; /* padding */
};

#define LOG_DESC(desc_ptr) do { \
    const struct dma_tsn_nic_desc *desc = (desc_ptr); \
    LOG_DBG("DMA DESC @ %p:", desc); \
    LOG_DBG("  control     : 0x%08x", desc->control); \
    LOG_DBG("  bytes       : 0x%08x", desc->bytes); \
    LOG_DBG("  src_addr_lo : 0x%08x", desc->src_addr_lo); \
    LOG_DBG("  src_addr_hi : 0x%08x", desc->src_addr_hi); \
    LOG_DBG("  dst_addr_lo : 0x%08x", desc->dst_addr_lo); \
    LOG_DBG("  dst_addr_hi : 0x%08x", desc->dst_addr_hi); \
    LOG_DBG("  next_lo     : 0x%08x", desc->next_lo); \
    LOG_DBG("  next_hi     : 0x%08x", desc->next_hi); \
} while (0)

/**
 * TSN-related items
 */

#define PHY_DELAY_CLOCKS 13 /* 14 clocks from MAC to PHY, but sometimes there is 1 tick error */

#define TX_ADJUST_NS (100 + 200) /* MAC + PHY */
#define RX_ADJUST_NS (188 + 324) /* MAC + PHY */

#define H2C_LATENCY_NS 30000 /* Estimated value */

#define TX_METADATA_SIZE (sizeof(struct tx_metadata))
#define RX_METADATA_SIZE (sizeof(struct rx_metadata))

#define DEFAULT_FROM_MARGIN_NS 500
#define DEFAULT_TO_MARGIN_NS   50000

enum tsn_timestamp_id {
	TSN_TIMESTAMP_ID_NONE = 0,
	TSN_TIMESTAMP_ID_GPTP = 1,
	TSN_TIMESTAMP_ID_NORMAL = 2,
	TSN_TIMESTAMP_ID_RESERVED1 = 3,
	TSN_TIMESTAMP_ID_RESERVED2 = 4,

	TSN_TIMESTAMP_ID_MAX,
};

enum tsn_fail_policy {
	TSN_FAIL_POLICY_DROP = 0,
	TSN_FAIL_POLICY_RETRY = 1,
};

struct tick_count {
	uint32_t tick: 29;
	uint32_t priority: 3;
} __packed __attribute__((scalar_storage_order("big-endian")));

struct tx_metadata {
	struct tick_count from;
	struct tick_count to;
	struct tick_count delay_from;
	struct tick_count delay_to;
	uint16_t frame_length;
	uint16_t timestamp_id;
	uint8_t fail_policy;
	uint8_t _reserved0[3];
	uint32_t _reserved1;
	uint32_t _reserved2;
} __packed __attribute__((scalar_storage_order("big-endian")));

struct tx_buffer {
	struct tx_metadata metadata;
	uint8_t data[BUFFER_SIZE];
} __packed __attribute__((scalar_storage_order("big-endian")));

struct rx_metadata {
	uint64_t timestamp;
	uint16_t frame_length;
} __packed __attribute__((scalar_storage_order("big-endian")));

struct rx_buffer {
	struct rx_metadata metadata;
	uint8_t data[BUFFER_SIZE];
} __packed __attribute__((scalar_storage_order("big-endian")));

/**
 * QoS-related items
 */

#define VLAN_PRIO_COUNT 8
#define TSN_PRIO_COUNT  8
#define MAX_QBV_SLOTS   20

struct qbv_slot {
	uint32_t duration_ns;
	bool opened_prios[NET_TC_TX_COUNT];
};

struct qbv_config {
	bool enabled;
	net_time_t start;
	struct qbv_slot slots[MAX_QBV_SLOTS];

	uint32_t slot_count;
};

struct qbv_baked_prio_slot {
	uint64_t duration_ns;
	bool opened;
};

struct qbv_baked_prio {
	struct qbv_baked_prio_slot slots[MAX_QBV_SLOTS];
	size_t slot_count;
};

struct qbv_baked_config {
	uint64_t cycle_ns;
	struct qbv_baked_prio prios[NET_TC_TX_COUNT];
};

struct qav_state {
	bool enabled;
	int32_t idle_slope;
	int32_t send_slope;
	int32_t hi_credit;
	int32_t lo_credit;

	int32_t credit;
	net_time_t last_update;
	net_time_t available_at;
};

struct buffer_tracker {
	uint64_t pending_packets;
	uint64_t last_tx_count;
};

struct tsn_config {
	struct qbv_config qbv;
	struct qbv_baked_config qbv_baked;
	struct qav_state qav[NET_TC_TX_COUNT];
	struct buffer_tracker buffer_tracker;
	net_time_t queue_available_at[TSN_PRIO_COUNT];
	net_time_t total_available_at;
};

struct eth_tsn_nic_config {
	const struct device *pci_dev;
};

struct eth_tsn_nic_data {
	struct net_if *iface;

	uint8_t mac_addr[NET_ETH_ADDR_LEN];

	mm_reg_t bar[DMA_CONFIG_BAR_IDX + 1];
	struct dma_tsn_nic_engine_regs *regs[2];
	struct dma_tsn_nic_engine_sgdma_regs *sgdma_regs[2];

	pthread_spinlock_t tx_lock;
	pthread_spinlock_t rx_lock;

	struct dma_tsn_nic_desc tx_desc;
	struct dma_tsn_nic_desc rx_desc;

	/* TODO: Maybe these need to be allocated dynamically */
	struct tx_buffer tx_buffer;
	struct rx_buffer rx_buffer;

	struct dma_tsn_nic_result res;

	struct k_work tx_work;
	struct k_work rx_work;

	struct tsn_config tsn_config;

	bool has_pkt; /* TODO: This is for test only */
};

void fill_default_metadata(const struct device *dev, net_time_t now, struct tx_metadata *metadata);

#if CONFIG_NET_TC_TX_COUNT

void tsn_init_configs(const struct device *dev);
int tsn_set_qbv(const struct device *dev, struct ethernet_qbv_param param);
int tsn_set_qav(const struct device *dev, struct ethernet_qav_param param);
int tsn_fill_metadata(const struct device *dev, net_time_t now, struct tx_buffer *tx_buf);

#else /* CONFIG_NET_TC_TX_COUNT */

inline void tsn_init_configs(const struct device *dev)
{
}
inline int tsn_set_qbv(const struct device *dev, struct ethernet_qbv_param param)
{
	return 0;
}
inline int tsn_set_qav(const struct device *dev, struct ethernet_qav_param param)
{
	return 0;
}
inline int tsn_fill_metadata(const struct device *dev, net_time_t now, struct tx_buffer *tx_buf)
{
	return fill_default_metadata(dev, now, &tx_buf->metadata);
}

#endif /* CONFIG_NET_TC_TX_COUNT */

#endif /* ZEPHYR_DRIVERS_ETHERNET_ETH_TSN_NIC_H_ */
