<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_DssVpLcdOpTimingCfg Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_DssVpLcdOpTimingCfg Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___d_s_s.html">DSS CSL-FL</a> &raquo; <a class="el" href="group___c_s_l___d_s_s_v_i_d_e_o_p_o_r_t.html">DSS Video Port CSL FL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Timing configuration for the LCD output.  
 <a href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#details">More...</a></p>

<p><code>#include &lt;csl_dssVideoPort.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a19292617b2fdd63c9d9d85a1ea41d97a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_fvid2___mode_info.html">Fvid2_ModeInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#a19292617b2fdd63c9d9d85a1ea41d97a">mInfo</a></td></tr>
<tr class="separator:a19292617b2fdd63c9d9d85a1ea41d97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeadccfcb9ea48ce2989afa051909b2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#aaeadccfcb9ea48ce2989afa051909b2e">dvoFormat</a></td></tr>
<tr class="separator:aaeadccfcb9ea48ce2989afa051909b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e927fefea2d081753712d11f440731d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#a1e927fefea2d081753712d11f440731d">cscRange</a></td></tr>
<tr class="separator:a1e927fefea2d081753712d11f440731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9967666ac6fea7f27b7fcfd6e4da55a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#a9967666ac6fea7f27b7fcfd6e4da55a6">videoIfWidth</a></td></tr>
<tr class="separator:a9967666ac6fea7f27b7fcfd6e4da55a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8eec6b33ff2de5a769235aee2a2acb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#a4d8eec6b33ff2de5a769235aee2a2acb">deltaLinesPerPanel</a></td></tr>
<tr class="separator:a4d8eec6b33ff2de5a769235aee2a2acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5348fe79a6dc369023b8f569b36d731b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___dss_vp_lcd_op_timing_cfg.html#a5348fe79a6dc369023b8f569b36d731b">fidFirst</a></td></tr>
<tr class="separator:a5348fe79a6dc369023b8f569b36d731b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Timing configuration for the LCD output. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a1e927fefea2d081753712d11f440731d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdOpTimingCfg::cscRange</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSC Range. For valid values see <a class="el" href="group___c_s_l___d_s_s_t_o_p.html#CSL_DssCscRange">CSL_DssCscRange</a> </p>

</div>
</div>
<a class="anchor" id="a4d8eec6b33ff2de5a769235aee2a2acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdOpTimingCfg::deltaLinesPerPanel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delta size of the odd field compared to the even field. For valid values see <a class="el" href="group___c_s_l___d_s_s_v_i_d_e_o_p_o_r_t.html#CSL_DssVpDeltaLpp">CSL_DssVpDeltaLpp</a> </p>

</div>
</div>
<a class="anchor" id="aaeadccfcb9ea48ce2989afa051909b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdOpTimingCfg::dvoFormat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Digital output format. For valid values see <a class="el" href="csl__fvid2__data_types_8h.html#Fvid2_DVFormat">Fvid2_DVFormat</a> </p>

</div>
</div>
<a class="anchor" id="a5348fe79a6dc369023b8f569b36d731b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdOpTimingCfg::fidFirst</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selects the first field to output in case of interlace mode. In case of progressive mode, the value is not used. For valid values see <a class="el" href="group___c_s_l___d_s_s_v_i_d_e_o_p_o_r_t.html#CSL_DssVpFidFirstVal">CSL_DssVpFidFirstVal</a> </p>

</div>
</div>
<a class="anchor" id="a19292617b2fdd63c9d9d85a1ea41d97a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_fvid2___mode_info.html">Fvid2_ModeInfo</a> CSL_DssVpLcdOpTimingCfg::mInfo</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FVID2 mode information <a class="el" href="struct_fvid2___mode_info.html" title="FVID2 Mode information structure. ">Fvid2_ModeInfo</a></p>
<p><b>standard</b>:<br />
 Standard for which to get the info. For valid values see #Fvid2_Standard. In case of <b>BT output</b> this should always be FVID2_STD_CUSTOM<br />
</p>
<p><b>width</b>:<br />
 Active video frame width in pixels <br />
</p>
<p><b>height</b>:<br />
 Active video frame height in lines <br />
</p>
<p><b>scanFormat</b>:<br />
 Scan format of standard. For valid values see #Fvid2_ScanFormat<br />
</p>
<p><b>hFrontPorch</b>:<br />
 Horizontal Front Porch. Specifies the number of pixel clock periods to add to the end of a line transmission before line clock is asserted. In BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Even Field. In case of BT progressive mode this field is unused<br />
</p>
<p><b>hBackPorch</b>:<br />
 Horizontal Back Porch. Specifies the number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display. In BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Even Field. In case of BT progressive mode this field is unused<br />
</p>
<p><b>hSyncLen</b>:<br />
 Horizontal synchronization pulse width. Encoded Value(from 1 to 256)to specify the number of pixel clock periods to pulse the line clock at the end of each line. In BT mode, this field corresponds to 12-bit horizontal blanking<br />
</p>
<p><b>vFrontPorch</b>:<br />
 Vertical front porch. Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the end of each frame. When in BT mode and interlaced, this field corresponds to the vertical field blanking No 1 for Odd Field. In case of BT progressive mode this field corresponds to the Vertical frame blanking No 2<br />
</p>
<p><b>vBackPorch</b>:<br />
 Vertical back porch. Encoded value (from 0 to 4095) to specify the number of line clock periods to add to the beginning of a frame. In BT mode and interlaced, this field corresponds to the vertical field blanking No 2 for Odd Field. In case of BT progressive mode this field corresponds to the Vertical frame blanking No 2 before the first set of pixels is output to the display<br />
</p>
<p><b>vSyncLen</b>:<br />
 Vertical synchronization pulse width. In active mode, RW 0x00 encoded value (from 1 to 256) to specify the number of line clock periods (program to value minus 1) to pulse the frame clock (VSYNC) pin at the end of each frame after the end of frame wait (VFP) period elapses. In BT mode, this field is not used<br />
</p>
<p><b>pixelClock, fps</b>: Not used, set to 0 or default </p>

</div>
</div>
<a class="anchor" id="a9967666ac6fea7f27b7fcfd6e4da55a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CSL_DssVpLcdOpTimingCfg::videoIfWidth</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Video interface Width, Valid options are<br />
 FVID2_VIFW_12BIT,<br />
 FVID2_VIFW_16BIT,<br />
 FVID2_VIFW_18BIT,<br />
 FVID2_VIFW_24BIT,<br />
 FVID2_VIFW_30BIT,<br />
 FVID2_VIFW_36BIT<br />
 For more details see #Fvid2_VideoIfWidth<br />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>V3/csl_dssVideoPort.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
