[   10.419524] RTW: rssi : -1 (%), rssi_level : 0
[   10.419530] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.419536] RTW: disable_ra : N, disable_pt : N
[   10.419541] RTW: is_noisy : N
[   10.419547] RTW: txrx_state : 0
[   10.419553] RTW: curr_tx_rate : CCK_1M (L)
[   10.419558] RTW: curr_tx_bw : 20MHz
[   10.419564] RTW: curr_retry_ratio : 0
[   10.419569] RTW: ra_mask : 0x00000000000fffff
[   10.419569] 
[   10.422013] RTW: recv eapol packet 1/4
[   10.423181] RTW: send eapol packet 2/4
[   10.428604] RTW: recv eapol packet 3/4
[   10.428960] RTW: send eapol packet 4/4
[   10.430249] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.430545] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.162587] codec_codec_ctl: set repaly channel...
[   13.162625] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.162632] codec_codec_ctl: set sample rate...
[   13.162717] codec_codec_ctl: set device...
[   13.399195] codec_set_device: set device: speaker...
[   21.609189] ISP Register Monitor v1.3 initializing
[   21.609329] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   21.636569] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   21.638135] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   21.638273] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   23.445520] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   23.448006] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   23.448024] *** PROBE: ISP device allocated successfully: 85fd8000 ***
[   23.448040] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   23.448046] *** PROBE: ISP device mutex and spinlock initialized ***
[   23.448053] *** PROBE: Event callback structure initialized at 0x856c1f80 (offset 0xc from isp_dev) ***
[   23.448063] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   23.448070] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   23.448076] *** PROBE: Platform data: c06b67a0 ***
[   23.448082] *** PROBE: Platform data validation passed ***
[   23.448087] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   23.448093] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   23.448098] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   23.448104] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   23.448110] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   23.465648] All ISP subdev platform drivers registered successfully
[   23.469346] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   23.469360] *** Registering platform device 0 from platform data ***
[   23.475805] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   23.475821] *** tx_isp_subdev_init: pdev=c06b6480, sd=85f92000, ops=c06b6aa0 ***
[   23.475827] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.475834] *** tx_isp_subdev_init: ops=c06b6aa0, ops->core=c06b6ad4 ***
[   23.475840] *** tx_isp_subdev_init: ops->core->init=c066c1c8 ***
[   23.475846] *** tx_isp_subdev_init: Set sd->dev=c06b6490, sd->pdev=c06b6480 ***
[   23.475853] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   23.475859] tx_isp_module_init: Module initialized for isp-w00
[   23.475865] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.475871] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   23.475878] tx_isp_subdev_init: platform_get_resource returned c06b6578 for device isp-w00
[   23.475886] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   23.475896] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   23.475902] isp_subdev_init_clks: Using platform data clock arrays: c06b6568
[   23.475908] isp_subdev_init_clks: Using platform data clock configs
[   23.475915] Platform data clock[0]: name=cgu_isp, rate=100000000
[   23.475926] Clock cgu_isp: set rate 100000000 Hz, result=0
[   23.475933] Clock cgu_isp enabled successfully
[   23.475940] Platform data clock[1]: name=isp, rate=65535
[   23.475948] Clock isp enabled successfully
[   23.480731] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   23.480746] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   23.480755] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.480764] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   23.480774] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.480784] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   23.480797] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.480806] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.480815] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   23.480825] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   23.480834] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   23.480844] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   23.480854] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   23.480863] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   23.480872] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   23.480881] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   23.480890] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   23.480900] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   23.480910] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   23.480920] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   23.480930] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   23.482750] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   23.482763] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   23.482773] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   23.482782] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482791] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482800] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   23.482810] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   23.482820] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   23.482845] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   23.482854] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   23.482866] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   23.482874] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482886] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482895] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482904] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   23.482914] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482923] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.482932] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   23.482943] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   23.482952] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   23.483205] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   23.483215] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483224] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483234] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483243] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   23.483252] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483262] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483271] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   23.483280] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   23.483290] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   23.483299] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   23.483308] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   23.483318] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   23.483327] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   23.483336] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   23.483346] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   23.483356] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   23.483366] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   23.483375] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   23.483384] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   23.483394] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   23.499180] CPM clock gates configured
[   23.499194] isp_subdev_init_clks: Successfully initialized 2 clocks
[   23.499204] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6480, sd=85f92000, ourISPdev=85fd8000 ***
[   23.499212] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85fd8000 ***
[   23.499218] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   23.499223] *** DEBUG: About to check device name matches ***
[   23.499229] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   23.499236] *** LINKED CSI device: 85f92000, regs: b0022000 ***
[   23.499242] *** CSI PROBE: Set dev_priv to csi_dev 85f92000 AFTER subdev_init ***
[   23.499249] *** CSI PROBE: Set host_priv to csi_dev 85f92000 AFTER subdev_init ***
[   23.499255] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   23.499261] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   23.499283] *** Platform device 0 (isp-w00) registered successfully ***
[   23.499290] *** Registering platform device 1 from platform data ***
[   23.509368] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   23.509384] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   23.509390] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   23.509396] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   23.509403] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   23.509409] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   23.509414] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   23.509420] *** VIC will operate in FULL mode with complete buffer operations ***
[   23.509426] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   23.509432] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   23.509438] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   23.509444] *** VIC PROBE: Stored vic_dev pointer 85f92400 in subdev dev_priv ***
[   23.509451] *** VIC PROBE: Set host_priv to vic_dev 85f92400 for Binary Ninja compatibility ***
[   23.509457] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   23.509464] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   23.509472] *** tx_isp_subdev_init: pdev=c06b6598, sd=85f92400, ops=c06b6a20 ***
[   23.509478] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.509484] *** tx_isp_subdev_init: ops=c06b6a20, ops->core=c06b6a3c ***
[   23.509490] *** tx_isp_subdev_init: ops->core->init=c068203c ***
[   23.509498] *** tx_isp_subdev_init: Set sd->dev=c06b65a8, sd->pdev=c06b6598 ***
[   23.509504] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   23.509510] tx_isp_module_init: Module initialized for isp-w02
[   23.509516] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.509524] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   23.509530] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   23.509540] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a4c, thread=c0667584, flags=0x80, name=isp-w02, dev_id=85fd8000) ***
[   23.509549] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a4c, thread=c0667584 ***
[   23.511842] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   23.511854] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   23.511861] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   23.511870] tx_isp_subdev_init: platform_get_resource returned c06b6690 for device isp-w02
[   23.511878] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   23.511887] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   23.511894] isp_subdev_init_clks: Using platform data clock arrays: c06b6680
[   23.511900] isp_subdev_init_clks: Using platform data clock configs
[   23.511908] Platform data clock[0]: name=cgu_isp, rate=100000000
[   23.511918] Clock cgu_isp: set rate 100000000 Hz, result=0
[   23.511924] Clock cgu_isp enabled successfully
[   23.511930] Platform data clock[1]: name=isp, rate=65535
[   23.511944] Clock isp enabled successfully
[   23.539180] CPM clock gates configured
[   23.539194] isp_subdev_init_clks: Successfully initialized 2 clocks
[   23.539204] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6598, sd=85f92400, ourISPdev=85fd8000 ***
[   23.539212] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85fd8000 ***
[   23.539218] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   23.539223] *** DEBUG: About to check device name matches ***
[   23.539229] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   23.539235] *** DEBUG: Retrieved vic_dev from subdev data: 85f92400 ***
[   23.539241] *** DEBUG: About to set ourISPdev->vic_dev = 85f92400 ***
[   23.539247] *** DEBUG: ourISPdev before linking: 85fd8000 ***
[   23.539253] *** DEBUG: ourISPdev->vic_dev set to: 85f92400 ***
[   23.539258] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   23.539264] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   23.539270] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   23.539278] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   23.539284] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   23.539289] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   23.539295] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   23.539316] *** Platform device 1 (isp-w02) registered successfully ***
[   23.539323] *** Registering platform device 2 from platform data ***
[   23.546574] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   23.546589] *** tx_isp_subdev_init: pdev=c06b63a8, sd=85fffc00, ops=c06b7904 ***
[   23.546596] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.546602] *** tx_isp_subdev_init: ops=c06b7904, ops->core=c06b7924 ***
[   23.546608] *** tx_isp_subdev_init: ops->core->init=c068e5f8 ***
[   23.546615] *** tx_isp_subdev_init: Set sd->dev=c06b63b8, sd->pdev=c06b63a8 ***
[   23.546622] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7904 ***
[   23.546628] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6aa0 ***
[   23.546634] tx_isp_module_init: Module initialized for isp-w01
[   23.546640] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.546648] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b63a8, sd=85fffc00, ourISPdev=85fd8000 ***
[   23.546655] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85fd8000 ***
[   23.546661] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   23.546666] *** DEBUG: About to check device name matches ***
[   23.546672] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   23.546678] *** LINKED VIN device: 85fffc00 ***
[   23.546685] *** VIN SUBDEV OPS CONFIGURED: core=c06b7924, video=c06b7918, s_stream=c068e7f0 ***
[   23.546692] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   23.546698] *** VIN PROBE: Set dev_priv to vin_dev 85fffc00 AFTER subdev_init ***
[   23.546704] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   23.546723] *** Platform device 2 (isp-w01) registered successfully ***
[   23.546730] *** Registering platform device 3 from platform data ***
[   23.550404] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   23.550420] *** tx_isp_subdev_init: pdev=c06b6268, sd=84cf7e00, ops=c06b6b54 ***
[   23.550427] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.550434] *** tx_isp_subdev_init: ops=c06b6b54, ops->core=c06bd9dc ***
[   23.550439] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   23.550446] *** tx_isp_subdev_init: Set sd->dev=c06b6278, sd->pdev=c06b6268 ***
[   23.550452] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6b54 ***
[   23.550459] *** tx_isp_subdev_init: ops->sensor=c06bd9d0, csi_subdev_ops=c06b6aa0 ***
[   23.550465] tx_isp_module_init: Module initialized for isp-fs
[   23.550471] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.550477] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   23.550484] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   23.550490] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   23.550498] *** FS PROBE: Set dev_priv to fs_dev 84cf7e00 AFTER subdev_init ***
[   23.550504] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   23.550522] *** Platform device 3 (isp-fs) registered successfully ***
[   23.550530] *** Registering platform device 4 from platform data ***
[   23.553038] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   23.553051] *** tx_isp_create_core_device: Creating ISP core device ***
[   23.553060] *** tx_isp_create_core_device: Core device created successfully: 85f92800 ***
[   23.553067] *** CORE PROBE: Set dev_priv to core_dev 85f92800 ***
[   23.553073] *** CORE PROBE: Set host_priv to core_dev 85f92800 - PREVENTS BadVA CRASH ***
[   23.553080] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   23.553087] *** tx_isp_subdev_init: pdev=c06b6130, sd=85f92800, ops=c06b6858 ***
[   23.553094] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.553100] *** tx_isp_subdev_init: ops=c06b6858, ops->core=c06b6884 ***
[   23.553107] *** tx_isp_subdev_init: ops->core->init=c067eb88 ***
[   23.553114] *** tx_isp_subdev_init: Set sd->dev=c06b6140, sd->pdev=c06b6130 ***
[   23.553120] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   23.553126] tx_isp_module_init: Module initialized for isp-m0
[   23.553132] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.553140] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   23.553146] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   23.553156] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a4c, thread=c0667584, flags=0x80, name=isp-m0, dev_id=85fd8000) ***
[   23.553165] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a4c, thread=c0667584 ***
[   23.555848] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   23.555859] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   23.555866] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   23.555875] tx_isp_subdev_init: platform_get_resource returned c06b6230 for device isp-m0
[   23.555883] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   23.555894] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   23.555900] isp_subdev_init_clks: Using platform data clock arrays: c06b6218
[   23.555906] isp_subdev_init_clks: Using platform data clock configs
[   23.555914] Platform data clock[0]: name=cgu_isp, rate=100000000
[   23.555923] Clock cgu_isp: set rate 100000000 Hz, result=0
[   23.555929] Clock cgu_isp enabled successfully
[   23.555936] Platform data clock[1]: name=isp, rate=65535
[   23.555943] Clock isp enabled successfully
[   23.555949] Platform data clock[2]: name=csi, rate=65535
[   23.555956] Clock csi enabled successfully
[   23.579226] CPM clock gates configured
[   23.579240] isp_subdev_init_clks: Successfully initialized 3 clocks
[   23.579250] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6130, sd=85f92800, ourISPdev=85fd8000 ***
[   23.579258] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85fd8000 ***
[   23.579264] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   23.579269] *** DEBUG: About to check device name matches ***
[   23.579276] *** DEBUG: CORE device name matched! Setting up Core device ***
[   23.579282] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   23.579290] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 85fd8000 ***
[   23.579296] *** tx_isp_link_core_device: Core device linked successfully ***
[   23.579302] *** Core subdev already registered at slot 3: 85f92800 ***
[   23.579308] *** LINKED CORE device: 85f92800 ***
[   23.579313] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   23.579318] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   23.579325] *** tx_isp_core_device_init: Initializing core device: 85f92800 ***
[   23.579337] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   23.579342] *** tx_isp_core_device_init: Core device initialized successfully ***
[   23.579348] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   23.579355] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 85fd8000 ***
[   23.579361] *** tx_isp_link_core_device: Core device linked successfully ***
[   23.579367] *** Core subdev already registered at slot 3: 85f92800 ***
[   23.579381] *** tx_isp_core_probe: Assigned frame_channels=85f92c00 to core_dev ***
[   23.579387] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   23.579392] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   23.579398] *** tx_isp_core_probe: Calling sensor_early_init ***
[   23.579404] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   23.579409] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   23.579415] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   23.579422] ispcore_slake_module: VIC device=85f92400, state=1ispcore_slake_module: Processing subdevices
[   23.579430] *** DEBUG: isp_dev=85fd8000, isp_dev->subdevs=85fdb274 ***<6>[   23.579438] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   23.579445] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   23.579452] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   23.579456] ispcore_slake_module: CSI slake success
[   23.579461] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   23.579467] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f92400 ***
[   23.579474] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f92400, current state=1 ***
[   23.579480] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   23.579486] ispcore_slake_module: VIC slake success
[   23.579490] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   23.579496] ispcore_slake_module: Managing ISP clocks
[   23.579500] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   23.579508] ispcore_slake_module: Complete, result=0<6>[   23.579513] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   23.579518] *** tx_isp_core_probe: Core device setup complete ***
[   23.579524] ***   - Core device: 85f92800 ***
[   23.579530] ***   - Channel count: 6 ***
[   23.579535] ***   - Linked to ISP device: 85fd8000 ***
[   23.579540] *** tx_isp_core_probe: Initializing core tuning system ***
[   23.579546] isp_core_tuning_init: Initializing tuning data structure
[   23.579558] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   23.579564] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   23.579570] *** SAFE: mode_flag properly initialized using struct member access ***
[   23.579575] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   23.579580] *** tx_isp_core_probe: Set platform driver data ***
[   23.579585] *** tx_isp_core_probe: Set global core device reference ***
[   23.579590] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   23.579596] ***   - Core device: 85f92800 ***
[   23.579602] ***   - Tuning device: 84d4e000 ***
[   23.579607] *** tx_isp_core_probe: Creating frame channel devices ***
[   23.579612] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   23.584598] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   23.587011] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   23.589696] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   23.594114] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   23.594130] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   23.594139] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   23.594148] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   23.594160] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   23.594170] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   23.594179] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   23.594188] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   23.594201] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   23.594210] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   23.594219] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   23.594228] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   23.594238] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   23.594247] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   23.594256] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   23.594266] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   23.594275] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   23.594284] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   23.594294] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   23.594303] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   23.594312] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   23.594322] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   23.594331] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   23.594340] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   23.594350] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   23.594359] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   23.594368] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   23.594384] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   23.594393] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   23.594402] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   23.597501] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   23.597511] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   23.597517] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   23.597522] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   23.597528] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   23.597536] tisp_code_create_tuning_node: Allocated dynamic major 251
[   23.604695] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   23.604706] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   23.604712] *** tx_isp_core_probe: Core probe completed successfully ***
[   23.604732] *** Platform device 4 (isp-m0) registered successfully ***
[   23.604738] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   23.604761] *** Created /proc/jz/isp directory ***
[   23.604769] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   23.604778] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   23.604785] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   23.604792] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c068406c ***
[   23.604800] *** PROC ENTRY FIX: Using ISP device 85fd8000 instead of VIC device 85f92400 for isp-w02 ***
[   23.604808] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   23.604814] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   23.604823] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   23.604832] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   23.604842] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   23.604870] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   23.604876] *** Misc device registration handled via main tx-isp device ***
[   23.604882] *** Misc device registration handled via main tx-isp device ***
[   23.604887] *** Misc device registration handled via main tx-isp device ***
[   23.604892] *** Misc device registration handled via main tx-isp device ***
[   23.604898] *** Misc device registration handled via main tx-isp device ***
[   23.604903] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   23.604912] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   23.604920] *** Frame channel 1 initialized: 640x360, state=2 ***
[   23.604925] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   23.604932] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f92400 ***
[   23.604938] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   23.604942] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   23.604950] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   23.604956] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   23.604962] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   23.604968] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   23.604974] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   23.604979] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   23.604984] *** PROBE: Binary Ninja reference implementation complete ***
[   23.608715] *** tx_isp_init: Platform device and driver registered successfully ***
[   23.609891] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   23.609906] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.609916] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   23.610046] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   23.611878] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 130.000 ms)
[   23.611918] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 130.000 ms)
[   23.611928] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 130.000 ms)
[   24.508369] === gc2053 SENSOR MODULE INIT ===
[   24.510922] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   23.550530] *** Registering platform device 4 from platform data ***
[   23.553038] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   23.553051] *** tx_isp_create_core_device: Creating ISP core device ***
[   23.553060] *** tx_isp_create_core_device: Core device created successfully: 85f92800 ***
[   23.553067] *** CORE PROBE: Set dev_priv to core_dev 85f92800 ***
[   23.553073] *** CORE PROBE: Set host_priv to core_dev 85f92800 - PREVENTS BadVA CRASH ***
[   23.553080] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   23.553087] *** tx_isp_subdev_init: pdev=c06b6130, sd=85f92800, ops=c06b6858 ***
[   23.553094] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   23.553100] *** tx_isp_subdev_init: ops=c06b6858, ops->core=c06b6884 ***
[   23.553107] *** tx_isp_subdev_init: ops->core->init=c067eb88 ***
[   23.553114] *** tx_isp_subdev_init: Set sd->dev=c06b6140, sd->pdev=c06b6130 ***
[   23.553120] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   23.553126] tx_isp_module_init: Module initialized for isp-m0
[   23.553132] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   23.553140] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   23.553146] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   23.553156] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a4c, thread=c0667584, flags=0x80, name=isp-m0, dev_id=85fd8000) ***
[   23.553165] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a4c, thread=c0667584 ***
[   23.555848] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   23.555859] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   23.555866] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   23.555875] tx_isp_subdev_init: platform_get_resource returned c06b6230 for device isp-m0
[   23.555883] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   23.555894] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   23.555900] isp_subdev_init_clks: Using platform data clock arrays: c06b6218
[   23.555906] isp_subdev_init_clks: Using platform data clock configs
[   23.555914] Platform data clock[0]: name=cgu_isp, rate=100000000
[   23.555923] Clock cgu_isp: set rate 100000000 Hz, result=0
[   23.555929] Clock cgu_isp enabled successfully
[   23.555936] Platform data clock[1]: name=isp, rate=65535
[   23.555943] Clock isp enabled successfully
[   23.555949] Platform data clock[2]: name=csi, rate=65535
[   23.555956] Clock csi enabled successfully
[   23.579226] CPM clock gates configured
[   23.579240] isp_subdev_init_clks: Successfully initialized 3 clocks
[   23.579250] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6130, sd=85f92800, ourISPdev=85fd8000 ***
[   23.579258] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85fd8000 ***
[   23.579264] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   23.579269] *** DEBUG: About to check device name matches ***
[   23.579276] *** DEBUG: CORE device name matched! Setting up Core device ***
[   23.579282] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   23.579290] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 85fd8000 ***
[   23.579296] *** tx_isp_link_core_device: Core device linked successfully ***
[   23.579302] *** Core subdev already registered at slot 3: 85f92800 ***
[   23.579308] *** LINKED CORE device: 85f92800 ***
[   23.579313] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   23.579318] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   23.579325] *** tx_isp_core_device_init: Initializing core device: 85f92800 ***
[   23.579337] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   23.579342] *** tx_isp_core_device_init: Core device initialized successfully ***
[   23.579348] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   23.579355] *** tx_isp_link_core_device: Linking core device 85f92800 to ISP device 85fd8000 ***
[   23.579361] *** tx_isp_link_core_device: Core device linked successfully ***
[   23.579367] *** Core subdev already registered at slot 3: 85f92800 ***
[   23.579381] *** tx_isp_core_probe: Assigned frame_channels=85f92c00 to core_dev ***
[   23.579387] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   23.579392] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   23.579398] *** tx_isp_core_probe: Calling sensor_early_init ***
[   23.579404] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   23.579409] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   23.579415] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   23.579422] ispcore_slake_module: VIC device=85f92400, state=1ispcore_slake_module: Processing subdevices
[   23.579430] *** DEBUG: isp_dev=85fd8000, isp_dev->subdevs=85fdb274 ***<6>[   23.579438] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   23.579445] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   23.579452] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   23.579456] ispcore_slake_module: CSI slake success
[   23.579461] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   23.579467] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f92400 ***
[   23.579474] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f92400, current state=1 ***
[   23.579480] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   23.579486] ispcore_slake_module: VIC slake success
[   23.579490] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   23.579496] ispcore_slake_module: Managing ISP clocks
[   23.579500] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   23.579508] ispcore_slake_module: Complete, result=0<6>[   23.579513] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   23.579518] *** tx_isp_core_probe: Core device setup complete ***
[   23.579524] ***   - Core device: 85f92800 ***
[   23.579530] ***   - Channel count: 6 ***
[   23.579535] ***   - Linked to ISP device: 85fd8000 ***
[   23.579540] *** tx_isp_core_probe: Initializing core tuning system ***
[   23.579546] isp_core_tuning_init: Initializing tuning data structure
[   23.579558] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   23.579564] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   23.579570] *** SAFE: mode_flag properly initialized using struct member access ***
[   23.579575] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   23.579580] *** tx_isp_core_probe: Set platform driver data ***
[   23.579585] *** tx_isp_core_probe: Set global core device reference ***
[   23.579590] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   23.579596] ***   - Core device: 85f92800 ***
[   23.579602] ***   - Tuning device: 84d4e000 ***
[   23.579607] *** tx_isp_core_probe: Creating frame channel devices ***
[   23.579612] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   23.584598] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   23.587011] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   23.589696] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   23.594114] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   23.594130] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   23.594139] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   23.594148] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   23.594160] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   23.594170] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   23.594179] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   23.594188] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   23.594201] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   23.594210] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   23.594219] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   23.594228] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   23.594238] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   23.594247] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   23.594256] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   23.594266] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   23.594275] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   23.594284] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   23.594294] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   23.594303] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   23.594312] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   23.594322] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   23.594331] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   23.594340] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   23.594350] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   23.594359] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   23.594368] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   23.594384] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   23.594393] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   23.594402] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   23.597501] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   23.597511] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   23.597517] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   23.597522] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   23.597528] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   23.597536] tisp_code_create_tuning_node: Allocated dynamic major 251
[   23.604695] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   23.604706] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   23.604712] *** tx_isp_core_probe: Core probe completed successfully ***
[   23.604732] *** Platform device 4 (isp-m0) registered successfully ***
[   23.604738] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   23.604761] *** Created /proc/jz/isp directory ***
[   23.604769] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   23.604778] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   23.604785] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   23.604792] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c068406c ***
[   23.604800] *** PROC ENTRY FIX: Using ISP device 85fd8000 instead of VIC device 85f92400 for isp-w02 ***
[   23.604808] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   23.604814] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   23.604823] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   23.604832] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   23.604842] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   23.604870] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   23.604876] *** Misc device registration handled via main tx-isp device ***
[   23.604882] *** Misc device registration handled via main tx-isp device ***
[   23.604887] *** Misc device registration handled via main tx-isp device ***
[   23.604892] *** Misc device registration handled via main tx-isp device ***
[   23.604898] *** Misc device registration handled via main tx-isp device ***
[   23.604903] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   23.604912] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   23.604920] *** Frame channel 1 initialized: 640x360, state=2 ***
[   23.604925] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   23.604932] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f92400 ***
[   23.604938] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   23.604942] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   23.604950] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   23.604956] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   23.604962] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   23.604968] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   23.604974] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   23.604979] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   23.604984] *** PROBE: Binary Ninja reference implementation complete ***
[   23.608715] *** tx_isp_init: Platform device and driver registered successfully ***
[   23.609891] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   23.609906] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   23.609916] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   23.610046] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   23.611878] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 130.000 ms)
[   23.611918] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 130.000 ms)
[   23.611928] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 130.000 ms)
[   24.508369] === gc2053 SENSOR MODULE INIT ===
[   24.510922] gc2053 I2C driver registered, waiting for device creation by ISP
[   27.166463] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   27.166476] === ISP Subdevice Array Status ===
[   27.166485]   [0]: isp-w00 (sd=85f92000)
[   27.166491]   [1]: isp-w02 (sd=85f92400)
[   27.166498]   [2]: isp-w01 (sd=85fffc00)
[   27.166505]   [3]: isp-m0 (sd=85f92800)
[   27.166510]   [4]: (empty)
[   27.166515]   [5]: (empty)
[   27.166520]   [6]: (empty)
[   27.166525]   [7]: (empty)
[   27.166530]   [8]: (empty)
[   27.166535]   [9]: (empty)
[   27.166540]   [10]: (empty)
[   27.166545]   [11]: (empty)
[   27.166550]   [12]: (empty)
[   27.166555]   [13]: (empty)
[   27.166560]   [14]: (empty)
[   27.166565]   [15]: (empty)
[   27.166569] === End Subdevice Array ===
[   27.166576] *** tx_isp_open: Found core subdev 85f92800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   27.166583] *** DEBUG: core_sd->dev_priv=85f92800, core_sd->host_priv=85f92800 ***
[   27.166590] *** DEBUG: core_sd->pdev=c06b6130, core_sd->ops=c06b6858 ***
[   27.166597] *** ispcore_core_ops_init: ENTRY - sd=85f92800, on=1 ***
[   27.166604] *** ispcore_core_ops_init: sd->dev_priv=85f92800, sd->host_priv=85f92800 ***
[   27.166611] *** ispcore_core_ops_init: sd->pdev=c06b6130, sd->ops=c06b6858 ***
[   27.166617] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   27.166622] *** ispcore_core_ops_init: ISP device=85fd8000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   27.166631] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.166636] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   27.166642] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   27.166647] *** ispcore_core_ops_init: s0 (core_dev) = 85f92800 from sd->host_priv ***
[   27.166654] ispcore_core_ops_init: core_dev=85f92800, vic_dev=85f92400, vic_state=1
[   27.166659] ispcore_core_ops_init: Complete, result=0<6>[   27.166665] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   27.166670] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   27.167015] ISP IOCTL: cmd=0x805056c1 arg=0x77508d60
[   27.167031] subdev_sensor_ops_ioctl: cmd=0x2000000
[   27.167036] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   27.167042] *** Creating I2C sensor device on adapter 0 ***
[   27.167051] *** Creating I2C device: gc2053 at 0x37 ***
[   27.167056] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   27.167063] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   27.167069] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   27.176013] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   27.176317] === GC2053 SENSOR PROBE START ===
[   27.176333] sensor_probe: client=85556d00, addr=0x37, adapter=84074c10 (i2c0)
[   27.176339] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   27.176345] Requesting reset GPIO 18
[   27.176353] GPIO reset sequence: HIGH -> LOW -> HIGH
[   27.399142] GPIO reset sequence completed successfully
[   27.399155] === GPIO INITIALIZATION COMPLETE ===
[   27.399166] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   27.399180] sensor_probe: data_interface=1, sensor_max_fps=30
[   27.399186] sensor_probe: MIPI 30fps
[   27.399193] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   27.399201] *** tx_isp_subdev_init: pdev=c06e0168, sd=85f5d400, ops=c06e0248 ***
[   27.399207] *** tx_isp_subdev_init: ourISPdev=85fd8000 ***
[   27.399214] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   27.399220] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   27.399226] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   27.399234] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   27.399239] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   27.399246] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f5d400 ***
[   27.399253] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   27.399258] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   27.399265] tx_isp_module_init: Module initialized for (null)
[   27.399270] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   27.399279] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85f5d400, ourISPdev=85fd8000 ***
[   27.399286] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85fd8000 ***
[   27.399292] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   27.399297] *** DEBUG: About to check device name matches ***
[   27.399304] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   27.399310] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   27.399316] *** SENSOR subdev: 85f5d400, ops: c06e0248 ***
[   27.399322] *** SENSOR ops->sensor: c06e025c ***
[   27.399328] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   27.399334] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   27.399407] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.399415] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   27.399422] sensor_probe: I2C client association complete
[   27.399430]   sd=85f5d400, client=85556d00, addr=0x37, adapter=i2c0
[   27.399435] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   27.399444] sensor_read: reg=0xf0, client=85556d00, adapter=i2c0, addr=0x37
[   27.399852] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   27.399860] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   27.399865] *** SUCCESS: I2C communication working after GPIO reset! ***
[   27.399874] sensor_read: reg=0xf1, client=85556d00, adapter=i2c0, addr=0x37
[   27.400362] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   27.400369] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   27.400374] === I2C COMMUNICATION TEST COMPLETE ===
[   27.400382] Registering gc2053 with ISP framework (sd=85f5d400, sensor=85f5d400)
[   27.400388] gc2053 registered with ISP framework successfully
[   27.400408] *** MIPS-SAFE: I2C device created successfully at 0x85556d00 ***
[   27.400415] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   27.400421] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   27.400428] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   27.400434] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   27.400468] ISP IOCTL: cmd=0xc050561a arg=0x7fbb10a8
[   27.400476] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   27.400482] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   27.400490] ISP IOCTL: cmd=0xc050561a arg=0x7fbb10a8
[   27.400496] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   27.400502] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   27.400510] ISP IOCTL: cmd=0xc0045627 arg=0x7fbb1100
[   27.400520] ISP IOCTL: cmd=0x800856d5 arg=0x7fbb10f8
[   27.400526] TX_ISP_GET_BUF: IOCTL handler called
[   27.400532] TX_ISP_GET_BUF: core_dev=85f92800, isp_dev=85fd8000
[   27.400539] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   27.400546] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   27.480886] ISP IOCTL: cmd=0x800856d4 arg=0x7fbb10f8
[   27.480901] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   27.481127] ISP IOCTL: cmd=0x40045626 arg=0x7fbb1110
[   27.481140] subdev_sensor_ops_ioctl: cmd=0x2000003
[   27.481145] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   27.481152] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   27.481158] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   27.481166] ISP IOCTL: cmd=0x80045612 arg=0x0
[   27.481173] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   27.481179] === ISP Subdevice Array Status ===
[   27.481187]   [0]: isp-w00 (sd=85f92000)
[   27.481194]   [1]: isp-w02 (sd=85f92400)
[   27.481200]   [2]: isp-w01 (sd=85fffc00)
[   27.481207]   [3]: isp-m0 (sd=85f92800)
[   27.481214]   [4]: gc2053 (sd=85f5d400)
[   27.481220]   [5]: gc2053 (sd=85f5d400)
[   27.481225]   [6]: (empty)
[   27.481230]   [7]: (empty)
[   27.481235]   [8]: (empty)
[   27.481240]   [9]: (empty)
[   27.481245]   [10]: (empty)
[   27.481250]   [11]: (empty)
[   27.481255]   [12]: (empty)
[   27.481260]   [13]: (empty)
[   27.481265]   [14]: (empty)
[   27.481270]   [15]: (empty)
[   27.481274] === End Subdevice Array ===
[   27.481280] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   27.481285] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   27.481291] *** ispcore_activate_module: Fixed for our struct layouts ***
[   27.481296] *** VIC device in state 1, proceeding with activation ***
[   27.481303] *** CLOCK CONFIGURATION SECTION: clk_array=8586d500, clk_count=2 ***
[   27.481310] Clock 0 set to 100000000 Hz
[   27.481316] Clock 0 enabled
[   27.481323] Clock 1 set to 100000000 Hz
[   27.481328] Clock 1 enabled
[   27.481332] *** SUBDEVICE VALIDATION SECTION ***
[   27.481338] VIC device state set to 2 (activated)
[   27.481342] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   27.481348] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   27.481353] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   27.481358] *** SUBDEVICE INITIALIZATION LOOP ***
[   27.481364] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   27.481370] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   27.481377] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.481386] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   27.481392] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   27.481402] sensor_write: reg=0xfe val=0x80, client=85556d00, adapter=i2c0, addr=0x37
[   27.481726] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.481734] sensor_write_array: reg[1] 0xfe=0x80 OK
[   27.481742] sensor_write: reg=0xfe val=0x80, client=85556d00, adapter=i2c0, addr=0x37
[   27.482060] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.482068] sensor_write_array: reg[2] 0xfe=0x80 OK
[   27.482076] sensor_write: reg=0xfe val=0x80, client=85556d00, adapter=i2c0, addr=0x37
[   27.482388] sensor_write: reg=0xfe val=0x80 SUCCESS
[   27.482395] sensor_write_array: reg[3] 0xfe=0x80 OK
[   27.482403] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.482716] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.482723] sensor_write_array: reg[4] 0xfe=0x00 OK
[   27.482732] sensor_write: reg=0xf2 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.483044] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   27.483052] sensor_write_array: reg[5] 0xf2=0x00 OK
[   27.483060] sensor_write: reg=0xf3 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.483372] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   27.483380] sensor_write_array: reg[6] 0xf3=0x00 OK
[   27.483388] sensor_write: reg=0xf4 val=0x36, client=85556d00, adapter=i2c0, addr=0x37
[   27.483700] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   27.483708] sensor_write_array: reg[7] 0xf4=0x36 OK
[   27.483716] sensor_write: reg=0xf5 val=0xc0, client=85556d00, adapter=i2c0, addr=0x37
[   27.484029] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   27.484036] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   27.484044] sensor_write: reg=0xf6 val=0x44, client=85556d00, adapter=i2c0, addr=0x37
[   27.484357] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   27.484364] sensor_write_array: reg[9] 0xf6=0x44 OK
[   27.484372] sensor_write: reg=0xf7 val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.484685] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   27.484692] sensor_write_array: reg[10] 0xf7=0x01 OK
[   27.484700] sensor_write: reg=0xf8 val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.485013] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   27.485022] sensor_write: reg=0xf9 val=0x40, client=85556d00, adapter=i2c0, addr=0x37
[   27.485335] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   27.485343] sensor_write: reg=0xfc val=0x8e, client=85556d00, adapter=i2c0, addr=0x37
[   27.485656] sensor_write: reg=0xfc val=0x8e SUCCESS
[   27.485664] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.485977] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.485986] sensor_write: reg=0x87 val=0x18, client=85556d00, adapter=i2c0, addr=0x37
[   27.488572] sensor_write: reg=0x87 val=0x18 SUCCESS
[   27.488585] sensor_write: reg=0xee val=0x30, client=85556d00, adapter=i2c0, addr=0x37
[   27.488901] sensor_write: reg=0xee val=0x30 SUCCESS
[   27.488910] sensor_write: reg=0xd0 val=0xb7, client=85556d00, adapter=i2c0, addr=0x37
[   27.489254] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   27.489265] sensor_write: reg=0x03 val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.489577] sensor_write: reg=0x03 val=0x04 SUCCESS
[   27.489586] sensor_write: reg=0x04 val=0x60, client=85556d00, adapter=i2c0, addr=0x37
[   27.489903] sensor_write: reg=0x04 val=0x60 SUCCESS
[   27.489912] sensor_write: reg=0x05 val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.490226] sensor_write: reg=0x05 val=0x04 SUCCESS
[   27.490234] sensor_write: reg=0x06 val=0x4c, client=85556d00, adapter=i2c0, addr=0x37
[   27.490548] sensor_write: reg=0x06 val=0x4c SUCCESS
[   27.490556] sensor_write: reg=0x07 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.498688] sensor_write: reg=0x07 val=0x00 SUCCESS
[   27.498704] sensor_write: reg=0x08 val=0x11, client=85556d00, adapter=i2c0, addr=0x37
[   27.499028] sensor_write: reg=0x08 val=0x11 SUCCESS
[   27.499037] sensor_write: reg=0x09 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.499339] sensor_write: reg=0x09 val=0x00 SUCCESS
[   27.499350] sensor_write: reg=0x0a val=0x02, client=85556d00, adapter=i2c0, addr=0x37
[   27.499662] sensor_write: reg=0x0a val=0x02 SUCCESS
[   27.499671] sensor_write: reg=0x0b val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.499985] sensor_write: reg=0x0b val=0x00 SUCCESS
[   27.499994] sensor_write: reg=0x0c val=0x02, client=85556d00, adapter=i2c0, addr=0x37
[   27.500307] sensor_write: reg=0x0c val=0x02 SUCCESS
[   27.500315] sensor_write: reg=0x0d val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.500632] sensor_write: reg=0x0d val=0x04 SUCCESS
[   27.500641] sensor_write: reg=0x0e val=0x40, client=85556d00, adapter=i2c0, addr=0x37
[   27.500954] sensor_write: reg=0x0e val=0x40 SUCCESS
[   27.500963] sensor_write: reg=0x12 val=0xe2, client=85556d00, adapter=i2c0, addr=0x37
[   27.501276] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   27.501284] sensor_write: reg=0x13 val=0x16, client=85556d00, adapter=i2c0, addr=0x37
[   27.501598] sensor_write: reg=0x13 val=0x16 SUCCESS
[   27.501606] sensor_write: reg=0x19 val=0x0a, client=85556d00, adapter=i2c0, addr=0x37
[   27.501919] sensor_write: reg=0x19 val=0x0a SUCCESS
[   27.501927] sensor_write: reg=0x21 val=0x1c, client=85556d00, adapter=i2c0, addr=0x37
[   27.502240] sensor_write: reg=0x21 val=0x1c SUCCESS
[   27.502248] sensor_write: reg=0x28 val=0x0a, client=85556d00, adapter=i2c0, addr=0x37
[   27.508660] sensor_write: reg=0x28 val=0x0a SUCCESS
[   27.508674] sensor_write: reg=0x29 val=0x24, client=85556d00, adapter=i2c0, addr=0x37
[   27.508985] sensor_write: reg=0x29 val=0x24 SUCCESS
[   27.508998] sensor_write: reg=0x2b val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.509320] sensor_write: reg=0x2b val=0x04 SUCCESS
[   27.509332] sensor_write: reg=0x32 val=0xf8, client=85556d00, adapter=i2c0, addr=0x37
[   27.509646] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   27.509655] sensor_write: reg=0x37 val=0x03, client=85556d00, adapter=i2c0, addr=0x37
[   27.509971] sensor_write: reg=0x37 val=0x03 SUCCESS
[   27.509980] sensor_write: reg=0x39 val=0x15, client=85556d00, adapter=i2c0, addr=0x37
[   27.510294] sensor_write: reg=0x39 val=0x15 SUCCESS
[   27.510302] sensor_write: reg=0x43 val=0x07, client=85556d00, adapter=i2c0, addr=0x37
[   27.510616] sensor_write: reg=0x43 val=0x07 SUCCESS
[   27.510624] sensor_write: reg=0x44 val=0x40, client=85556d00, adapter=i2c0, addr=0x37
[   27.510937] sensor_write: reg=0x44 val=0x40 SUCCESS
[   27.510946] sensor_write: reg=0x46 val=0x0b, client=85556d00, adapter=i2c0, addr=0x37
[   27.511258] sensor_write: reg=0x46 val=0x0b SUCCESS
[   27.511267] sensor_write: reg=0x4b val=0x20, client=85556d00, adapter=i2c0, addr=0x37
[   27.511580] sensor_write: reg=0x4b val=0x20 SUCCESS
[   27.511588] sensor_write: reg=0x4e val=0x08, client=85556d00, adapter=i2c0, addr=0x37
[   27.511901] sensor_write: reg=0x4e val=0x08 SUCCESS
[   27.511910] sensor_write: reg=0x55 val=0x20, client=85556d00, adapter=i2c0, addr=0x37
[   27.512223] sensor_write: reg=0x55 val=0x20 SUCCESS
[   27.512231] sensor_write: reg=0x66 val=0x05, client=85556d00, adapter=i2c0, addr=0x37
[   27.512544] sensor_write: reg=0x66 val=0x05 SUCCESS
[   27.512552] sensor_write: reg=0x67 val=0x05, client=85556d00, adapter=i2c0, addr=0x37
[   27.512866] sensor_write: reg=0x67 val=0x05 SUCCESS
[   27.512874] sensor_write: reg=0x77 val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.513187] sensor_write: reg=0x77 val=0x01 SUCCESS
[   27.513195] sensor_write: reg=0x78 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.513508] sensor_write: reg=0x78 val=0x00 SUCCESS
[   27.513516] sensor_write: reg=0x7c val=0x93, client=85556d00, adapter=i2c0, addr=0x37
[   27.513830] sensor_write: reg=0x7c val=0x93 SUCCESS
[   27.513837] sensor_write_array: reg[50] 0x7c=0x93 OK
[   27.513845] sensor_write: reg=0x8c val=0x12, client=85556d00, adapter=i2c0, addr=0x37
[   27.514158] sensor_write: reg=0x8c val=0x12 SUCCESS
[   27.514167] sensor_write: reg=0x8d val=0x92, client=85556d00, adapter=i2c0, addr=0x37
[   27.514480] sensor_write: reg=0x8d val=0x92 SUCCESS
[   27.514488] sensor_write: reg=0x90 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.518908] sensor_write: reg=0x90 val=0x00 SUCCESS
[   27.518922] sensor_write: reg=0x41 val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.519269] sensor_write: reg=0x41 val=0x04 SUCCESS
[   27.519280] sensor_write: reg=0x42 val=0x9d, client=85556d00, adapter=i2c0, addr=0x37
[   27.519600] sensor_write: reg=0x42 val=0x9d SUCCESS
[   27.519610] sensor_write: reg=0x9d val=0x10, client=85556d00, adapter=i2c0, addr=0x37
[   27.519922] sensor_write: reg=0x9d val=0x10 SUCCESS
[   27.519931] sensor_write: reg=0xce val=0x7c, client=85556d00, adapter=i2c0, addr=0x37
[   27.520244] sensor_write: reg=0xce val=0x7c SUCCESS
[   27.520253] sensor_write: reg=0xd2 val=0x41, client=85556d00, adapter=i2c0, addr=0x37
[   27.520566] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   27.520575] sensor_write: reg=0xd3 val=0xdc, client=85556d00, adapter=i2c0, addr=0x37
[   27.520888] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   27.520896] sensor_write: reg=0xe6 val=0x50, client=85556d00, adapter=i2c0, addr=0x37
[   27.521210] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   27.521218] sensor_write: reg=0xb6 val=0xc0, client=85556d00, adapter=i2c0, addr=0x37
[   27.521531] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   27.521540] sensor_write: reg=0xb0 val=0x70, client=85556d00, adapter=i2c0, addr=0x37
[   27.521852] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   27.521861] sensor_write: reg=0xb1 val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.522174] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   27.522182] sensor_write: reg=0xb2 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.522495] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   27.522504] sensor_write: reg=0xb3 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.522816] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   27.522825] sensor_write: reg=0xb4 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.529012] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   27.529026] sensor_write: reg=0xb8 val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.529370] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   27.529381] sensor_write: reg=0xb9 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.529699] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   27.529708] sensor_write: reg=0x26 val=0x30, client=85556d00, adapter=i2c0, addr=0x37
[   27.530023] sensor_write: reg=0x26 val=0x30 SUCCESS
[   27.530032] sensor_write: reg=0xfe val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.530343] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.530352] sensor_write: reg=0x40 val=0x23, client=85556d00, adapter=i2c0, addr=0x37
[   27.530664] sensor_write: reg=0x40 val=0x23 SUCCESS
[   27.530673] sensor_write: reg=0x55 val=0x07, client=85556d00, adapter=i2c0, addr=0x37
[   27.530986] sensor_write: reg=0x55 val=0x07 SUCCESS
[   27.530994] sensor_write: reg=0x60 val=0x40, client=85556d00, adapter=i2c0, addr=0x37
[   27.531308] sensor_write: reg=0x60 val=0x40 SUCCESS
[   27.531316] sensor_write: reg=0xfe val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.531629] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.531638] sensor_write: reg=0x14 val=0x78, client=85556d00, adapter=i2c0, addr=0x37
[   27.531950] sensor_write: reg=0x14 val=0x78 SUCCESS
[   27.531959] sensor_write: reg=0x15 val=0x78, client=85556d00, adapter=i2c0, addr=0x37
[   27.532272] sensor_write: reg=0x15 val=0x78 SUCCESS
[   27.532280] sensor_write: reg=0x16 val=0x78, client=85556d00, adapter=i2c0, addr=0x37
[   27.532593] sensor_write: reg=0x16 val=0x78 SUCCESS
[   27.532602] sensor_write: reg=0x17 val=0x78, client=85556d00, adapter=i2c0, addr=0x37
[   27.532914] sensor_write: reg=0x17 val=0x78 SUCCESS
[   27.532923] sensor_write: reg=0xfe val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.533236] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.533244] sensor_write: reg=0x92 val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.533562] sensor_write: reg=0x92 val=0x00 SUCCESS
[   27.533570] sensor_write: reg=0x94 val=0x03, client=85556d00, adapter=i2c0, addr=0x37
[   27.533884] sensor_write: reg=0x94 val=0x03 SUCCESS
[   27.533892] sensor_write: reg=0x95 val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.534205] sensor_write: reg=0x95 val=0x04 SUCCESS
[   27.534214] sensor_write: reg=0x96 val=0x38, client=85556d00, adapter=i2c0, addr=0x37
[   27.534526] sensor_write: reg=0x96 val=0x38 SUCCESS
[   27.534535] sensor_write: reg=0x97 val=0x07, client=85556d00, adapter=i2c0, addr=0x37
[   27.539145] sensor_write: reg=0x97 val=0x07 SUCCESS
[   27.539160] sensor_write: reg=0x98 val=0x80, client=85556d00, adapter=i2c0, addr=0x37
[   27.539476] sensor_write: reg=0x98 val=0x80 SUCCESS
[   27.539485] sensor_write: reg=0xfe val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.539803] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.539812] sensor_write: reg=0x01 val=0x05, client=85556d00, adapter=i2c0, addr=0x37
[   27.540126] sensor_write: reg=0x01 val=0x05 SUCCESS
[   27.540134] sensor_write: reg=0x02 val=0x89, client=85556d00, adapter=i2c0, addr=0x37
[   27.540447] sensor_write: reg=0x02 val=0x89 SUCCESS
[   27.540456] sensor_write: reg=0x04 val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.540768] sensor_write: reg=0x04 val=0x01 SUCCESS
[   27.540777] sensor_write: reg=0x07 val=0xa6, client=85556d00, adapter=i2c0, addr=0x37
[   27.541090] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   27.541098] sensor_write: reg=0x08 val=0xa9, client=85556d00, adapter=i2c0, addr=0x37
[   27.541411] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   27.541420] sensor_write: reg=0x09 val=0xa8, client=85556d00, adapter=i2c0, addr=0x37
[   27.541732] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   27.541741] sensor_write: reg=0x0a val=0xa7, client=85556d00, adapter=i2c0, addr=0x37
[   27.542054] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   27.542062] sensor_write: reg=0x0b val=0xff, client=85556d00, adapter=i2c0, addr=0x37
[   27.542375] sensor_write: reg=0x0b val=0xff SUCCESS
[   27.542384] sensor_write: reg=0x0c val=0xff, client=85556d00, adapter=i2c0, addr=0x37
[   27.542696] sensor_write: reg=0x0c val=0xff SUCCESS
[   27.542705] sensor_write: reg=0x0f val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.549197] sensor_write: reg=0x0f val=0x00 SUCCESS
[   27.549213] sensor_write: reg=0x50 val=0x1c, client=85556d00, adapter=i2c0, addr=0x37
[   27.549530] sensor_write: reg=0x50 val=0x1c SUCCESS
[   27.549539] sensor_write: reg=0x89 val=0x03, client=85556d00, adapter=i2c0, addr=0x37
[   27.549856] sensor_write: reg=0x89 val=0x03 SUCCESS
[   27.549864] sensor_write: reg=0xfe val=0x04, client=85556d00, adapter=i2c0, addr=0x37
[   27.550178] sensor_write: reg=0xfe val=0x04 SUCCESS
[   27.550186] sensor_write: reg=0x28 val=0x86, client=85556d00, adapter=i2c0, addr=0x37
[   27.550500] sensor_write: reg=0x28 val=0x86 SUCCESS
[   27.550507] sensor_write_array: reg[100] 0x28=0x86 OK
[   27.550516] sensor_write: reg=0x29 val=0x86, client=85556d00, adapter=i2c0, addr=0x37
[   27.550829] sensor_write: reg=0x29 val=0x86 SUCCESS
[   27.550838] sensor_write: reg=0x2a val=0x86, client=85556d00, adapter=i2c0, addr=0x37
[   27.551151] sensor_write: reg=0x2a val=0x86 SUCCESS
[   27.551159] sensor_write: reg=0x2b val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.551472] sensor_write: reg=0x2b val=0x68 SUCCESS
[   27.551480] sensor_write: reg=0x2c val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.551794] sensor_write: reg=0x2c val=0x68 SUCCESS
[   27.551802] sensor_write: reg=0x2d val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.552115] sensor_write: reg=0x2d val=0x68 SUCCESS
[   27.552124] sensor_write: reg=0x2e val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.552436] sensor_write: reg=0x2e val=0x68 SUCCESS
[   27.552445] sensor_write: reg=0x2f val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.552758] sensor_write: reg=0x2f val=0x68 SUCCESS
[   27.552766] sensor_write: reg=0x30 val=0x4f, client=85556d00, adapter=i2c0, addr=0x37
[   27.553079] sensor_write: reg=0x30 val=0x4f SUCCESS
[   27.553088] sensor_write: reg=0x31 val=0x68, client=85556d00, adapter=i2c0, addr=0x37
[   27.553400] sensor_write: reg=0x31 val=0x68 SUCCESS
[   27.553409] sensor_write: reg=0x32 val=0x67, client=85556d00, adapter=i2c0, addr=0x37
[   27.553722] sensor_write: reg=0x32 val=0x67 SUCCESS
[   27.553730] sensor_write: reg=0x33 val=0x66, client=85556d00, adapter=i2c0, addr=0x37
[   27.554043] sensor_write: reg=0x33 val=0x66 SUCCESS
[   27.554052] sensor_write: reg=0x34 val=0x66, client=85556d00, adapter=i2c0, addr=0x37
[   27.554365] sensor_write: reg=0x34 val=0x66 SUCCESS
[   27.554373] sensor_write: reg=0x35 val=0x66, client=85556d00, adapter=i2c0, addr=0x37
[   27.554686] sensor_write: reg=0x35 val=0x66 SUCCESS
[   27.554694] sensor_write: reg=0x36 val=0x66, client=85556d00, adapter=i2c0, addr=0x37
[   27.555008] sensor_write: reg=0x36 val=0x66 SUCCESS
[   27.555016] sensor_write: reg=0x37 val=0x66, client=85556d00, adapter=i2c0, addr=0x37
[   27.559154] sensor_write: reg=0x37 val=0x66 SUCCESS
[   27.559168] sensor_write: reg=0x38 val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.559474] sensor_write: reg=0x38 val=0x62 SUCCESS
[   27.559486] sensor_write: reg=0x39 val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.559799] sensor_write: reg=0x39 val=0x62 SUCCESS
[   27.559808] sensor_write: reg=0x3a val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.560123] sensor_write: reg=0x3a val=0x62 SUCCESS
[   27.560132] sensor_write: reg=0x3b val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.560445] sensor_write: reg=0x3b val=0x62 SUCCESS
[   27.560454] sensor_write: reg=0x3c val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.560767] sensor_write: reg=0x3c val=0x62 SUCCESS
[   27.560776] sensor_write: reg=0x3d val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.561089] sensor_write: reg=0x3d val=0x62 SUCCESS
[   27.561097] sensor_write: reg=0x3e val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.561410] sensor_write: reg=0x3e val=0x62 SUCCESS
[   27.561419] sensor_write: reg=0x3f val=0x62, client=85556d00, adapter=i2c0, addr=0x37
[   27.561732] sensor_write: reg=0x3f val=0x62 SUCCESS
[   27.561740] sensor_write: reg=0xfe val=0x01, client=85556d00, adapter=i2c0, addr=0x37
[   27.562053] sensor_write: reg=0xfe val=0x01 SUCCESS
[   27.562062] sensor_write: reg=0x9a val=0x06, client=85556d00, adapter=i2c0, addr=0x37
[   27.562375] sensor_write: reg=0x9a val=0x06 SUCCESS
[   27.562383] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.569149] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.569164] sensor_write: reg=0x7b val=0x2a, client=85556d00, adapter=i2c0, addr=0x37
[   27.569542] sensor_write: reg=0x7b val=0x2a SUCCESS
[   27.569553] sensor_write: reg=0x23 val=0x2d, client=85556d00, adapter=i2c0, addr=0x37
[   27.569865] sensor_write: reg=0x23 val=0x2d SUCCESS
[   27.569874] sensor_write: reg=0xfe val=0x03, client=85556d00, adapter=i2c0, addr=0x37
[   27.570190] sensor_write: reg=0xfe val=0x03 SUCCESS
[   27.570199] sensor_write: reg=0x01 val=0x27, client=85556d00, adapter=i2c0, addr=0x37
[   27.570512] sensor_write: reg=0x01 val=0x27 SUCCESS
[   27.570520] sensor_write: reg=0x02 val=0x56, client=85556d00, adapter=i2c0, addr=0x37
[   27.570834] sensor_write: reg=0x02 val=0x56 SUCCESS
[   27.570842] sensor_write: reg=0x03 val=0x8e, client=85556d00, adapter=i2c0, addr=0x37
[   27.571155] sensor_write: reg=0x03 val=0x8e SUCCESS
[   27.571164] sensor_write: reg=0x12 val=0x80, client=85556d00, adapter=i2c0, addr=0x37
[   27.571476] sensor_write: reg=0x12 val=0x80 SUCCESS
[   27.571485] sensor_write: reg=0x13 val=0x07, client=85556d00, adapter=i2c0, addr=0x37
[   27.571802] sensor_write: reg=0x13 val=0x07 SUCCESS
[   27.571812] sensor_write: reg=0x15 val=0x12, client=85556d00, adapter=i2c0, addr=0x37
[   27.572124] sensor_write: reg=0x15 val=0x12 SUCCESS
[   27.572133] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   27.572446] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.572454] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   27.572767] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.572774] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   27.572780] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   27.572787] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   27.572794] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   27.572800] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.572806] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.572812] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.572819] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   27.572826] *** ispcore_core_ops_init: ENTRY - sd=85f92800, on=1 ***
[   27.572832] *** ispcore_core_ops_init: sd->dev_priv=85f92800, sd->host_priv=85f92800 ***
[   27.572840] *** ispcore_core_ops_init: sd->pdev=c06b6130, sd->ops=c06b6858 ***
[   27.572846] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   27.572852] *** ispcore_core_ops_init: ISP device=85fd8000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   27.572860] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.572868] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   27.572875] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   27.572880] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   27.572886] *** ispcore_core_ops_init: s0 (core_dev) = 85f92800 from sd->host_priv ***d
[   27.572894] ispcore_core_ops_init: core_dev=85f92800, vic_dev=85f92400, vic_state=2
[   27.572898] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   27.572907] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   27.572915] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.572922] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   27.572928] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   27.572934] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   27.572938] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   27.572944] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   27.572951] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   27.572958] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   27.572963] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   27.572968] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   27.572974] tisp_event_init: Initializing ISP event system
[   27.572981] tisp_event_init: SAFE event system initialized with 20 nodes
[   27.572987] tisp_event_set_cb: Setting callback for event 4
[   27.572993] tisp_event_set_cb: Event 4 callback set to c0684cac
[   27.572999] tisp_event_set_cb: Setting callback for event 5
[   27.573005] tisp_event_set_cb: Event 5 callback set to c0685174
[   27.573010] tisp_event_set_cb: Setting callback for event 7
[   27.573017] tisp_event_set_cb: Event 7 callback set to c0684d40
[   27.573022] tisp_event_set_cb: Setting callback for event 9
[   27.573029] tisp_event_set_cb: Event 9 callback set to c0684dc8
[   27.573034] tisp_event_set_cb: Setting callback for event 8
[   27.573040] tisp_event_set_cb: Event 8 callback set to c0684e8c
[   27.573048] *** system_irq_func_set: Registered handler c067d760 at index 13 ***
[   27.587607] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.587858] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   27.587869] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587876] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587883] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587890] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   27.587896] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587903] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587910] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   27.587917] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   27.587924] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   27.587930] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   27.587937] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   27.587944] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   27.587950] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   27.587957] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   27.587964] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   27.587970] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
m[   27.587976] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   27.587983] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   27.587990] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   27.587996] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   27.588002] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   27.588007] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.588014] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   27.588021] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   27.588028] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   27.588034] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   27.588041] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   27.588048] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   27.588054] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   27.588061] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   27.588066] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.588074] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.588080] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   27.588087] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.588094] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   27.588100] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   27.588107] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   27.588114] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   27.588120] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   27.588126] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   27.588133] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   27.588138] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   27.588147] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   27.588154] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   27.588160] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   27.588167] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   27.588172] *** tisp_init: ISP control register set to enable processing pipeline ***
[   27.588179] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.588185] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   27.588192] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.588197] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   27.588203] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   27.588210] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   27.588215] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   27.588222] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   27.588229] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   27.588234] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   27.588241] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   27.588248] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   27.588255] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   27.588262] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   27.588268] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   27.588275] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   27.588280] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   27.588287] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
	[   27.588294] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   27.588300] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   27.588306] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   27.588313] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   27.588320] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   27.588326] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   27.588335] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   27.588342] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   27.588350] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   27.588356] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   27.588362] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   27.588369] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   27.588374] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   27.588380] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   27.588386] *** This should eliminate green frames by enabling proper color processing ***
[   27.588392] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   27.588399] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   27.588406] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   27.588412] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   27.588418] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   27.588425] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   27.588432] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   27.588438] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   27.588444] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   27.588450] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   27.588455] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   27.588460] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   27.588466] *** tisp_init: Standard tuning parameters loaded successfully ***
[   27.588471] *** tisp_init: Custom tuning parameters loaded successfully ***
[   27.588478] tisp_set_csc_version: Setting CSC version 0
[   27.588484] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   27.588490] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   27.588496] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   27.588503] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.588510] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.588515] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   27.588520] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   27.588527] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   27.588533] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   27.588538] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   27.588545] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   27.588552] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   27.588557] *** tisp_init: ISP processing pipeline fully enabled ***
[   27.588563] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   27.588570] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   27.588575] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   27.588582] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.588588] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.588594] tisp_init: ISP memory buffers configured
[   27.588599] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   27.588606] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   27.588614] tiziano_ae_params_refresh: Refreshing AE parameters
[   27.588626] tiziano_ae_params_refresh: AE parameters refreshed
[   27.588632] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   27.588638] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   27.588643] tiziano_ae_para_addr: Setting up AE parameter addresses
[   27.588648] tiziano_ae_para_addr: AE parameter addresses configured
[   27.588655] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   27.588662] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   27.588669] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   27.588676] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   27.588682] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   27.588689] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   27.588696] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   27.588703] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b786814 (Binary Ninja EXACT) ***
[   27.588710] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   27.588716] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   27.588723] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   27.588730] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   27.588736] tiziano_ae_set_hardware_param: Parameters written to AE0
[   27.588742] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   27.588748] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   27.588755] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   27.588762] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   27.588768] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   27.588774] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   27.588781] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   27.588788] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   27.588794] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   27.588800] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   27.588807] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   27.588814] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   27.588819] tiziano_ae_set_hardware_param: Parameters written to AE1
[   27.588825] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   27.588833] *** system_irq_func_set: Registered handler c0685e84 at index 10 ***
[   27.606662] *** system_irq_func_set: Registered handler c0685f78 at index 27 ***
[   27.624926] *** system_irq_func_set: Registered handler c0685e84 at index 26 ***
[   27.632977] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   27.633097] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   27.633501] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   27.633516] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   27.633536] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4150.000 ms)
[   27.635650] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   27.937205] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937212] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937218] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937226] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   27.937232] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937239] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937246] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   27.937253] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   27.937260] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   27.937266] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   27.937273] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   27.937280] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   27.937287] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   27.937294] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   27.937300] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   27.937306] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   27.937312] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   27.937319] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   27.937326] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   27.937332] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   27.937338] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   27.937343] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.937350] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   27.937357] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   27.937364] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   27.937370] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   27.937376] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   27.937383] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   27.937390] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   27.937397] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   27.937402] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   27.937409] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.937416] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   27.937423] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   27.937430] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   27.937436] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   27.937442] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   27.937449] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   27.937456] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   27.937462] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   27.937469] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   27.937474] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   27.937482] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   27.937490] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   27.937496] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   27.937502] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   27.937508] *** tisp_init: ISP control register set to enable processing pipeline ***
[   27.937514] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   27.937520] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   27.937527] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   27.937532] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   27.937539] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   27.937546] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   27.937556] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85fd8000 ***
[   27.945004] *** isp_irq_handle: IRQ 37 received, dev_id=85fd8000 ***
[   27.945010] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   27.952728] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85fd8000 ***
[   27.960182] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   27.967904] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   27.975439] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   27.981629] *** ISP CORE FALLBACK: core[9a70]=0x00000001 core[9a7c]=0x00000001 -> calling vic_framedone_irq_function ***
[   27.981636] *** VIC FRAME DONE: Frame completion signaled ***
[   27.981642] *** ISP CORE FALLBACK: Cleared [9a70]/[9a7c] and reasserted gate [9ac0]/[9ac8] ***
[   27.981649] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   27.989715] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685e84 ***
[   27.997969] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   28.007215] ae0_interrupt_static: Processing AE0 static interrupt
[   28.007222] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   28.007227] ae0_interrupt_static: AE0 static interrupt processed
[   28.007233] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   28.015392] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   28.050737] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4570.000 ms)
[   28.050751] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4570.000 ms)
[   28.050768] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   28.052873] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   28.052883] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   28.110176] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   28.110191] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.110199] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.110204] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   28.110211] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.110218] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   28.110225] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   28.110231] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   28.110238] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   28.110245] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   28.110251] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   28.110257] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   28.110263] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   28.110270] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   28.110276] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   28.110283] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.110289] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   28.110296] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   28.110305] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   28.110312] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   28.110319] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   28.110325] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   28.110332] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   28.110339] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   28.110344] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   28.110350] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   28.110355] *** This should eliminate green frames by enabling proper color processing ***
[   28.110362] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   28.110368] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   28.110375] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   28.110381] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   28.110388] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   28.110395] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   28.110401] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   28.110407] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   28.110414] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   28.110419] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   28.110425] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   28.110430] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   28.110435] *** tisp_init: Standard tuning parameters loaded successfully ***
[   28.110441] *** tisp_init: Custom tuning parameters loaded successfully ***
[   28.110447] tisp_set_csc_version: Setting CSC version 0
[   28.110453] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   28.110460] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   28.110466] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   28.110472] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.110479] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.110485] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   28.110490] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.110496] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   28.110503] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   28.110508] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   28.110515] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   28.110521] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   28.110526] *** tisp_init: ISP processing pipeline fully enabled ***
[   28.110533] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   28.110539] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   28.110545] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   28.110575] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   28.110583] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   28.110588] tisp_init: ISP memory buffers configured
[   28.110593] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   28.110600] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.110609] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.110621] tiziano_ae_params_refresh: AE parameters refreshed
[   28.110627] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.110633] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.110638] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.110643] tiziano_ae_para_addr: AE parameter addresses configured
[   28.110649] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.110657] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.110663] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.110670] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.110677] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.110684] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.110691] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.110697] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b786814 (Binary Ninja EXACT) ***
[   28.110704] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.110711] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.110717] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.110724] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.110730] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.110736] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.110743] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.110749] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.110755] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.110762] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.110769] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.110775] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.110781] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.110788] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.110795] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.110801] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.110807] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.110813] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.110819] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.110827] *** system_irq_func_set: Registered handler c0685e84 at index 10 ***
[   28.119979] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   28.119993] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   28.127947] *** system_irq_func_set: Registered handler c0685f78 at index 27 ***
[   28.145789] *** system_irq_func_set: Registered handler c0685e84 at index 26 ***
[   28.159145] *** system_irq_func_set: Registered handler c0686060 at index 29 ***
[   28.176961] *** system_irq_func_set: Registered handler c0685fec at index 28 ***
[   28.197145] *** system_irq_func_set: Registered handler c06860d4 at index 30 ***
[   28.204807] *** system_irq_func_set: Registered handler c0686128 at index 20 ***
[   28.222589] *** system_irq_func_set: Registered handler c068617c at index 18 ***
[   28.239162] *** system_irq_func_set: Registered handler c06861d0 at index 31 ***
[   28.257147] *** system_irq_func_set: Registered handler c0686224 at index 11 ***
[   28.277335] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.277358] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.277365] tisp_event_set_cb: Setting callback for event 1
[   28.277373] tisp_event_set_cb: Event 1 callback set to c0685a84
[   28.277378] tisp_event_set_cb: Setting callback for event 6
[   28.277384] tisp_event_set_cb: Event 6 callback set to c0684fe4
[   28.277390] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.277395] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.277403] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.277410] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.277417] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.277422] tiziano_awb_init: AWB hardware blocks enabled
[   28.277427] tiziano_gamma_init: Initializing Gamma processing
[   28.277433] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.277492] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.277497] tiziano_gib_init: Initializing GIB processing
[   28.277503] tiziano_lsc_init: Initializing LSC processing
[   28.277508] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.277514] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.277521] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.277527] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.277533] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.277589] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.277595] tiziano_ccm_init: Using linear CCM parameters
[   28.277601] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.277607] jz_isp_ccm: EV=64, CT=9984
[   28.277613] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.277619] cm_control: saturation=128
[   28.277625] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.277631] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.277636] tiziano_ccm_init: CCM initialized successfully
[   28.277641] tiziano_dmsc_init: Initializing DMSC processing
[   28.277646] tiziano_sharpen_init: Initializing Sharpening
[   28.277652] tiziano_sharpen_init: Using linear sharpening parameters
[   28.277657] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.277664] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.277670] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.277696] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.277703] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.277708] tiziano_sharpen_init: Sharpening initialized successfully
[   28.277713] tiziano_sdns_init: Initializing SDNS processing
[   28.277721] tiziano_sdns_init: Using linear SDNS parameters
[   28.277727] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.277733] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.277739] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.277772] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.277779] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.277784] tiziano_sdns_init: SDNS processing initialized successfully
[   28.277790] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.277795] tiziano_mdns_init: Using linear MDNS parameters
[   28.277805] tiziano_mdns_init: MDNS processing initialized successfully
[   28.277811] tiziano_clm_init: Initializing CLM processing
[   28.277816] tiziano_dpc_init: Initializing DPC processing
[   28.277821] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.277827] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.277834] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.277839] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.277854] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.277861] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.277866] tiziano_hldc_init: Initializing HLDC processing
[   28.277872] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.277879] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.277885] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.277892] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.277899] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.277905] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.277912] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.277919] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.277926] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.277933] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.277939] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.277946] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.277953] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.277958] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.277964] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.277969] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.277975] tisp_adr_set_params: Writing ADR parameters to registers
[   28.278008] tisp_adr_set_params: ADR parameters written to hardware
[   28.278013] tisp_event_set_cb: Setting callback for event 18
[   28.278020] tisp_event_set_cb: Event 18 callback set to c068617c
[   28.278025] tisp_event_set_cb: Setting callback for event 2
[   28.278031] tisp_event_set_cb: Event 2 callback set to c0684c80
[   28.278037] tiziano_adr_init: ADR processing initialized successfully
[   28.278043] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.278048] tiziano_bcsh_init: Initializing BCSH processing
[   28.278053] tiziano_ydns_init: Initializing YDNS processing
[   28.278058] tiziano_rdns_init: Initializing RDNS processing
[   28.278063] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   28.278077] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1140000 (Binary Ninja EXACT) ***
[   28.278084] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1141000 (Binary Ninja EXACT) ***
[   28.278091] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1142000 (Binary Ninja EXACT) ***
[   28.278098] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1143000 (Binary Ninja EXACT) ***
[   28.278105] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1144000 (Binary Ninja EXACT) ***
[   28.278111] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1144800 (Binary Ninja EXACT) ***
[   28.278118] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1145000 (Binary Ninja EXACT) ***
[   28.278125] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1145800 (Binary Ninja EXACT) ***
[   28.278131] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   28.278137] *** tisp_init: AE0 buffer allocated at 0x01140000 ***
[   28.278144] *** CRITICAL FIX: data_b2f3c initialized to 0x81140000 (prevents stack corruption) ***
[   28.278152] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1148000 (Binary Ninja EXACT) ***
[   28.278159] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1149000 (Binary Ninja EXACT) ***
[   28.278166] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x114a000 (Binary Ninja EXACT) ***
[   28.278173] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x114b000 (Binary Ninja EXACT) ***
[   28.278179] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x114c000 (Binary Ninja EXACT) ***
[   28.278186] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x114c800 (Binary Ninja EXACT) ***
[   28.278193] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x114d000 (Binary Ninja EXACT) ***
[   28.278200] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x114d800 (Binary Ninja EXACT) ***
[   28.278207] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   28.278213] *** tisp_init: AE1 buffer allocated at 0x01148000 ***
[   28.278218] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   28.278224] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   28.278231] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   28.278236] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   28.278243] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   28.278248] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   28.278255] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   28.278263] tiziano_ae_params_refresh: Refreshing AE parameters
[   28.278273] tiziano_ae_params_refresh: AE parameters refreshed
[   28.278279] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   28.278285] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   28.278290] tiziano_ae_para_addr: Setting up AE parameter addresses
[   28.278295] tiziano_ae_para_addr: AE parameter addresses configured
[   28.278302] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   28.278309] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   28.278315] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   28.278323] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   28.278329] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   28.278336] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   28.278343] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   28.278349] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b786814 (Binary Ninja EXACT) ***
[   28.278356] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   28.278363] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   28.278369] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   28.278376] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   28.278382] tiziano_ae_set_hardware_param: Parameters written to AE0
[   28.278388] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   28.278395] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   28.278401] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   28.278407] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   28.278414] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   28.278421] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   28.278427] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   28.278433] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   28.278440] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   28.278447] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   28.278453] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   28.278459] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   28.278465] tiziano_ae_set_hardware_param: Parameters written to AE1
[   28.278471] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   28.278478] *** system_irq_func_set: Registered handler c0685e84 at index 10 ***
[   28.286143] *** system_irq_func_set: Registered handler c0685f78 at index 27 ***
[   28.303945] *** system_irq_func_set: Registered handler c0685e84 at index 26 ***
[   28.319147] *** system_irq_func_set: Registered handler c0686060 at index 29 ***
[   28.337793] *** system_irq_func_set: Registered handler c0685fec at index 28 ***
[   28.350335] *** system_irq_func_set: Registered handler c06860d4 at index 30 ***
[   28.360381] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   28.360395] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   28.368186] *** system_irq_func_set: Registered handler c0686128 at index 20 ***
[   28.388365] *** system_irq_func_set: Registered handler c068617c at index 18 ***
[   28.398443] *** system_irq_func_set: Registered handler c06861d0 at index 31 ***
[   28.418657] *** system_irq_func_set: Registered handler c0686224 at index 11 ***
[   28.428737] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   28.428757] tiziano_deflicker_expt: Generated 119 LUT entries
[   28.428763] tisp_event_set_cb: Setting callback for event 1
[   28.428769] tisp_event_set_cb: Event 1 callback set to c0685a84
[   28.428775] tisp_event_set_cb: Setting callback for event 6
[   28.428781] tisp_event_set_cb: Event 6 callback set to c0684fe4
[   28.428787] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   28.428793] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   28.428800] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   28.428807] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   28.428814] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   28.428819] tiziano_awb_init: AWB hardware blocks enabled
[   28.428824] tiziano_gamma_init: Initializing Gamma processing
[   28.428829] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   28.428889] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   28.428894] tiziano_gib_init: Initializing GIB processing
[   28.428899] tiziano_lsc_init: Initializing LSC processing
[   28.428905] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   28.428911] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   28.428918] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   28.428925] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   28.428930] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   28.428987] tiziano_ccm_init: Initializing Color Correction Matrix
[   28.428991] tiziano_ccm_init: Using linear CCM parameters
[   28.428997] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   28.429003] jz_isp_ccm: EV=64, CT=9984
[   28.429010] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   28.429016] cm_control: saturation=128
[   28.429021] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   28.429027] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   28.429033] tiziano_ccm_init: CCM initialized successfully
[   28.429038] tiziano_dmsc_init: Initializing DMSC processing
[   28.429043] tiziano_sharpen_init: Initializing Sharpening
[   28.429048] tiziano_sharpen_init: Using linear sharpening parameters
[   28.429054] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.429061] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.429066] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.429093] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.429099] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.429105] tiziano_sharpen_init: Sharpening initialized successfully
[   28.429131] tiziano_sdns_init: Initializing SDNS processing
[   28.429141] tiziano_sdns_init: Using linear SDNS parameters
[   28.429146] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.429153] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.429159] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.429191] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.429198] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.429203] tiziano_sdns_init: SDNS processing initialized successfully
[   28.429210] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.429215] tiziano_mdns_init: Using linear MDNS parameters
[   28.429225] tiziano_mdns_init: MDNS processing initialized successfully
[   28.429230] tiziano_clm_init: Initializing CLM processing
[   28.429235] tiziano_dpc_init: Initializing DPC processing
[   28.429241] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.429247] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.429253] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.429259] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.429273] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.429280] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.429285] tiziano_hldc_init: Initializing HLDC processing
[   28.429292] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.429298] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.429305] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.429311] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.429318] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.429325] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.429331] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.429338] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.429345] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.429352] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.429359] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.429365] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.429372] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.429377] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.429383] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.429389] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.429395] tisp_adr_set_params: Writing ADR parameters to registers
[   28.429427] tisp_adr_set_params: ADR parameters written to hardware
[   28.429433] tisp_event_set_cb: Setting callback for event 18
[   28.429439] tisp_event_set_cb: Event 18 callback set to c068617c
[   28.429445] tisp_event_set_cb: Setting callback for event 2
[   28.429451] tisp_event_set_cb: Event 2 callback set to c0684c80
[   28.429457] tiziano_adr_init: ADR processing initialized successfully
[   28.429463] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.429468] tiziano_bcsh_init: Initializing BCSH processing
[   28.429473] tiziano_ydns_init: Initializing YDNS processing
[   28.429479] tiziano_rdns_init: Initializing RDNS processing
[   28.429483] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.429489] tisp_event_init: Initializing ISP event system
[   28.429496] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.429502] tisp_event_set_cb: Setting callback for event 4
[   28.429508] tisp_event_set_cb: Event 4 callback set to c0684cac
[   28.429513] tisp_event_set_cb: Setting callback for event 5
[   28.429520] tisp_event_set_cb: Event 5 callback set to c0685174
[   28.429525] tisp_event_set_cb: Setting callback for event 7
[   28.429531] tisp_event_set_cb: Event 7 callback set to c0684d40
[   28.429537] tisp_event_set_cb: Setting callback for event 9
[   28.429543] tisp_event_set_cb: Event 9 callback set to c0684dc8
[   28.429549] tisp_event_set_cb: Setting callback for event 8
[   28.429555] tisp_event_set_cb: Event 8 callback set to c0684e8c
[   28.429561] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   28.429567] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
d[   28.429572] tisp_param_operate_init: Initializing parameter operations
[   28.429580] tisp_netlink_init: Initializing netlink communication
[   28.429585] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   28.429616] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   28.429631] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   28.429643] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   28.429649] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   28.429655] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   28.429661] tisp_code_create_tuning_node: Device already created, skipping
[   28.429667] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   28.429673] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   28.429679] *** ispcore_core_ops_init: Second tisp_init completed ***
[   28.429685] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   28.429693] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   28.429701] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   28.429706] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   28.429712] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.429718] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   28.429722] ispcore_core_ops_init: Complete, result=0<6>[   28.429728] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   28.429734] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   28.429743] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.429749] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.429755] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.429761] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   28.429766] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   28.429773] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   28.429779] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.429786] csi_video_s_stream: sd=85f92000, enable=1
[   28.429791] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429799] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429806] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429812] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.429817] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   28.429824] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   28.429831] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   28.429837] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.429843] *** vic_core_s_stream: STREAM ON ***
[   28.429848] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.429854] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.429860] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429867] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429873] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429879] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.429885] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.459155] STREAMING: CPM clocks configured for VIC access
[   28.459169] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   28.459175] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.459182] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.459188] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.459193] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.459199] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.459208] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.459215] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.459222] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.459228] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.459233] *** VIC unlock: Commands written, checking VIC status register ***
[   28.459240] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.459245] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.459251] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.459257] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.459263] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.459268] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.459343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.459351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.459358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   28.459365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   28.459373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.459379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.459386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   28.459392] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.459398] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.459403] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.459409] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.459416] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   28.459421] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.459427] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.459433] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.459439] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.459445] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.459451] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.459457] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.459462] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.459470] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.459475] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
m[   28.459485] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   28.459491] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.459497] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.459505] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   28.459510] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.459516] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.459521] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.459527] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.459534] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.459539] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459547] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459554] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.459560] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.459566] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.459572] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   28.459578] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   28.459585] ispvic_frame_channel_s_stream[2450]: streamon
[   28.459591] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.459597] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.459603] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   28.459608] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.459614] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.459621] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.459627] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.459633] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.459639] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.459645] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.459651] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.459657] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.459663] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.459670] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.459678] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.459685] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.459693] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.459701] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.459706] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.459712] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.459718] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.459725] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.459731] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   28.459737] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.459742] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459749] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459754] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.459767] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   28.459775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   28.459839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   28.459851] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.459857] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.459866] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.459872] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.459878] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   28.459884] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   28.459891] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   28.460899] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   28.460905] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   28.460911] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   28.461019] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461126] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461133] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   28.461139] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.461144] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.461150] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   28.461156] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   28.461163] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   28.461169] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   28.461175] *** tx_vic_enable_irq: completed successfully ***
[   28.558177] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558192] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   28.558202] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   28.558211] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4960.000 ms)
[   28.558225] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558241] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   28.558250] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   28.558266] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565087] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565103] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   28.565111] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   28.565121] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   28.565129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   28.565139] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565148] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   28.565157] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   28.565166] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   28.565175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   28.565185] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   28.565193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565203] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   28.565211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   28.565221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565229] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565248] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   28.565266] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   28.565275] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565284] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565293] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565302] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   28.565311] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   28.565320] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   28.565329] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   28.565339] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   28.565351] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565361] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565370] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565379] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565388] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565397] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565406] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   28.565415] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565424] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565433] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565442] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565451] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565461] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565470] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565479] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565488] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565497] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565506] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
	[   28.565515] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565524] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565533] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565543] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565552] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565561] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565570] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565579] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565588] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565597] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565607] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565615] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565625] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565633] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565643] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565652] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565661] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565670] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565679] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565688] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565697] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565706] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565715] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565724] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565733] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565743] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565752] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565761] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565770] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565779] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565788] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565797] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565807] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565816] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565825] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565834] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565843] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565852] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565861] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565870] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565879] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565889] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565897] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565907] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565916] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565925] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565934] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565943] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565952] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565961] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565971] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565980] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565989] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565998] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566007] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566017] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566025] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566035] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.566044] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.566053] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.566063] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.566071] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.566081] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566089] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.566099] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566108] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.566117] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566126] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566135] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.566145] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.566154] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.566163] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.566172] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566181] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.566190] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.566199] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566209] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.566218] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.566227] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566236] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566245] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566255] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566413] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4950.000 ms)
[   28.566422] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566431] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4950.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   28.429038] tiziano_dmsc_init: Initializing DMSC processing
[   28.429043] tiziano_sharpen_init: Initializing Sharpening
[   28.429048] tiziano_sharpen_init: Using linear sharpening parameters
[   28.429054] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   28.429061] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   28.429066] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   28.429093] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   28.429099] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   28.429105] tiziano_sharpen_init: Sharpening initialized successfully
[   28.429131] tiziano_sdns_init: Initializing SDNS processing
[   28.429141] tiziano_sdns_init: Using linear SDNS parameters
[   28.429146] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   28.429153] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   28.429159] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   28.429191] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   28.429198] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   28.429203] tiziano_sdns_init: SDNS processing initialized successfully
[   28.429210] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   28.429215] tiziano_mdns_init: Using linear MDNS parameters
[   28.429225] tiziano_mdns_init: MDNS processing initialized successfully
[   28.429230] tiziano_clm_init: Initializing CLM processing
[   28.429235] tiziano_dpc_init: Initializing DPC processing
[   28.429241] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   28.429247] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   28.429253] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   28.429259] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   28.429273] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   28.429280] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   28.429285] tiziano_hldc_init: Initializing HLDC processing
[   28.429292] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   28.429298] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   28.429305] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   28.429311] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   28.429318] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   28.429325] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   28.429331] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   28.429338] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   28.429345] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   28.429352] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   28.429359] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   28.429365] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   28.429372] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   28.429377] tiziano_adr_params_refresh: Refreshing ADR parameters
[   28.429383] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   28.429389] tiziano_adr_params_init: Initializing ADR parameter arrays
[   28.429395] tisp_adr_set_params: Writing ADR parameters to registers
[   28.429427] tisp_adr_set_params: ADR parameters written to hardware
[   28.429433] tisp_event_set_cb: Setting callback for event 18
[   28.429439] tisp_event_set_cb: Event 18 callback set to c068617c
[   28.429445] tisp_event_set_cb: Setting callback for event 2
[   28.429451] tisp_event_set_cb: Event 2 callback set to c0684c80
[   28.429457] tiziano_adr_init: ADR processing initialized successfully
[   28.429463] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   28.429468] tiziano_bcsh_init: Initializing BCSH processing
[   28.429473] tiziano_ydns_init: Initializing YDNS processing
[   28.429479] tiziano_rdns_init: Initializing RDNS processing
[   28.429483] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   28.429489] tisp_event_init: Initializing ISP event system
[   28.429496] tisp_event_init: SAFE event system initialized with 20 nodes
[   28.429502] tisp_event_set_cb: Setting callback for event 4
[   28.429508] tisp_event_set_cb: Event 4 callback set to c0684cac
[   28.429513] tisp_event_set_cb: Setting callback for event 5
[   28.429520] tisp_event_set_cb: Event 5 callback set to c0685174
[   28.429525] tisp_event_set_cb: Setting callback for event 7
[   28.429531] tisp_event_set_cb: Event 7 callback set to c0684d40
[   28.429537] tisp_event_set_cb: Setting callback for event 9
[   28.429543] tisp_event_set_cb: Event 9 callback set to c0684dc8
[   28.429549] tisp_event_set_cb: Setting callback for event 8
[   28.429555] tisp_event_set_cb: Event 8 callback set to c0684e8c
[   28.429561] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   28.429567] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   28.429572] tisp_param_operate_init: Initializing parameter operations
[   28.429580] tisp_netlink_init: Initializing netlink communication
[   28.429585] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   28.429616] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   28.429631] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   28.429643] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   28.429649] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   28.429655] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   28.429661] tisp_code_create_tuning_node: Device already created, skipping
[   28.429667] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   28.429673] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   28.429679] *** ispcore_core_ops_init: Second tisp_init completed ***
[   28.429685] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   28.429693] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   28.429701] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   28.429706] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   28.429712] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.429718] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   28.429722] ispcore_core_ops_init: Complete, result=0<6>[   28.429728] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   28.429734] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   28.429743] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.429749] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.429755] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.429761] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   28.429766] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   28.429773] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   28.429779] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.429786] csi_video_s_stream: sd=85f92000, enable=1
[   28.429791] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429799] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429806] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429812] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.429817] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   28.429824] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   28.429831] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   28.429837] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.429843] *** vic_core_s_stream: STREAM ON ***
[   28.429848] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.429854] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.429860] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429867] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429873] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429879] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.429885] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.459155] STREAMING: CPM clocks configured for VIC access
[   28.459169] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.459175] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.459182] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.459188] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.459193] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.459199] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.459208] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.459215] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.459222] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.459228] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.459233] *** VIC unlock: Commands written, checking VIC status register ***
[   28.459240] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.459245] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.459251] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.459257] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.459263] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.459268] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.459343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.459351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.459358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   28.459365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   28.459373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.459379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.459386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   28.459392] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.459398] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.459403] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.459409] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.459416] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   28.459421] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.459427] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.459433] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.459439] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.459445] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.459451] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.459457] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.459462] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.459470] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.459475] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.459485] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   28.459491] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.459497] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.459505] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   28.459510] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.459516] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.459521] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.459527] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.459534] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.459539] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459547] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459554] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.459560] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.459566] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.459572] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   28.459578] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   28.459585] ispvic_frame_channel_s_stream[2450]: streamon
[   28.459591] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.459597] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.459603] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   28.459608] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.459614] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.459621] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.459627] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.459633] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.459639] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.459645] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.459651] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.459657] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.459663] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.459670] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.459678] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.459685] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.459693] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.459701] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.459706] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.459712] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.459718] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.459725] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.459731] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   28.459737] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.459742] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459749] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459754] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.459767] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   28.459775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   28.459839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   28.459851] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.459857] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.459866] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.459872] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.459878] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   28.459884] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   28.459891] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   28.460899] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   28.460905] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   28.460911] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   28.461019] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461126] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461133] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   28.461139] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.461144] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.461150] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   28.461156] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   28.461163] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   28.461169] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   28.461175] *** tx_vic_enable_irq: completed successfully ***
[   28.558177] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558192] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   28.558202] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   28.558211] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4960.000 ms)
[   28.558225] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558241] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   28.558250] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   28.558266] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565087] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565103] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   28.565111] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   28.565121] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   28.565129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   28.565139] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565148] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   28.565157] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   28.565166] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   28.565175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   28.565185] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   28.565193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565203] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   28.565211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   28.565221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565229] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565248] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   28.565266] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   28.565275] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565284] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565293] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565302] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   28.565311] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   28.565320] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   28.565329] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   28.565339] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   28.565351] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565361] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565370] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565379] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565388] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565397] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565406] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   28.565415] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565424] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565433] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565442] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565451] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565461] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565470] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565479] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565488] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565497] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565506] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565515] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565524] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565533] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565543] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565552] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565561] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565570] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565579] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565588] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565597] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565607] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565615] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565625] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565633] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565643] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565652] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565661] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565670] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565679] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565688] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565697] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565706] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565715] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565724] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565733] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565743] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565752] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565761] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565770] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565779] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565788] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565797] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565807] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565816] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565825] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565834] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565843] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565852] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565861] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565870] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565879] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565889] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565897] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565907] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565916] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565925] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565934] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565943] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565952] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565961] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565971] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565980] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565989] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565998] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566007] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566017] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566025] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566035] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.566044] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.566053] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.566063] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.566071] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.566081] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566089] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.566099] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566108] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.566117] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566126] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566135] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.566145] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.566154] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.566163] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.566172] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566181] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.566190] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.566199] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566209] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.566218] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.566227] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566236] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566245] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566255] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566413] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4950.000 ms)
[   28.566422] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566431] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4950.000 ms)
[   28.876400] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   28.876414] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.876420] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.876427] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.876434] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   28.876442] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=1 ***
[   28.876448] vin_s_stream: VIN state = 3, enable = 1
[   28.876454] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.876463] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.876470] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.876476] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.876482] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.876488] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   28.876494] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   28.876502] gc2053: s_stream called with enable=1
[   28.876508] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.876514] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.876520] gc2053: About to write streaming registers for interface 1
[   28.876526] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.876536] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.876857] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.876864] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.876872] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.882884] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.882898] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.882904] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.882912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.882918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.882924] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.882931] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   28.882938] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.882944] gc2053: s_stream called with enable=1
[   28.882951] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.882957] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.882963] gc2053: About to write streaming registers for interface 1
[   28.882969] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.882979] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.883296] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.883304] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.883312] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.883629] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.883636] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.883642] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.883648] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.883654] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.883660] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.883666] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.883672] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   28.916938] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[   28.923838] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   28.923879] ISP IOCTL: cmd=0x800456d0 arg=0x7fbb1110
[   28.923888] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.923894] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.923900] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.923908] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.923913] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.923920] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.923928] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.923934] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.923940] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.923948] csi_video_s_stream: sd=85f92000, enable=1
[   28.923954] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.923962] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.923969] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.923975] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.923982] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   28.923988] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.923994] *** vic_core_s_stream: STREAM ON ***
[   28.923999] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   28.924006] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=1 ***
[   28.924012] vin_s_stream: VIN state = 4, enable = 1
[   28.924018] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.924025] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.924031] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.924036] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.924042] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.924050] gc2053: s_stream called with enable=1
[   28.924057] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.924063] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.924069] gc2053: About to write streaming registers for interface 1
[   28.924075] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.924085] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.924406] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.924414] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.924423] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.924742] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.924750] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.924756] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.924762] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.924768] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.924774] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.924781] gc2053: s_stream called with enable=1
[   28.924788] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.924794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.924800] gc2053: About to write streaming registers for interface 1
[   28.924806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.924814] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.927334] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.927347] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.927358] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.927674] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.927681] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.927687] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.927694] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.927700] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.927706] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.160159] ISP M0 device open called from pid 2380
[   29.160194] *** REFERENCE DRIVER IMPLEMENTATION ***
[   29.160202] ISP M0 tuning buffer allocated: 811b0000 (size=0x500c, aligned)
[   29.160208] tisp_par_ioctl global variable set: 811b0000
[   29.160261] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   29.160268] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   29.160274] isp_core_tuning_init: Initializing tuning data structure
[   29.160293] isp_core_tuning_init: Tuning data structure initialized at 811b8000
[   29.160300] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.160305] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.160312] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811b8000
[   29.160317] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   29.160323] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   29.160330] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.160337] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.160342] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.160348] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.160354] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.160378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.160384] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.160390] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   29.160399] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.160405] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   29.160412] CRITICAL: Cannot access saturation field at 811b8024 - PREVENTING BadVA CRASH
[   29.160773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160786] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.160793] Set control: cmd=0x980901 value=128
[   29.160861] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160869] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.160875] Set control: cmd=0x98091b value=128
[   29.160936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160944] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.160950] Set control: cmd=0x980902 value=128
[   29.160956] tisp_bcsh_saturation: saturation=128
[   29.160962] tiziano_bcsh_update: Updating BCSH parameters
[   29.160969]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.160974] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.161030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161038] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.161044] Set control: cmd=0x980900 value=128
[   29.161117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161125] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.161132] Set control: cmd=0x980901 value=128
[   29.161188] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161196] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.161202] Set control: cmd=0x98091b value=128
[   29.161256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161264] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.161270] Set control: cmd=0x980902 value=128
[   29.161276] tisp_bcsh_saturation: saturation=128
[   29.161282] tiziano_bcsh_update: Updating BCSH parameters
[   29.161288]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.161294] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.161350] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161358] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.161365] Set control: cmd=0x980900 value=128
[   29.161426] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.161434] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.161440] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.161504] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.161512] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.161518] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.163076] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.163089] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.163096] Set control: cmd=0x980914 value=0
[   29.163268] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.163278] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.163284] Set control: cmd=0x980915 value=0
[   29.163624] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.163636] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.163642] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.163840] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.163852] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.163859] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.163866] csi_video_s_stream: sd=85f92000, enable=0
[   29.163872] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.163881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.163888] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.163894] csi_video_s_stream: Stream OFF - CSI state set to 3
[   29.163901] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=0 ***
[   29.163908] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.163912] *** vic_core_s_stream: STREAM OFF ***
[   29.163918] vic_core_s_stream: Stream OFF - state 4 -> 3
[   29.163924] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=0 ***
[   29.163931] vin_s_stream: VIN state = 4, enable = 0
[   29.163936] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.163944] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.163950] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.163956] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.163962] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   29.163969] gc2053: s_stream called with enable=0
[   29.163976] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.163982] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.163988] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.163998] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.164322] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.164330] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.164338] sensor_write: reg=0x3e val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.164796] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.164921] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.164930] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.164937] gc2053: Sensor hardware streaming stopped
[   29.164944] gc2053: s_stream called with enable=0
[   29.164950] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.164956] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.164962] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.164971] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.165290] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.165297] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.165305] sensor_write: reg=0x3e val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.169314] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.169326] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.169333] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.169340] gc2053: Sensor hardware streaming stopped
[   29.169356] ISP IOCTL: cmd=0x800456d1 arg=0x7fbb1110
[   29.169363] tx_isp_video_link_destroy: Destroying links for config 0
[   29.169370] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.169380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.169387] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.169394] Set control: cmd=0x8000164 value=1
[   29.169402] ISP IOCTL: cmd=0x800456d0 arg=0x7fbb1110
[   29.169407] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.169413] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.169418] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.169426] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.169432] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.169438] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.169444] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.169451] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.169457] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.169463] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.169470] csi_video_s_stream: sd=85f92000, enable=1
[   29.169476] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.169484] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.169490] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.169496] csi_video_s_stream: Stream ON - CSI state set to 4
d[   29.169503] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   29.169509] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.169514] *** vic_core_s_stream: STREAM ON ***
[   29.169520] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.169526] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.169532] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.169539] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.169545] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.169551] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.169556] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.169675] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.169684] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.169690] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.169696] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.169701] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.199150] STREAMING: CPM clocks configured for VIC access
[   29.199165] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.199171] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.199178] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.199184] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.199190] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.199195] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.199204] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.199210] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.199218] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.199223] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.199229] *** VIC unlock: Commands written, checking VIC status register ***
[   29.199236] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.199241] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.199247] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.199253] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.199258] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.199264] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.199338] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.199346] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.199352] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   29.199360] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.199366] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.199373] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.199380] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.199385] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
[   29.199391] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.199397] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.199404] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   29.199409] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.199414] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.199421] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.199426] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.199432] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.199438] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.199444] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.199450] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.199458] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.199463] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.199472] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   29.199479] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.199484] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.199492] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.199498] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.199504] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.199509] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.199515] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.199521] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.199527] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.199535] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   29.199542] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.199547] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.199553] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.199560] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   29.199566] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   29.199572] ispvic_frame_channel_s_stream[2450]: streamon
[   29.199579] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.199585] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.199591] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.199596] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.199602] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.199609] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.199614] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.199622] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.199628] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.199634] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.199639] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.199645] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.199651] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.199659] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.199666] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.199674] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.199682] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.199689] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.199695] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.199701] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.199706] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.199714] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.199720] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   29.199725] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.199731] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.199738] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   29.199742] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.199756] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.199764] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   29.199828] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.199840] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.199846] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.199855] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.199862] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.199867] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.199873] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.199880] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.200889] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.200894] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.200900] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.201008] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.201115] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.201122] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.201128] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.201134] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.201139] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.201146] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.201153] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.201158] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.201164] *** tx_vic_enable_irq: completed successfully ***
[   29.251579] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 340.000 ms)
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[   28.429693] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   28.429701] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   28.429706] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   28.429712] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.429718] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   28.429722] ispcore_core_ops_init: Complete, result=0<6>[   28.429728] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   28.429734] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   28.429743] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.429749] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.429755] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.429761] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   28.429766] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   28.429773] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   28.429779] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.429786] csi_video_s_stream: sd=85f92000, enable=1
[   28.429791] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429799] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429806] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429812] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.429817] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   28.429824] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   28.429831] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   28.429837] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.429843] *** vic_core_s_stream: STREAM ON ***
[   28.429848] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.429854] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.429860] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.429867] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.429873] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.429879] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.429885] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.459155] STREAMING: CPM clocks configured for VIC access
[   28.459169] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.459175] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.459182] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.459188] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.459193] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.459199] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.459208] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.459215] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.459222] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.459228] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.459233] *** VIC unlock: Commands written, checking VIC status register ***
[   28.459240] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.459245] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.459251] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.459257] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.459263] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.459268] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.459343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.459351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.459358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   28.459365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   28.459373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.459379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.459386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   28.459392] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.459398] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.459403] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.459409] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.459416] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   28.459421] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.459427] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.459433] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.459439] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.459445] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.459451] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.459457] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.459462] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.459470] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.459475] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.459485] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   28.459491] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.459497] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.459505] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   28.459510] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.459516] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.459521] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.459527] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.459534] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.459539] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459547] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459554] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.459560] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.459566] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.459572] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   28.459578] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   28.459585] ispvic_frame_channel_s_stream[2450]: streamon
[   28.459591] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.459597] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.459603] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   28.459608] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.459614] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.459621] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.459627] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.459633] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.459639] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.459645] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.459651] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.459657] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.459663] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.459670] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.459678] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.459685] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.459693] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.459701] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.459706] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.459712] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.459718] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.459725] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.459731] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   28.459737] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.459742] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.459749] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   28.459754] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.459767] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   28.459775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   28.459839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   28.459851] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.459857] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.459866] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.459872] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.459878] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   28.459884] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   28.459891] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   28.460899] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   28.460905] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   28.460911] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   28.461019] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461126] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   28.461133] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   28.461139] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.461144] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.461150] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   28.461156] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   28.461163] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   28.461169] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   28.461175] *** tx_vic_enable_irq: completed successfully ***
[   28.558177] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558192] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   28.558202] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   28.558211] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4960.000 ms)
[   28.558225] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.558241] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   28.558250] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   28.558266] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565087] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565103] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   28.565111] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   28.565121] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   28.565129] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   28.565139] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565148] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   28.565157] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   28.565166] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   28.565175] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   28.565185] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   28.565193] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565203] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   28.565211] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   28.565221] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565229] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565239] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565248] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565257] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   28.565266] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   28.565275] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565284] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565293] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   28.565302] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   28.565311] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   28.565320] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   28.565329] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   28.565339] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   28.565351] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565361] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565370] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565379] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565388] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565397] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565406] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   28.565415] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565424] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565433] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565442] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565451] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565461] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565470] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565479] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565488] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565497] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565506] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565515] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565524] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565533] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565543] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565552] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565561] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565570] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565579] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565588] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565597] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565607] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565615] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565625] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565633] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565643] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565652] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565661] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565670] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565679] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565688] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565697] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565706] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565715] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565724] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565733] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565743] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565752] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565761] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565770] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.565779] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.565788] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.565797] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565807] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.565816] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.565825] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.565834] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.565843] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.565852] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.565861] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.565870] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565879] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.565889] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565897] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   28.565907] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.565916] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.565925] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.565934] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.565943] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565952] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.565961] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.565971] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.565980] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.565989] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.565998] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566007] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566017] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566025] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566035] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   28.566044] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   28.566053] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   28.566063] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   28.566071] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   28.566081] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566089] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   28.566099] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566108] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   28.566117] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566126] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   28.566135] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   28.566145] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   28.566154] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   28.566163] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   28.566172] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566181] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   28.566190] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   28.566199] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566209] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   28.566218] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   28.566227] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   28.566236] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   28.566245] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   28.566255] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   28.566413] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4950.000 ms)
[   28.566422] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   28.566431] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4950.000 ms)
[   28.876400] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   28.876414] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.876420] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.876427] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.876434] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   28.876442] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=1 ***
[   28.876448] vin_s_stream: VIN state = 3, enable = 1
[   28.876454] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.876463] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.876470] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.876476] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.876482] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.876488] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   28.876494] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   28.876502] gc2053: s_stream called with enable=1
[   28.876508] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.876514] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.876520] gc2053: About to write streaming registers for interface 1
[   28.876526] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.876536] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.876857] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.876864] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.876872] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.882884] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.882898] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.882904] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.882912] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.882918] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.882924] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.882931] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   28.882938] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.882944] gc2053: s_stream called with enable=1
[   28.882951] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.882957] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.882963] gc2053: About to write streaming registers for interface 1
[   28.882969] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.882979] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.883296] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.883304] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.883312] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.883629] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.883636] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.883642] sensor_write_array: Complete - wrote 2 registers, 0 errors
warn: shm_init,53shm init already
[   28.883648] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.883654] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.883660] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.883666] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.883672] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   28.916938] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 360.000 ms)
[   28.923838] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   28.923879] ISP IOCTL: cmd=0x800456d0 arg=0x7fbb1110
[   28.923888] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.923894] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.923900] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.923908] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.923913] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.923920] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.923928] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.923934] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.923940] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.923948] csi_video_s_stream: sd=85f92000, enable=1
[   28.923954] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.923962] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.923969] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.923975] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.923982] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   28.923988] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.923994] *** vic_core_s_stream: STREAM ON ***
[   28.923999] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   28.924006] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=1 ***
[   28.924012] vin_s_stream: VIN state = 4, enable = 1
[   28.924018] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.924025] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   28.924031] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   28.924036] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.924042] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.924050] gc2053: s_stream called with enable=1
[   28.924057] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.924063] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.924069] gc2053: About to write streaming registers for interface 1
[   28.924075] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.924085] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.924406] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.924414] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.924423] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.924742] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.924750] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.924756] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.924762] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.924768] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.924774] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.924781] gc2053: s_stream called with enable=1
[   28.924788] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   28.924794] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.924800] gc2053: About to write streaming registers for interface 1
[   28.924806] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.924814] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   28.927334] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.927347] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.927358] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   28.927674] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.927681] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.927687] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.927694] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.927700] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.927706] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.160159] ISP M0 device open called from pid 2380
[   29.160194] *** REFERENCE DRIVER IMPLEMENTATION ***
[   29.160202] ISP M0 tuning buffer allocated: 811b0000 (size=0x500c, aligned)
[   29.160208] tisp_par_ioctl global variable set: 811b0000
[   29.160261] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   29.160268] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   29.160274] isp_core_tuning_init: Initializing tuning data structure
[   29.160293] isp_core_tuning_init: Tuning data structure initialized at 811b8000
[   29.160300] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.160305] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.160312] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811b8000
[   29.160317] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   29.160323] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   29.160330] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.160337] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.160342] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.160348] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.160354] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.160378] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.160384] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   29.160390] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   29.160399] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   29.160405] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   29.160412] CRITICAL: Cannot access saturation field at 811b8024 - PREVENTING BadVA CRASH
[   29.160773] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160786] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.160793] Set control: cmd=0x980901 value=128
[   29.160861] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160869] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.160875] Set control: cmd=0x98091b value=128
[   29.160936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.160944] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.160950] Set control: cmd=0x980902 value=128
[   29.160956] tisp_bcsh_saturation: saturation=128
[   29.160962] tiziano_bcsh_update: Updating BCSH parameters
[   29.160969]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.160974] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.161030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161038] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.161044] Set control: cmd=0x980900 value=128
[   29.161117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161125] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   29.161132] Set control: cmd=0x980901 value=128
[   29.161188] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161196] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   29.161202] Set control: cmd=0x98091b value=128
[   29.161256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161264] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   29.161270] Set control: cmd=0x980902 value=128
[   29.161276] tisp_bcsh_saturation: saturation=128
[   29.161282] tiziano_bcsh_update: Updating BCSH parameters
[   29.161288]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   29.161294] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   29.161350] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.161358] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   29.161365] Set control: cmd=0x980900 value=128
[   29.161426] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.161434] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.161440] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.161504] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.161512] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.161518] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.163076] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.163089] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   29.163096] Set control: cmd=0x980914 value=0
[   29.163268] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.163278] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   29.163284] Set control: cmd=0x980915 value=0
[   29.163624] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.163636] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.163642] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.163840] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   29.163852] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   29.163859] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.163866] csi_video_s_stream: sd=85f92000, enable=0
[   29.163872] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.163881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.163888] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.163894] csi_video_s_stream: Stream OFF - CSI state set to 3
[   29.163901] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=0 ***
[   29.163908] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   29.163912] *** vic_core_s_stream: STREAM OFF ***
[   29.163918] vic_core_s_stream: Stream OFF - state 4 -> 3
[   29.163924] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=0 ***
[   29.163931] vin_s_stream: VIN state = 4, enable = 0
[   29.163936] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.163944] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.163950] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.163956] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.163962] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   29.163969] gc2053: s_stream called with enable=0
[   29.163976] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.163982] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.163988] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.163998] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.164322] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.164330] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.164338] sensor_write: reg=0x3e val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.164796] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.164921] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.164930] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.164937] gc2053: Sensor hardware streaming stopped
[   29.164944] gc2053: s_stream called with enable=0
[   29.164950] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.164956] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   29.164962] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   29.164971] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.165290] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.165297] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.165305] sensor_write: reg=0x3e val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.169314] sensor_write: reg=0x3e val=0x00 SUCCESS
[   29.169326] sensor_write_array: reg[2] 0x3e=0x00 OK
[   29.169333] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.169340] gc2053: Sensor hardware streaming stopped
[   29.169356] ISP IOCTL: cmd=0x800456d1 arg=0x7fbb1110
[   29.169363] tx_isp_video_link_destroy: Destroying links for config 0
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[   29.169370] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   29.169380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.169387] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   29.169394] Set control: cmd=0x8000164 value=1
[   29.169402] ISP IOCTL: cmd=0x800456d0 arg=0x7fbb1110
[   29.169407] TX_ISP_VIDEO_LINK_SETUP: config=0
[   29.169413] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   29.169418] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   29.169426] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   29.169432] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   29.169438] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   29.169444] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   29.169451] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   29.169457] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   29.169463] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   29.169470] csi_video_s_stream: sd=85f92000, enable=1
[   29.169476] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.169484] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.169490] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.169496] csi_video_s_stream: Stream ON - CSI state set to 4
[   29.169503] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f92400, enable=1 ***
[   29.169509] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.169514] *** vic_core_s_stream: STREAM ON ***
[   29.169520] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.169526] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.169532] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.169539] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.169545] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.169551] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.169556] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.169675] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.169684] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.169690] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.169696] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.169701] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.199150] STREAMING: CPM clocks configured for VIC access
[   29.199165] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.199171] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.199178] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.199184] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.199190] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.199195] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.199204] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.199210] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.199218] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.199223] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.199229] *** VIC unlock: Commands written, checking VIC status register ***
[   29.199236] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.199241] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.199247] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.199253] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.199258] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.199264] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.199338] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.199346] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.199352] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   29.199360] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.199366] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.199373] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.199380] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.199385] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.199391] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.199397] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.199404] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   29.199409] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.199414] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.199421] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.199426] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.199432] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.199438] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.199444] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.199450] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.199458] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   29.199463] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.199472] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   29.199479] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.199484] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.199492] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.199498] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.199504] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.199509] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.199515] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.199521] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.199527] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.199535] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   29.199542] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.199547] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.199553] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.199560] ispvic_frame_channel_s_stream: arg1=85f92400, arg2=1
[   29.199566] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f92400
[   29.199572] ispvic_frame_channel_s_stream[2450]: streamon
[   29.199579] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.199585] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.199591] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.199596] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.199602] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.199609] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.199614] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.199622] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.199628] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.199634] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.199639] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.199645] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.199651] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.199659] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.199666] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.199674] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.199682] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.199689] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.199695] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.199701] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.199706] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.199714] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.199720] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   29.199725] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.199731] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.199738] ispvic_frame_channel_qbuf: arg1=85f92400, arg2=  (null)
[   29.199742] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.199756] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.199764] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   29.199828] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.199840] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.199846] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.199855] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.199862] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.199867] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.199873] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   29.199880] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.200889] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.200894] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.200900] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.201008] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.201115] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.201122] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.201128] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.201134] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.201139] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.201146] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.201153] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.201158] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.201164] *** tx_vic_enable_irq: completed successfully ***
[   29.251579] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 340.000 ms)
[   29.618590] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   29.618603] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   29.618610] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   29.618619] *** vin_s_stream: SAFE implementation - sd=85fffc00, enable=1 ***
[   29.618626] vin_s_stream: VIN state = 3, enable = 1
[   29.618632] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.618641] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f5d400 (name=gc2053) ***
[   29.618648] *** tx_isp_get_sensor: Found real sensor: 85f5d400 ***
[   29.618654] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.618660] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.618667] gc2053: s_stream called with enable=1
[   29.618675] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.618681] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.618687] gc2053: About to write streaming registers for interface 1
[   29.618693] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.618703] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.619022] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.619029] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.619038] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   29.627751] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.627763] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.627770] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.627777] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.627784] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.627790] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.627797] gc2053: s_stream called with enable=1
[   29.627804] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   29.627810] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   29.627816] gc2053: About to write streaming registers for interface 1
[   29.627822] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   29.627832] sensor_write: reg=0xfe val=0x00, client=85556d00, adapter=i2c0, addr=0x37
[   29.628151] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.628158] sensor_write_array: reg[1] 0xfe=0x00 OK
[   29.628167] sensor_write: reg=0x3e val=0x91, client=85556d00, adapter=i2c0, addr=0x37
[   29.628478] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.628485] sensor_write_array: reg[2] 0x3e=0x91 OK
[   29.628491] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   29.628498] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   29.628503] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   29.628509] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   29.628743] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   29.628754] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   29.628761] Set control: cmd=0x980918 value=2
[   29.628899] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.628909] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.628915] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629043] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629052] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629058] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629241] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629251] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629257] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629389] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629398] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629404] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629555] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629565] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629571] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629690] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629699] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629705] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629831] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629837] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.629955] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.629964] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.629969] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.630173] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.630181] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.630187] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.630311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.630320] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   29.630325] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   29.954709] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   29.954720] codec_codec_ctl: set sample rate...
[   29.954851] codec_codec_ctl: set device...
[   30.169947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.169960] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.169966] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.169972] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.169977] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       7047   jz-intc  jz-timerost
 14:         32   jz-intc  ipu
 15:      64762   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       7963   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         13   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

