<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='348' type='bool llvm::ScheduleDAGInstrs::canAddEdge(llvm::SUnit * SuccSU, llvm::SUnit * PredSU)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='346'>/// True if an edge can be added from PredSU to SuccSU without creating
    /// a cycle.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1773' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1788' u='c' c='_ZN12_GLOBAL__N_113CopyConstrain18constrainLocalCopyEPN4llvm5SUnitEPNS1_17ScheduleDAGMILiveE'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1164' ll='1166' type='bool llvm::ScheduleDAGInstrs::canAddEdge(llvm::SUnit * SuccSU, llvm::SUnit * PredSU)'/>
