/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* HV */
#define HV__0__INTTYPE CYREG_PICU3_INTTYPE1
#define HV__0__MASK 0x02u
#define HV__0__PC CYREG_PRT3_PC1
#define HV__0__PORT 3u
#define HV__0__SHIFT 1u
#define HV__AG CYREG_PRT3_AG
#define HV__AMUX CYREG_PRT3_AMUX
#define HV__BIE CYREG_PRT3_BIE
#define HV__BIT_MASK CYREG_PRT3_BIT_MASK
#define HV__BYP CYREG_PRT3_BYP
#define HV__CTL CYREG_PRT3_CTL
#define HV__DM0 CYREG_PRT3_DM0
#define HV__DM1 CYREG_PRT3_DM1
#define HV__DM2 CYREG_PRT3_DM2
#define HV__DR CYREG_PRT3_DR
#define HV__INP_DIS CYREG_PRT3_INP_DIS
#define HV__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HV__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HV__LCD_EN CYREG_PRT3_LCD_EN
#define HV__MASK 0x02u
#define HV__PORT 3u
#define HV__PRT CYREG_PRT3_PRT
#define HV__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HV__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HV__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HV__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HV__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HV__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HV__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HV__PS CYREG_PRT3_PS
#define HV__SHIFT 1u
#define HV__SLW CYREG_PRT3_SLW

/* RX */
#define RX__0__INTTYPE CYREG_PICU3_INTTYPE5
#define RX__0__MASK 0x20u
#define RX__0__PC CYREG_PRT3_PC5
#define RX__0__PORT 3u
#define RX__0__SHIFT 5u
#define RX__AG CYREG_PRT3_AG
#define RX__AMUX CYREG_PRT3_AMUX
#define RX__BIE CYREG_PRT3_BIE
#define RX__BIT_MASK CYREG_PRT3_BIT_MASK
#define RX__BYP CYREG_PRT3_BYP
#define RX__CTL CYREG_PRT3_CTL
#define RX__DM0 CYREG_PRT3_DM0
#define RX__DM1 CYREG_PRT3_DM1
#define RX__DM2 CYREG_PRT3_DM2
#define RX__DR CYREG_PRT3_DR
#define RX__INP_DIS CYREG_PRT3_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT3_LCD_EN
#define RX__MASK 0x20u
#define RX__PORT 3u
#define RX__PRT CYREG_PRT3_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RX__PS CYREG_PRT3_PS
#define RX__SHIFT 5u
#define RX__SLW CYREG_PRT3_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU3_INTTYPE4
#define TX__0__MASK 0x10u
#define TX__0__PC CYREG_PRT3_PC4
#define TX__0__PORT 3u
#define TX__0__SHIFT 4u
#define TX__AG CYREG_PRT3_AG
#define TX__AMUX CYREG_PRT3_AMUX
#define TX__BIE CYREG_PRT3_BIE
#define TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define TX__BYP CYREG_PRT3_BYP
#define TX__CTL CYREG_PRT3_CTL
#define TX__DM0 CYREG_PRT3_DM0
#define TX__DM1 CYREG_PRT3_DM1
#define TX__DM2 CYREG_PRT3_DM2
#define TX__DR CYREG_PRT3_DR
#define TX__INP_DIS CYREG_PRT3_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT3_LCD_EN
#define TX__MASK 0x10u
#define TX__PORT 3u
#define TX__PRT CYREG_PRT3_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TX__PS CYREG_PRT3_PS
#define TX__SHIFT 4u
#define TX__SLW CYREG_PRT3_SLW

/* CAN */
#define CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_CanIP__PM_ACT_MSK 0x01u
#define CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_CanIP__PM_STBY_MSK 0x01u
#define CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID
#define CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_isr__INTC_MASK 0x10000u
#define CAN_isr__INTC_NUMBER 16u
#define CAN_isr__INTC_PRIOR_NUM 7u
#define CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CAN_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define CAN_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define CAN_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define CAN_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define CAN_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define CAN_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CAN_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CAN_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define CAN_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define CAN_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CAN_Timer_TimerHW__PM_ACT_MSK 0x01u
#define CAN_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CAN_Timer_TimerHW__PM_STBY_MSK 0x01u
#define CAN_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define CAN_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define CAN_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* LED */
#define LED__0__INTTYPE CYREG_PICU5_INTTYPE2
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT5_PC2
#define LED__0__PORT 5u
#define LED__0__SHIFT 2u
#define LED__AG CYREG_PRT5_AG
#define LED__AMUX CYREG_PRT5_AMUX
#define LED__BIE CYREG_PRT5_BIE
#define LED__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED__BYP CYREG_PRT5_BYP
#define LED__CTL CYREG_PRT5_CTL
#define LED__DM0 CYREG_PRT5_DM0
#define LED__DM1 CYREG_PRT5_DM1
#define LED__DM2 CYREG_PRT5_DM2
#define LED__DR CYREG_PRT5_DR
#define LED__INP_DIS CYREG_PRT5_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT5_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 5u
#define LED__PRT CYREG_PRT5_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED__PS CYREG_PRT5_PS
#define LED__SHIFT 2u
#define LED__SLW CYREG_PRT5_SLW
#define LED_1__0__INTTYPE CYREG_PICU5_INTTYPE3
#define LED_1__0__MASK 0x08u
#define LED_1__0__PC CYREG_PRT5_PC3
#define LED_1__0__PORT 5u
#define LED_1__0__SHIFT 3u
#define LED_1__AG CYREG_PRT5_AG
#define LED_1__AMUX CYREG_PRT5_AMUX
#define LED_1__BIE CYREG_PRT5_BIE
#define LED_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED_1__BYP CYREG_PRT5_BYP
#define LED_1__CTL CYREG_PRT5_CTL
#define LED_1__DM0 CYREG_PRT5_DM0
#define LED_1__DM1 CYREG_PRT5_DM1
#define LED_1__DM2 CYREG_PRT5_DM2
#define LED_1__DR CYREG_PRT5_DR
#define LED_1__INP_DIS CYREG_PRT5_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT5_LCD_EN
#define LED_1__MASK 0x08u
#define LED_1__PORT 5u
#define LED_1__PRT CYREG_PRT5_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED_1__PS CYREG_PRT5_PS
#define LED_1__SHIFT 3u
#define LED_1__SLW CYREG_PRT5_SLW

/* Drive */
#define Drive__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Drive__0__MASK 0x01u
#define Drive__0__PC CYREG_PRT3_PC0
#define Drive__0__PORT 3u
#define Drive__0__SHIFT 0u
#define Drive__AG CYREG_PRT3_AG
#define Drive__AMUX CYREG_PRT3_AMUX
#define Drive__BIE CYREG_PRT3_BIE
#define Drive__BIT_MASK CYREG_PRT3_BIT_MASK
#define Drive__BYP CYREG_PRT3_BYP
#define Drive__CTL CYREG_PRT3_CTL
#define Drive__DM0 CYREG_PRT3_DM0
#define Drive__DM1 CYREG_PRT3_DM1
#define Drive__DM2 CYREG_PRT3_DM2
#define Drive__DR CYREG_PRT3_DR
#define Drive__INP_DIS CYREG_PRT3_INP_DIS
#define Drive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Drive__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Drive__LCD_EN CYREG_PRT3_LCD_EN
#define Drive__MASK 0x01u
#define Drive__PORT 3u
#define Drive__PRT CYREG_PRT3_PRT
#define Drive__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Drive__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Drive__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Drive__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Drive__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Drive__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Drive__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Drive__PS CYREG_PRT3_PS
#define Drive__SHIFT 0u
#define Drive__SLW CYREG_PRT3_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Buzzer__0__MASK 0x01u
#define Buzzer__0__PC CYREG_PRT5_PC0
#define Buzzer__0__PORT 5u
#define Buzzer__0__SHIFT 0u
#define Buzzer__AG CYREG_PRT5_AG
#define Buzzer__AMUX CYREG_PRT5_AMUX
#define Buzzer__BIE CYREG_PRT5_BIE
#define Buzzer__BIT_MASK CYREG_PRT5_BIT_MASK
#define Buzzer__BYP CYREG_PRT5_BYP
#define Buzzer__CTL CYREG_PRT5_CTL
#define Buzzer__DM0 CYREG_PRT5_DM0
#define Buzzer__DM1 CYREG_PRT5_DM1
#define Buzzer__DM2 CYREG_PRT5_DM2
#define Buzzer__DR CYREG_PRT5_DR
#define Buzzer__INP_DIS CYREG_PRT5_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT5_LCD_EN
#define Buzzer__MASK 0x01u
#define Buzzer__PORT 5u
#define Buzzer__PRT CYREG_PRT5_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Buzzer__PS CYREG_PRT5_PS
#define Buzzer__SHIFT 0u
#define Buzzer__SLW CYREG_PRT5_SLW

/* RGB1_1 */
#define RGB1_1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RGB1_1__0__MASK 0x20u
#define RGB1_1__0__PC CYREG_PRT2_PC5
#define RGB1_1__0__PORT 2u
#define RGB1_1__0__SHIFT 5u
#define RGB1_1__AG CYREG_PRT2_AG
#define RGB1_1__AMUX CYREG_PRT2_AMUX
#define RGB1_1__BIE CYREG_PRT2_BIE
#define RGB1_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB1_1__BYP CYREG_PRT2_BYP
#define RGB1_1__CTL CYREG_PRT2_CTL
#define RGB1_1__DM0 CYREG_PRT2_DM0
#define RGB1_1__DM1 CYREG_PRT2_DM1
#define RGB1_1__DM2 CYREG_PRT2_DM2
#define RGB1_1__DR CYREG_PRT2_DR
#define RGB1_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB1_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB1_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB1_1__MASK 0x20u
#define RGB1_1__PORT 2u
#define RGB1_1__PRT CYREG_PRT2_PRT
#define RGB1_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB1_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB1_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB1_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB1_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB1_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB1_1__PS CYREG_PRT2_PS
#define RGB1_1__SHIFT 5u
#define RGB1_1__SLW CYREG_PRT2_SLW

/* RGB1_2 */
#define RGB1_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define RGB1_2__0__MASK 0x08u
#define RGB1_2__0__PC CYREG_PRT0_PC3
#define RGB1_2__0__PORT 0u
#define RGB1_2__0__SHIFT 3u
#define RGB1_2__AG CYREG_PRT0_AG
#define RGB1_2__AMUX CYREG_PRT0_AMUX
#define RGB1_2__BIE CYREG_PRT0_BIE
#define RGB1_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define RGB1_2__BYP CYREG_PRT0_BYP
#define RGB1_2__CTL CYREG_PRT0_CTL
#define RGB1_2__DM0 CYREG_PRT0_DM0
#define RGB1_2__DM1 CYREG_PRT0_DM1
#define RGB1_2__DM2 CYREG_PRT0_DM2
#define RGB1_2__DR CYREG_PRT0_DR
#define RGB1_2__INP_DIS CYREG_PRT0_INP_DIS
#define RGB1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RGB1_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RGB1_2__LCD_EN CYREG_PRT0_LCD_EN
#define RGB1_2__MASK 0x08u
#define RGB1_2__PORT 0u
#define RGB1_2__PRT CYREG_PRT0_PRT
#define RGB1_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RGB1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RGB1_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RGB1_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RGB1_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RGB1_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RGB1_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RGB1_2__PS CYREG_PRT0_PS
#define RGB1_2__SHIFT 3u
#define RGB1_2__SLW CYREG_PRT0_SLW

/* RGB2_1 */
#define RGB2_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RGB2_1__0__MASK 0x40u
#define RGB2_1__0__PC CYREG_PRT2_PC6
#define RGB2_1__0__PORT 2u
#define RGB2_1__0__SHIFT 6u
#define RGB2_1__AG CYREG_PRT2_AG
#define RGB2_1__AMUX CYREG_PRT2_AMUX
#define RGB2_1__BIE CYREG_PRT2_BIE
#define RGB2_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB2_1__BYP CYREG_PRT2_BYP
#define RGB2_1__CTL CYREG_PRT2_CTL
#define RGB2_1__DM0 CYREG_PRT2_DM0
#define RGB2_1__DM1 CYREG_PRT2_DM1
#define RGB2_1__DM2 CYREG_PRT2_DM2
#define RGB2_1__DR CYREG_PRT2_DR
#define RGB2_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB2_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB2_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB2_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB2_1__MASK 0x40u
#define RGB2_1__PORT 2u
#define RGB2_1__PRT CYREG_PRT2_PRT
#define RGB2_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB2_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB2_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB2_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB2_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB2_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB2_1__PS CYREG_PRT2_PS
#define RGB2_1__SHIFT 6u
#define RGB2_1__SLW CYREG_PRT2_SLW

/* RGB2_2 */
#define RGB2_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define RGB2_2__0__MASK 0x04u
#define RGB2_2__0__PC CYREG_PRT0_PC2
#define RGB2_2__0__PORT 0u
#define RGB2_2__0__SHIFT 2u
#define RGB2_2__AG CYREG_PRT0_AG
#define RGB2_2__AMUX CYREG_PRT0_AMUX
#define RGB2_2__BIE CYREG_PRT0_BIE
#define RGB2_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define RGB2_2__BYP CYREG_PRT0_BYP
#define RGB2_2__CTL CYREG_PRT0_CTL
#define RGB2_2__DM0 CYREG_PRT0_DM0
#define RGB2_2__DM1 CYREG_PRT0_DM1
#define RGB2_2__DM2 CYREG_PRT0_DM2
#define RGB2_2__DR CYREG_PRT0_DR
#define RGB2_2__INP_DIS CYREG_PRT0_INP_DIS
#define RGB2_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RGB2_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RGB2_2__LCD_EN CYREG_PRT0_LCD_EN
#define RGB2_2__MASK 0x04u
#define RGB2_2__PORT 0u
#define RGB2_2__PRT CYREG_PRT0_PRT
#define RGB2_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RGB2_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RGB2_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RGB2_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RGB2_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RGB2_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RGB2_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RGB2_2__PS CYREG_PRT0_PS
#define RGB2_2__SHIFT 2u
#define RGB2_2__SLW CYREG_PRT0_SLW

/* RGB3_1 */
#define RGB3_1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RGB3_1__0__MASK 0x80u
#define RGB3_1__0__PC CYREG_PRT2_PC7
#define RGB3_1__0__PORT 2u
#define RGB3_1__0__SHIFT 7u
#define RGB3_1__AG CYREG_PRT2_AG
#define RGB3_1__AMUX CYREG_PRT2_AMUX
#define RGB3_1__BIE CYREG_PRT2_BIE
#define RGB3_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB3_1__BYP CYREG_PRT2_BYP
#define RGB3_1__CTL CYREG_PRT2_CTL
#define RGB3_1__DM0 CYREG_PRT2_DM0
#define RGB3_1__DM1 CYREG_PRT2_DM1
#define RGB3_1__DM2 CYREG_PRT2_DM2
#define RGB3_1__DR CYREG_PRT2_DR
#define RGB3_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB3_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB3_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB3_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB3_1__MASK 0x80u
#define RGB3_1__PORT 2u
#define RGB3_1__PRT CYREG_PRT2_PRT
#define RGB3_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB3_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB3_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB3_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB3_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB3_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB3_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB3_1__PS CYREG_PRT2_PS
#define RGB3_1__SHIFT 7u
#define RGB3_1__SLW CYREG_PRT2_SLW

/* RGB3_2 */
#define RGB3_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define RGB3_2__0__MASK 0x02u
#define RGB3_2__0__PC CYREG_PRT0_PC1
#define RGB3_2__0__PORT 0u
#define RGB3_2__0__SHIFT 1u
#define RGB3_2__AG CYREG_PRT0_AG
#define RGB3_2__AMUX CYREG_PRT0_AMUX
#define RGB3_2__BIE CYREG_PRT0_BIE
#define RGB3_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define RGB3_2__BYP CYREG_PRT0_BYP
#define RGB3_2__CTL CYREG_PRT0_CTL
#define RGB3_2__DM0 CYREG_PRT0_DM0
#define RGB3_2__DM1 CYREG_PRT0_DM1
#define RGB3_2__DM2 CYREG_PRT0_DM2
#define RGB3_2__DR CYREG_PRT0_DR
#define RGB3_2__INP_DIS CYREG_PRT0_INP_DIS
#define RGB3_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RGB3_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RGB3_2__LCD_EN CYREG_PRT0_LCD_EN
#define RGB3_2__MASK 0x02u
#define RGB3_2__PORT 0u
#define RGB3_2__PRT CYREG_PRT0_PRT
#define RGB3_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RGB3_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RGB3_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RGB3_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RGB3_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RGB3_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RGB3_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RGB3_2__PS CYREG_PRT0_PS
#define RGB3_2__SHIFT 1u
#define RGB3_2__SLW CYREG_PRT0_SLW

/* Hex1Reg */
#define Hex1Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Hex1Reg_Sync_ctrl_reg__0__POS 0
#define Hex1Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Hex1Reg_Sync_ctrl_reg__1__POS 1
#define Hex1Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Hex1Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Hex1Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Hex1Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Hex1Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Hex1Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Hex1Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Hex1Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Hex1Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Hex1Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Hex1Reg_Sync_ctrl_reg__2__POS 2
#define Hex1Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Hex1Reg_Sync_ctrl_reg__3__POS 3
#define Hex1Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Hex1Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Hex1Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Hex1Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Hex1Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Hex1Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Hex1Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Hex1Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Hex1Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Hex2Reg */
#define Hex2Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Hex2Reg_Sync_ctrl_reg__0__POS 0
#define Hex2Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Hex2Reg_Sync_ctrl_reg__1__POS 1
#define Hex2Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Hex2Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Hex2Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Hex2Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Hex2Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Hex2Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Hex2Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Hex2Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Hex2Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Hex2Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Hex2Reg_Sync_ctrl_reg__2__POS 2
#define Hex2Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Hex2Reg_Sync_ctrl_reg__3__POS 3
#define Hex2Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Hex2Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Hex2Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Hex2Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Hex2Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Hex2Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Hex2Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Hex2Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Hex2Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* Hex3Reg */
#define Hex3Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Hex3Reg_Sync_ctrl_reg__0__POS 0
#define Hex3Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Hex3Reg_Sync_ctrl_reg__1__POS 1
#define Hex3Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Hex3Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Hex3Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Hex3Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Hex3Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Hex3Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Hex3Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Hex3Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Hex3Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Hex3Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Hex3Reg_Sync_ctrl_reg__2__POS 2
#define Hex3Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Hex3Reg_Sync_ctrl_reg__3__POS 3
#define Hex3Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Hex3Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Hex3Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Hex3Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Hex3Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Hex3Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Hex3Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Hex3Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Hex3Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* Hex4Reg */
#define Hex4Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Hex4Reg_Sync_ctrl_reg__0__POS 0
#define Hex4Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Hex4Reg_Sync_ctrl_reg__1__POS 1
#define Hex4Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Hex4Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Hex4Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Hex4Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Hex4Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Hex4Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Hex4Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Hex4Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Hex4Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Hex4Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Hex4Reg_Sync_ctrl_reg__2__POS 2
#define Hex4Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Hex4Reg_Sync_ctrl_reg__3__POS 3
#define Hex4Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Hex4Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Hex4Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Hex4Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Hex4Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Hex4Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Hex4Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Hex4Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Hex4Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* isr_can */
#define isr_can__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_can__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_can__INTC_MASK 0x01u
#define isr_can__INTC_NUMBER 0u
#define isr_can__INTC_PRIOR_NUM 7u
#define isr_can__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_can__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_can__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Digit1Bit1 */
#define Digit1Bit1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Digit1Bit1__0__MASK 0x02u
#define Digit1Bit1__0__PC CYREG_PRT2_PC1
#define Digit1Bit1__0__PORT 2u
#define Digit1Bit1__0__SHIFT 1u
#define Digit1Bit1__AG CYREG_PRT2_AG
#define Digit1Bit1__AMUX CYREG_PRT2_AMUX
#define Digit1Bit1__BIE CYREG_PRT2_BIE
#define Digit1Bit1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Digit1Bit1__BYP CYREG_PRT2_BYP
#define Digit1Bit1__CTL CYREG_PRT2_CTL
#define Digit1Bit1__DM0 CYREG_PRT2_DM0
#define Digit1Bit1__DM1 CYREG_PRT2_DM1
#define Digit1Bit1__DM2 CYREG_PRT2_DM2
#define Digit1Bit1__DR CYREG_PRT2_DR
#define Digit1Bit1__INP_DIS CYREG_PRT2_INP_DIS
#define Digit1Bit1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Digit1Bit1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Digit1Bit1__LCD_EN CYREG_PRT2_LCD_EN
#define Digit1Bit1__MASK 0x02u
#define Digit1Bit1__PORT 2u
#define Digit1Bit1__PRT CYREG_PRT2_PRT
#define Digit1Bit1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Digit1Bit1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Digit1Bit1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Digit1Bit1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Digit1Bit1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Digit1Bit1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Digit1Bit1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Digit1Bit1__PS CYREG_PRT2_PS
#define Digit1Bit1__SHIFT 1u
#define Digit1Bit1__SLW CYREG_PRT2_SLW

/* Digit1Bit2 */
#define Digit1Bit2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Digit1Bit2__0__MASK 0x01u
#define Digit1Bit2__0__PC CYREG_PRT2_PC0
#define Digit1Bit2__0__PORT 2u
#define Digit1Bit2__0__SHIFT 0u
#define Digit1Bit2__AG CYREG_PRT2_AG
#define Digit1Bit2__AMUX CYREG_PRT2_AMUX
#define Digit1Bit2__BIE CYREG_PRT2_BIE
#define Digit1Bit2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Digit1Bit2__BYP CYREG_PRT2_BYP
#define Digit1Bit2__CTL CYREG_PRT2_CTL
#define Digit1Bit2__DM0 CYREG_PRT2_DM0
#define Digit1Bit2__DM1 CYREG_PRT2_DM1
#define Digit1Bit2__DM2 CYREG_PRT2_DM2
#define Digit1Bit2__DR CYREG_PRT2_DR
#define Digit1Bit2__INP_DIS CYREG_PRT2_INP_DIS
#define Digit1Bit2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Digit1Bit2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Digit1Bit2__LCD_EN CYREG_PRT2_LCD_EN
#define Digit1Bit2__MASK 0x01u
#define Digit1Bit2__PORT 2u
#define Digit1Bit2__PRT CYREG_PRT2_PRT
#define Digit1Bit2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Digit1Bit2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Digit1Bit2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Digit1Bit2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Digit1Bit2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Digit1Bit2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Digit1Bit2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Digit1Bit2__PS CYREG_PRT2_PS
#define Digit1Bit2__SHIFT 0u
#define Digit1Bit2__SLW CYREG_PRT2_SLW

/* Digit1Bit3 */
#define Digit1Bit3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Digit1Bit3__0__MASK 0x20u
#define Digit1Bit3__0__PC CYREG_IO_PC_PRT15_PC5
#define Digit1Bit3__0__PORT 15u
#define Digit1Bit3__0__SHIFT 5u
#define Digit1Bit3__AG CYREG_PRT15_AG
#define Digit1Bit3__AMUX CYREG_PRT15_AMUX
#define Digit1Bit3__BIE CYREG_PRT15_BIE
#define Digit1Bit3__BIT_MASK CYREG_PRT15_BIT_MASK
#define Digit1Bit3__BYP CYREG_PRT15_BYP
#define Digit1Bit3__CTL CYREG_PRT15_CTL
#define Digit1Bit3__DM0 CYREG_PRT15_DM0
#define Digit1Bit3__DM1 CYREG_PRT15_DM1
#define Digit1Bit3__DM2 CYREG_PRT15_DM2
#define Digit1Bit3__DR CYREG_PRT15_DR
#define Digit1Bit3__INP_DIS CYREG_PRT15_INP_DIS
#define Digit1Bit3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Digit1Bit3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Digit1Bit3__LCD_EN CYREG_PRT15_LCD_EN
#define Digit1Bit3__MASK 0x20u
#define Digit1Bit3__PORT 15u
#define Digit1Bit3__PRT CYREG_PRT15_PRT
#define Digit1Bit3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Digit1Bit3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Digit1Bit3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Digit1Bit3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Digit1Bit3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Digit1Bit3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Digit1Bit3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Digit1Bit3__PS CYREG_PRT15_PS
#define Digit1Bit3__SHIFT 5u
#define Digit1Bit3__SLW CYREG_PRT15_SLW

/* Digit1Bit4 */
#define Digit1Bit4__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Digit1Bit4__0__MASK 0x10u
#define Digit1Bit4__0__PC CYREG_IO_PC_PRT15_PC4
#define Digit1Bit4__0__PORT 15u
#define Digit1Bit4__0__SHIFT 4u
#define Digit1Bit4__AG CYREG_PRT15_AG
#define Digit1Bit4__AMUX CYREG_PRT15_AMUX
#define Digit1Bit4__BIE CYREG_PRT15_BIE
#define Digit1Bit4__BIT_MASK CYREG_PRT15_BIT_MASK
#define Digit1Bit4__BYP CYREG_PRT15_BYP
#define Digit1Bit4__CTL CYREG_PRT15_CTL
#define Digit1Bit4__DM0 CYREG_PRT15_DM0
#define Digit1Bit4__DM1 CYREG_PRT15_DM1
#define Digit1Bit4__DM2 CYREG_PRT15_DM2
#define Digit1Bit4__DR CYREG_PRT15_DR
#define Digit1Bit4__INP_DIS CYREG_PRT15_INP_DIS
#define Digit1Bit4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Digit1Bit4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Digit1Bit4__LCD_EN CYREG_PRT15_LCD_EN
#define Digit1Bit4__MASK 0x10u
#define Digit1Bit4__PORT 15u
#define Digit1Bit4__PRT CYREG_PRT15_PRT
#define Digit1Bit4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Digit1Bit4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Digit1Bit4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Digit1Bit4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Digit1Bit4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Digit1Bit4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Digit1Bit4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Digit1Bit4__PS CYREG_PRT15_PS
#define Digit1Bit4__SHIFT 4u
#define Digit1Bit4__SLW CYREG_PRT15_SLW

/* Digit2Bit1 */
#define Digit2Bit1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Digit2Bit1__0__MASK 0x08u
#define Digit2Bit1__0__PC CYREG_PRT6_PC3
#define Digit2Bit1__0__PORT 6u
#define Digit2Bit1__0__SHIFT 3u
#define Digit2Bit1__AG CYREG_PRT6_AG
#define Digit2Bit1__AMUX CYREG_PRT6_AMUX
#define Digit2Bit1__BIE CYREG_PRT6_BIE
#define Digit2Bit1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Digit2Bit1__BYP CYREG_PRT6_BYP
#define Digit2Bit1__CTL CYREG_PRT6_CTL
#define Digit2Bit1__DM0 CYREG_PRT6_DM0
#define Digit2Bit1__DM1 CYREG_PRT6_DM1
#define Digit2Bit1__DM2 CYREG_PRT6_DM2
#define Digit2Bit1__DR CYREG_PRT6_DR
#define Digit2Bit1__INP_DIS CYREG_PRT6_INP_DIS
#define Digit2Bit1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Digit2Bit1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Digit2Bit1__LCD_EN CYREG_PRT6_LCD_EN
#define Digit2Bit1__MASK 0x08u
#define Digit2Bit1__PORT 6u
#define Digit2Bit1__PRT CYREG_PRT6_PRT
#define Digit2Bit1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Digit2Bit1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Digit2Bit1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Digit2Bit1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Digit2Bit1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Digit2Bit1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Digit2Bit1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Digit2Bit1__PS CYREG_PRT6_PS
#define Digit2Bit1__SHIFT 3u
#define Digit2Bit1__SLW CYREG_PRT6_SLW

/* Digit2Bit2 */
#define Digit2Bit2__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Digit2Bit2__0__MASK 0x04u
#define Digit2Bit2__0__PC CYREG_PRT6_PC2
#define Digit2Bit2__0__PORT 6u
#define Digit2Bit2__0__SHIFT 2u
#define Digit2Bit2__AG CYREG_PRT6_AG
#define Digit2Bit2__AMUX CYREG_PRT6_AMUX
#define Digit2Bit2__BIE CYREG_PRT6_BIE
#define Digit2Bit2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Digit2Bit2__BYP CYREG_PRT6_BYP
#define Digit2Bit2__CTL CYREG_PRT6_CTL
#define Digit2Bit2__DM0 CYREG_PRT6_DM0
#define Digit2Bit2__DM1 CYREG_PRT6_DM1
#define Digit2Bit2__DM2 CYREG_PRT6_DM2
#define Digit2Bit2__DR CYREG_PRT6_DR
#define Digit2Bit2__INP_DIS CYREG_PRT6_INP_DIS
#define Digit2Bit2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Digit2Bit2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Digit2Bit2__LCD_EN CYREG_PRT6_LCD_EN
#define Digit2Bit2__MASK 0x04u
#define Digit2Bit2__PORT 6u
#define Digit2Bit2__PRT CYREG_PRT6_PRT
#define Digit2Bit2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Digit2Bit2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Digit2Bit2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Digit2Bit2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Digit2Bit2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Digit2Bit2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Digit2Bit2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Digit2Bit2__PS CYREG_PRT6_PS
#define Digit2Bit2__SHIFT 2u
#define Digit2Bit2__SLW CYREG_PRT6_SLW

/* Digit2Bit3 */
#define Digit2Bit3__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Digit2Bit3__0__MASK 0x02u
#define Digit2Bit3__0__PC CYREG_PRT6_PC1
#define Digit2Bit3__0__PORT 6u
#define Digit2Bit3__0__SHIFT 1u
#define Digit2Bit3__AG CYREG_PRT6_AG
#define Digit2Bit3__AMUX CYREG_PRT6_AMUX
#define Digit2Bit3__BIE CYREG_PRT6_BIE
#define Digit2Bit3__BIT_MASK CYREG_PRT6_BIT_MASK
#define Digit2Bit3__BYP CYREG_PRT6_BYP
#define Digit2Bit3__CTL CYREG_PRT6_CTL
#define Digit2Bit3__DM0 CYREG_PRT6_DM0
#define Digit2Bit3__DM1 CYREG_PRT6_DM1
#define Digit2Bit3__DM2 CYREG_PRT6_DM2
#define Digit2Bit3__DR CYREG_PRT6_DR
#define Digit2Bit3__INP_DIS CYREG_PRT6_INP_DIS
#define Digit2Bit3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Digit2Bit3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Digit2Bit3__LCD_EN CYREG_PRT6_LCD_EN
#define Digit2Bit3__MASK 0x02u
#define Digit2Bit3__PORT 6u
#define Digit2Bit3__PRT CYREG_PRT6_PRT
#define Digit2Bit3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Digit2Bit3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Digit2Bit3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Digit2Bit3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Digit2Bit3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Digit2Bit3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Digit2Bit3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Digit2Bit3__PS CYREG_PRT6_PS
#define Digit2Bit3__SHIFT 1u
#define Digit2Bit3__SLW CYREG_PRT6_SLW

/* Digit2Bit4 */
#define Digit2Bit4__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Digit2Bit4__0__MASK 0x01u
#define Digit2Bit4__0__PC CYREG_PRT6_PC0
#define Digit2Bit4__0__PORT 6u
#define Digit2Bit4__0__SHIFT 0u
#define Digit2Bit4__AG CYREG_PRT6_AG
#define Digit2Bit4__AMUX CYREG_PRT6_AMUX
#define Digit2Bit4__BIE CYREG_PRT6_BIE
#define Digit2Bit4__BIT_MASK CYREG_PRT6_BIT_MASK
#define Digit2Bit4__BYP CYREG_PRT6_BYP
#define Digit2Bit4__CTL CYREG_PRT6_CTL
#define Digit2Bit4__DM0 CYREG_PRT6_DM0
#define Digit2Bit4__DM1 CYREG_PRT6_DM1
#define Digit2Bit4__DM2 CYREG_PRT6_DM2
#define Digit2Bit4__DR CYREG_PRT6_DR
#define Digit2Bit4__INP_DIS CYREG_PRT6_INP_DIS
#define Digit2Bit4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Digit2Bit4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Digit2Bit4__LCD_EN CYREG_PRT6_LCD_EN
#define Digit2Bit4__MASK 0x01u
#define Digit2Bit4__PORT 6u
#define Digit2Bit4__PRT CYREG_PRT6_PRT
#define Digit2Bit4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Digit2Bit4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Digit2Bit4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Digit2Bit4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Digit2Bit4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Digit2Bit4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Digit2Bit4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Digit2Bit4__PS CYREG_PRT6_PS
#define Digit2Bit4__SHIFT 0u
#define Digit2Bit4__SLW CYREG_PRT6_SLW

/* Digit3Bit1 */
#define Digit3Bit1__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Digit3Bit1__0__MASK 0x80u
#define Digit3Bit1__0__PC CYREG_PRT4_PC7
#define Digit3Bit1__0__PORT 4u
#define Digit3Bit1__0__SHIFT 7u
#define Digit3Bit1__AG CYREG_PRT4_AG
#define Digit3Bit1__AMUX CYREG_PRT4_AMUX
#define Digit3Bit1__BIE CYREG_PRT4_BIE
#define Digit3Bit1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Digit3Bit1__BYP CYREG_PRT4_BYP
#define Digit3Bit1__CTL CYREG_PRT4_CTL
#define Digit3Bit1__DM0 CYREG_PRT4_DM0
#define Digit3Bit1__DM1 CYREG_PRT4_DM1
#define Digit3Bit1__DM2 CYREG_PRT4_DM2
#define Digit3Bit1__DR CYREG_PRT4_DR
#define Digit3Bit1__INP_DIS CYREG_PRT4_INP_DIS
#define Digit3Bit1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Digit3Bit1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Digit3Bit1__LCD_EN CYREG_PRT4_LCD_EN
#define Digit3Bit1__MASK 0x80u
#define Digit3Bit1__PORT 4u
#define Digit3Bit1__PRT CYREG_PRT4_PRT
#define Digit3Bit1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Digit3Bit1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Digit3Bit1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Digit3Bit1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Digit3Bit1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Digit3Bit1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Digit3Bit1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Digit3Bit1__PS CYREG_PRT4_PS
#define Digit3Bit1__SHIFT 7u
#define Digit3Bit1__SLW CYREG_PRT4_SLW

/* Digit3Bit2 */
#define Digit3Bit2__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Digit3Bit2__0__MASK 0x40u
#define Digit3Bit2__0__PC CYREG_PRT4_PC6
#define Digit3Bit2__0__PORT 4u
#define Digit3Bit2__0__SHIFT 6u
#define Digit3Bit2__AG CYREG_PRT4_AG
#define Digit3Bit2__AMUX CYREG_PRT4_AMUX
#define Digit3Bit2__BIE CYREG_PRT4_BIE
#define Digit3Bit2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Digit3Bit2__BYP CYREG_PRT4_BYP
#define Digit3Bit2__CTL CYREG_PRT4_CTL
#define Digit3Bit2__DM0 CYREG_PRT4_DM0
#define Digit3Bit2__DM1 CYREG_PRT4_DM1
#define Digit3Bit2__DM2 CYREG_PRT4_DM2
#define Digit3Bit2__DR CYREG_PRT4_DR
#define Digit3Bit2__INP_DIS CYREG_PRT4_INP_DIS
#define Digit3Bit2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Digit3Bit2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Digit3Bit2__LCD_EN CYREG_PRT4_LCD_EN
#define Digit3Bit2__MASK 0x40u
#define Digit3Bit2__PORT 4u
#define Digit3Bit2__PRT CYREG_PRT4_PRT
#define Digit3Bit2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Digit3Bit2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Digit3Bit2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Digit3Bit2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Digit3Bit2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Digit3Bit2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Digit3Bit2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Digit3Bit2__PS CYREG_PRT4_PS
#define Digit3Bit2__SHIFT 6u
#define Digit3Bit2__SLW CYREG_PRT4_SLW

/* Digit3Bit3 */
#define Digit3Bit3__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Digit3Bit3__0__MASK 0x20u
#define Digit3Bit3__0__PC CYREG_PRT4_PC5
#define Digit3Bit3__0__PORT 4u
#define Digit3Bit3__0__SHIFT 5u
#define Digit3Bit3__AG CYREG_PRT4_AG
#define Digit3Bit3__AMUX CYREG_PRT4_AMUX
#define Digit3Bit3__BIE CYREG_PRT4_BIE
#define Digit3Bit3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Digit3Bit3__BYP CYREG_PRT4_BYP
#define Digit3Bit3__CTL CYREG_PRT4_CTL
#define Digit3Bit3__DM0 CYREG_PRT4_DM0
#define Digit3Bit3__DM1 CYREG_PRT4_DM1
#define Digit3Bit3__DM2 CYREG_PRT4_DM2
#define Digit3Bit3__DR CYREG_PRT4_DR
#define Digit3Bit3__INP_DIS CYREG_PRT4_INP_DIS
#define Digit3Bit3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Digit3Bit3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Digit3Bit3__LCD_EN CYREG_PRT4_LCD_EN
#define Digit3Bit3__MASK 0x20u
#define Digit3Bit3__PORT 4u
#define Digit3Bit3__PRT CYREG_PRT4_PRT
#define Digit3Bit3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Digit3Bit3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Digit3Bit3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Digit3Bit3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Digit3Bit3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Digit3Bit3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Digit3Bit3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Digit3Bit3__PS CYREG_PRT4_PS
#define Digit3Bit3__SHIFT 5u
#define Digit3Bit3__SLW CYREG_PRT4_SLW

/* Digit3Bit4 */
#define Digit3Bit4__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Digit3Bit4__0__MASK 0x10u
#define Digit3Bit4__0__PC CYREG_PRT4_PC4
#define Digit3Bit4__0__PORT 4u
#define Digit3Bit4__0__SHIFT 4u
#define Digit3Bit4__AG CYREG_PRT4_AG
#define Digit3Bit4__AMUX CYREG_PRT4_AMUX
#define Digit3Bit4__BIE CYREG_PRT4_BIE
#define Digit3Bit4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Digit3Bit4__BYP CYREG_PRT4_BYP
#define Digit3Bit4__CTL CYREG_PRT4_CTL
#define Digit3Bit4__DM0 CYREG_PRT4_DM0
#define Digit3Bit4__DM1 CYREG_PRT4_DM1
#define Digit3Bit4__DM2 CYREG_PRT4_DM2
#define Digit3Bit4__DR CYREG_PRT4_DR
#define Digit3Bit4__INP_DIS CYREG_PRT4_INP_DIS
#define Digit3Bit4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Digit3Bit4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Digit3Bit4__LCD_EN CYREG_PRT4_LCD_EN
#define Digit3Bit4__MASK 0x10u
#define Digit3Bit4__PORT 4u
#define Digit3Bit4__PRT CYREG_PRT4_PRT
#define Digit3Bit4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Digit3Bit4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Digit3Bit4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Digit3Bit4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Digit3Bit4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Digit3Bit4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Digit3Bit4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Digit3Bit4__PS CYREG_PRT4_PS
#define Digit3Bit4__SHIFT 4u
#define Digit3Bit4__SLW CYREG_PRT4_SLW

/* Digit4Bit1 */
#define Digit4Bit1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Digit4Bit1__0__MASK 0x80u
#define Digit4Bit1__0__PC CYREG_PRT0_PC7
#define Digit4Bit1__0__PORT 0u
#define Digit4Bit1__0__SHIFT 7u
#define Digit4Bit1__AG CYREG_PRT0_AG
#define Digit4Bit1__AMUX CYREG_PRT0_AMUX
#define Digit4Bit1__BIE CYREG_PRT0_BIE
#define Digit4Bit1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Digit4Bit1__BYP CYREG_PRT0_BYP
#define Digit4Bit1__CTL CYREG_PRT0_CTL
#define Digit4Bit1__DM0 CYREG_PRT0_DM0
#define Digit4Bit1__DM1 CYREG_PRT0_DM1
#define Digit4Bit1__DM2 CYREG_PRT0_DM2
#define Digit4Bit1__DR CYREG_PRT0_DR
#define Digit4Bit1__INP_DIS CYREG_PRT0_INP_DIS
#define Digit4Bit1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Digit4Bit1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Digit4Bit1__LCD_EN CYREG_PRT0_LCD_EN
#define Digit4Bit1__MASK 0x80u
#define Digit4Bit1__PORT 0u
#define Digit4Bit1__PRT CYREG_PRT0_PRT
#define Digit4Bit1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Digit4Bit1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Digit4Bit1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Digit4Bit1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Digit4Bit1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Digit4Bit1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Digit4Bit1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Digit4Bit1__PS CYREG_PRT0_PS
#define Digit4Bit1__SHIFT 7u
#define Digit4Bit1__SLW CYREG_PRT0_SLW

/* Digit4Bit2 */
#define Digit4Bit2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Digit4Bit2__0__MASK 0x40u
#define Digit4Bit2__0__PC CYREG_PRT0_PC6
#define Digit4Bit2__0__PORT 0u
#define Digit4Bit2__0__SHIFT 6u
#define Digit4Bit2__AG CYREG_PRT0_AG
#define Digit4Bit2__AMUX CYREG_PRT0_AMUX
#define Digit4Bit2__BIE CYREG_PRT0_BIE
#define Digit4Bit2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Digit4Bit2__BYP CYREG_PRT0_BYP
#define Digit4Bit2__CTL CYREG_PRT0_CTL
#define Digit4Bit2__DM0 CYREG_PRT0_DM0
#define Digit4Bit2__DM1 CYREG_PRT0_DM1
#define Digit4Bit2__DM2 CYREG_PRT0_DM2
#define Digit4Bit2__DR CYREG_PRT0_DR
#define Digit4Bit2__INP_DIS CYREG_PRT0_INP_DIS
#define Digit4Bit2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Digit4Bit2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Digit4Bit2__LCD_EN CYREG_PRT0_LCD_EN
#define Digit4Bit2__MASK 0x40u
#define Digit4Bit2__PORT 0u
#define Digit4Bit2__PRT CYREG_PRT0_PRT
#define Digit4Bit2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Digit4Bit2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Digit4Bit2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Digit4Bit2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Digit4Bit2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Digit4Bit2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Digit4Bit2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Digit4Bit2__PS CYREG_PRT0_PS
#define Digit4Bit2__SHIFT 6u
#define Digit4Bit2__SLW CYREG_PRT0_SLW

/* Digit4Bit3 */
#define Digit4Bit3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Digit4Bit3__0__MASK 0x20u
#define Digit4Bit3__0__PC CYREG_PRT0_PC5
#define Digit4Bit3__0__PORT 0u
#define Digit4Bit3__0__SHIFT 5u
#define Digit4Bit3__AG CYREG_PRT0_AG
#define Digit4Bit3__AMUX CYREG_PRT0_AMUX
#define Digit4Bit3__BIE CYREG_PRT0_BIE
#define Digit4Bit3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Digit4Bit3__BYP CYREG_PRT0_BYP
#define Digit4Bit3__CTL CYREG_PRT0_CTL
#define Digit4Bit3__DM0 CYREG_PRT0_DM0
#define Digit4Bit3__DM1 CYREG_PRT0_DM1
#define Digit4Bit3__DM2 CYREG_PRT0_DM2
#define Digit4Bit3__DR CYREG_PRT0_DR
#define Digit4Bit3__INP_DIS CYREG_PRT0_INP_DIS
#define Digit4Bit3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Digit4Bit3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Digit4Bit3__LCD_EN CYREG_PRT0_LCD_EN
#define Digit4Bit3__MASK 0x20u
#define Digit4Bit3__PORT 0u
#define Digit4Bit3__PRT CYREG_PRT0_PRT
#define Digit4Bit3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Digit4Bit3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Digit4Bit3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Digit4Bit3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Digit4Bit3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Digit4Bit3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Digit4Bit3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Digit4Bit3__PS CYREG_PRT0_PS
#define Digit4Bit3__SHIFT 5u
#define Digit4Bit3__SLW CYREG_PRT0_SLW

/* Digit4Bit4 */
#define Digit4Bit4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Digit4Bit4__0__MASK 0x10u
#define Digit4Bit4__0__PC CYREG_PRT0_PC4
#define Digit4Bit4__0__PORT 0u
#define Digit4Bit4__0__SHIFT 4u
#define Digit4Bit4__AG CYREG_PRT0_AG
#define Digit4Bit4__AMUX CYREG_PRT0_AMUX
#define Digit4Bit4__BIE CYREG_PRT0_BIE
#define Digit4Bit4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Digit4Bit4__BYP CYREG_PRT0_BYP
#define Digit4Bit4__CTL CYREG_PRT0_CTL
#define Digit4Bit4__DM0 CYREG_PRT0_DM0
#define Digit4Bit4__DM1 CYREG_PRT0_DM1
#define Digit4Bit4__DM2 CYREG_PRT0_DM2
#define Digit4Bit4__DR CYREG_PRT0_DR
#define Digit4Bit4__INP_DIS CYREG_PRT0_INP_DIS
#define Digit4Bit4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Digit4Bit4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Digit4Bit4__LCD_EN CYREG_PRT0_LCD_EN
#define Digit4Bit4__MASK 0x10u
#define Digit4Bit4__PORT 0u
#define Digit4Bit4__PRT CYREG_PRT0_PRT
#define Digit4Bit4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Digit4Bit4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Digit4Bit4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Digit4Bit4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Digit4Bit4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Digit4Bit4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Digit4Bit4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Digit4Bit4__PS CYREG_PRT0_PS
#define Digit4Bit4__SHIFT 4u
#define Digit4Bit4__SLW CYREG_PRT0_SLW

/* Node_Timer */
#define Node_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Node_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Node_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Node_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Node_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Node_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Node_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Node_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Node_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB03_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB03_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB03_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB03_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB03_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB03_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB04_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB04_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB04_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB04_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB04_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB04_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB05_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB05_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB05_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB05_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB05_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB05_F1

/* isr_nodeok */
#define isr_nodeok__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_nodeok__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_nodeok__INTC_MASK 0x02u
#define isr_nodeok__INTC_NUMBER 1u
#define isr_nodeok__INTC_PRIOR_NUM 7u
#define isr_nodeok__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_nodeok__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_nodeok__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Dashboard"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000002u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
