;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit SimplyCombineAddrDataSPad : 
  module SPadAddrModule : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {columnNum : UInt<4>, readOutData : UInt<4>, flip writeInData : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, ctrlPath : {flip writeEn : UInt<1>, writeIdx : UInt<4>, writeFin : UInt<1>, flip readEn : UInt<1>, flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    wire dataWire : UInt<4> @[SPadModule.scala 78:28]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 79:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 80:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 81:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 82:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 83:32]
    node _T = eq(io.dataPath.writeInData.data.bits, UInt<1>("h00")) @[SPadModule.scala 84:41]
    node _T_1 = and(_T, io.ctrlPath.writeEn) @[SPadModule.scala 84:49]
    writeWrapWire <= _T_1 @[SPadModule.scala 84:17]
    node _T_2 = eq(dataWire, UInt<1>("h00")) @[SPadModule.scala 85:28]
    node _T_3 = and(_T_2, readIndexInc) @[SPadModule.scala 85:36]
    readWrapWire <= _T_3 @[SPadModule.scala 85:16]
    node _T_4 = and(io.dataPath.writeInData.data.valid, io.ctrlPath.writeEn) @[SPadModule.scala 87:31]
    when _T_4 : @[SPadModule.scala 87:55]
      io.dataPath.writeInData.data.ready <= UInt<1>("h01") @[SPadModule.scala 88:27]
      node _T_5 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 89:42]
      node _T_6 = tail(_T_5, 1) @[SPadModule.scala 89:42]
      padWriteIndexReg <= _T_6 @[SPadModule.scala 89:22]
      when writeWrapWire : @[SPadModule.scala 90:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 91:24]
        skip @[SPadModule.scala 90:26]
      skip @[SPadModule.scala 87:55]
    else : @[SPadModule.scala 93:15]
      io.dataPath.writeInData.data.ready <= UInt<1>("h00") @[SPadModule.scala 94:27]
      skip @[SPadModule.scala 93:15]
    io.ctrlPath.writeIdx <= padWriteIndexReg @[SPadModule.scala 97:24]
    io.ctrlPath.writeFin <= writeWrapWire @[SPadModule.scala 98:24]
    io.dataPath.columnNum <= padReadIndexReg @[SPadModule.scala 99:25]
    wire _T_7 : UInt<4>[9] @[SPadModule.scala 14:44]
    _T_7[0] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[1] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[2] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[3] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[4] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[5] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[6] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[7] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_7[8] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    reg addrSPad : UInt<4>[9], clock with : (reset => (reset, _T_7)) @[SPadModule.scala 14:36]
    node _T_8 = and(io.dataPath.writeInData.data.valid, io.ctrlPath.writeEn) @[SPadModule.scala 16:31]
    when _T_8 : @[SPadModule.scala 16:55]
      addrSPad[padWriteIndexReg] <= io.dataPath.writeInData.data.bits @[SPadModule.scala 17:32]
      skip @[SPadModule.scala 16:55]
    when readIndexInc : @[SPadModule.scala 20:23]
      node _T_9 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 21:40]
      node _T_10 = tail(_T_9, 1) @[SPadModule.scala 21:40]
      padReadIndexReg <= _T_10 @[SPadModule.scala 21:21]
      when readWrapWire : @[SPadModule.scala 22:25]
        padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 23:23]
        skip @[SPadModule.scala 22:25]
      skip @[SPadModule.scala 20:23]
    dataWire <= addrSPad[padReadIndexReg] @[SPadModule.scala 27:12]
    io.dataPath.readOutData <= dataWire @[SPadModule.scala 28:27]
    readIndexInc <= io.ctrlPath.indexInc @[SPadModule.scala 29:16]
    
  module SPadDataModule : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {columnNum : UInt<4>, readOutData : UInt<12>, flip writeInData : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, ctrlPath : {flip writeEn : UInt<1>, writeIdx : UInt<4>, writeFin : UInt<1>, flip readEn : UInt<1>, flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    wire dataWire : UInt<12> @[SPadModule.scala 78:28]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 79:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 80:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 81:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 82:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 83:32]
    node _T = eq(io.dataPath.writeInData.data.bits, UInt<1>("h00")) @[SPadModule.scala 84:41]
    node _T_1 = and(_T, io.ctrlPath.writeEn) @[SPadModule.scala 84:49]
    writeWrapWire <= _T_1 @[SPadModule.scala 84:17]
    node _T_2 = eq(dataWire, UInt<1>("h00")) @[SPadModule.scala 85:28]
    node _T_3 = and(_T_2, readIndexInc) @[SPadModule.scala 85:36]
    readWrapWire <= _T_3 @[SPadModule.scala 85:16]
    node _T_4 = and(io.dataPath.writeInData.data.valid, io.ctrlPath.writeEn) @[SPadModule.scala 87:31]
    when _T_4 : @[SPadModule.scala 87:55]
      io.dataPath.writeInData.data.ready <= UInt<1>("h01") @[SPadModule.scala 88:27]
      node _T_5 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 89:42]
      node _T_6 = tail(_T_5, 1) @[SPadModule.scala 89:42]
      padWriteIndexReg <= _T_6 @[SPadModule.scala 89:22]
      when writeWrapWire : @[SPadModule.scala 90:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 91:24]
        skip @[SPadModule.scala 90:26]
      skip @[SPadModule.scala 87:55]
    else : @[SPadModule.scala 93:15]
      io.dataPath.writeInData.data.ready <= UInt<1>("h00") @[SPadModule.scala 94:27]
      skip @[SPadModule.scala 93:15]
    io.ctrlPath.writeIdx <= padWriteIndexReg @[SPadModule.scala 97:24]
    io.ctrlPath.writeFin <= writeWrapWire @[SPadModule.scala 98:24]
    io.dataPath.columnNum <= padReadIndexReg @[SPadModule.scala 99:25]
    wire _T_7 : UInt<12>[16] @[SPadModule.scala 54:46]
    _T_7[0] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[1] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[2] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[3] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[4] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[5] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[6] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[7] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[8] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[9] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[10] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[11] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[12] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[13] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[14] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_7[15] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    reg _T_8 : UInt<12>[16], clock with : (reset => (reset, _T_7)) @[SPadModule.scala 54:38]
    node _T_9 = and(io.dataPath.writeInData.data.valid, io.ctrlPath.writeEn) @[SPadModule.scala 55:33]
    when _T_9 : @[SPadModule.scala 55:57]
      _T_8[padWriteIndexReg] <= io.dataPath.writeInData.data.bits @[SPadModule.scala 56:34]
      skip @[SPadModule.scala 55:57]
    when readIndexInc : @[SPadModule.scala 59:25]
      node _T_10 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 60:42]
      node _T_11 = tail(_T_10, 1) @[SPadModule.scala 60:42]
      padReadIndexReg <= _T_11 @[SPadModule.scala 60:23]
      when readWrapWire : @[SPadModule.scala 61:27]
        padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 62:25]
        skip @[SPadModule.scala 61:27]
      skip @[SPadModule.scala 59:25]
    dataWire <= _T_8[padReadIndexReg] @[SPadModule.scala 66:14]
    readIndexInc <= io.ctrlPath.indexInc @[SPadModule.scala 68:16]
    io.dataPath.readOutData <= dataWire @[SPadModule.scala 69:27]
    
  module SimplyCombineAddrDataSPad : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip iactIOs : {addrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, iactWF : {addrWriteFin : UInt<1>, dataWriteFin : UInt<1>}, iactAddrWriteIdx : UInt<4>, flip iactDataReq : UInt<1>, iactMatrixColumn : UInt<4>, iactMatrixRow : UInt<4>, iactMatrixData : UInt<8>, iactMatrixDataBin : UInt<12>, iactAddrReadEn : UInt<1>, iactAddrReadData : UInt<4>, iactDataReadIndex : UInt<4>, iactDataWriteIdx : UInt<4>, flip writeEn : UInt<1>}
    
    inst iactAddrSPad of SPadAddrModule @[SimplyCombineAddrDataSPad.scala 25:44]
    iactAddrSPad.clock <= clock
    iactAddrSPad.reset <= reset
    inst iactDataSPad of SPadDataModule @[SimplyCombineAddrDataSPad.scala 26:44]
    iactDataSPad.clock <= clock
    iactDataSPad.reset <= reset
    reg sPad : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[SimplyCombineAddrDataSPad.scala 29:27]
    wire iactAddrIndexWire : UInt<4> @[SimplyCombineAddrDataSPad.scala 30:37]
    wire iactAddrDataWire : UInt<4> @[SimplyCombineAddrDataSPad.scala 31:36]
    wire iactDataIndexWire : UInt<4> @[SimplyCombineAddrDataSPad.scala 32:37]
    reg iactSPadZeroColumnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SimplyCombineAddrDataSPad.scala 33:44]
    reg iactAddrSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SimplyCombineAddrDataSPad.scala 34:44]
    reg iactDataSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[SimplyCombineAddrDataSPad.scala 35:44]
    wire iactAddrSPadIdxIncWire : UInt<1> @[SimplyCombineAddrDataSPad.scala 36:42]
    wire iactDataSPadIdxIncWire : UInt<1> @[SimplyCombineAddrDataSPad.scala 37:42]
    reg iactMatrixColumnReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SimplyCombineAddrDataSPad.scala 38:42]
    reg iactZeroColumnNumber : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SimplyCombineAddrDataSPad.scala 39:43]
    reg iactDataSPadFirstReadReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[SimplyCombineAddrDataSPad.scala 40:47]
    node _T = eq(sPad, UInt<2>("h02")) @[SimplyCombineAddrDataSPad.scala 41:36]
    node _T_1 = add(iactDataIndexWire, UInt<1>("h01")) @[SimplyCombineAddrDataSPad.scala 41:97]
    node _T_2 = tail(_T_1, 1) @[SimplyCombineAddrDataSPad.scala 41:97]
    node _T_3 = eq(iactAddrDataWire, _T_2) @[SimplyCombineAddrDataSPad.scala 41:74]
    node _T_4 = and(_T, _T_3) @[SimplyCombineAddrDataSPad.scala 41:53]
    node _T_5 = eq(sPad, UInt<2>("h01")) @[SimplyCombineAddrDataSPad.scala 41:116]
    node _T_6 = eq(iactAddrDataWire, UInt<4>("h0f")) @[SimplyCombineAddrDataSPad.scala 41:154]
    node _T_7 = and(_T_5, _T_6) @[SimplyCombineAddrDataSPad.scala 41:133]
    node _T_8 = or(_T_4, _T_7) @[SimplyCombineAddrDataSPad.scala 41:106]
    iactAddrSPadIdxIncWire <= _T_8 @[SimplyCombineAddrDataSPad.scala 41:26]
    node _T_9 = eq(sPad, UInt<2>("h01")) @[SimplyCombineAddrDataSPad.scala 42:36]
    node _T_10 = eq(iactSPadZeroColumnReg, UInt<1>("h00")) @[SimplyCombineAddrDataSPad.scala 42:56]
    node _T_11 = and(_T_9, _T_10) @[SimplyCombineAddrDataSPad.scala 42:53]
    node _T_12 = eq(iactDataSPadFirstReadReg, UInt<1>("h00")) @[SimplyCombineAddrDataSPad.scala 42:82]
    node _T_13 = and(_T_11, _T_12) @[SimplyCombineAddrDataSPad.scala 42:79]
    node _T_14 = eq(sPad, UInt<2>("h02")) @[SimplyCombineAddrDataSPad.scala 42:119]
    node _T_15 = eq(iactAddrSPadIdxIncWire, UInt<1>("h00")) @[SimplyCombineAddrDataSPad.scala 42:139]
    node _T_16 = and(_T_14, _T_15) @[SimplyCombineAddrDataSPad.scala 42:136]
    node _T_17 = or(_T_13, _T_16) @[SimplyCombineAddrDataSPad.scala 42:109]
    iactDataSPadIdxIncWire <= _T_17 @[SimplyCombineAddrDataSPad.scala 42:26]
    iactAddrSPad.io.dataPath.writeInData.data.bits <= io.iactIOs.addrIOs.data.bits @[SimplyCombineAddrDataSPad.scala 44:40]
    iactAddrSPad.io.dataPath.writeInData.data.valid <= io.iactIOs.addrIOs.data.valid @[SimplyCombineAddrDataSPad.scala 44:40]
    io.iactIOs.addrIOs.data.ready <= iactAddrSPad.io.dataPath.writeInData.data.ready @[SimplyCombineAddrDataSPad.scala 44:40]
    iactAddrIndexWire <= iactAddrSPad.io.dataPath.columnNum @[SimplyCombineAddrDataSPad.scala 45:21]
    io.iactMatrixColumn <= iactMatrixColumnReg @[SimplyCombineAddrDataSPad.scala 46:23]
    iactAddrDataWire <= iactAddrSPad.io.dataPath.readOutData @[SimplyCombineAddrDataSPad.scala 47:20]
    io.iactAddrReadData <= iactAddrDataWire @[SimplyCombineAddrDataSPad.scala 48:23]
    io.iactAddrReadEn <= iactAddrSPadReadEnReg @[SimplyCombineAddrDataSPad.scala 49:21]
    iactAddrSPad.io.ctrlPath.writeEn <= io.writeEn @[SimplyCombineAddrDataSPad.scala 50:36]
    io.iactAddrWriteIdx <= iactAddrSPad.io.ctrlPath.writeIdx @[SimplyCombineAddrDataSPad.scala 51:23]
    io.iactWF.addrWriteFin <= iactAddrSPad.io.ctrlPath.writeFin @[SimplyCombineAddrDataSPad.scala 52:26]
    iactAddrSPad.io.ctrlPath.readEn <= iactAddrSPadReadEnReg @[SimplyCombineAddrDataSPad.scala 53:35]
    iactAddrSPad.io.ctrlPath.readInIdx is invalid @[SimplyCombineAddrDataSPad.scala 54:38]
    iactAddrSPad.io.ctrlPath.indexInc <= iactAddrSPadIdxIncWire @[SimplyCombineAddrDataSPad.scala 55:37]
    iactAddrSPad.io.ctrlPath.readInIdxEn is invalid @[SimplyCombineAddrDataSPad.scala 56:40]
    iactDataSPad.io.dataPath.writeInData.data.bits <= io.iactIOs.dataIOs.data.bits @[SimplyCombineAddrDataSPad.scala 58:40]
    iactDataSPad.io.dataPath.writeInData.data.valid <= io.iactIOs.dataIOs.data.valid @[SimplyCombineAddrDataSPad.scala 58:40]
    io.iactIOs.dataIOs.data.ready <= iactDataSPad.io.dataPath.writeInData.data.ready @[SimplyCombineAddrDataSPad.scala 58:40]
    iactDataIndexWire <= iactDataSPad.io.dataPath.columnNum @[SimplyCombineAddrDataSPad.scala 59:21]
    io.iactDataReadIndex <= iactDataIndexWire @[SimplyCombineAddrDataSPad.scala 60:24]
    io.iactMatrixDataBin <= iactDataSPad.io.dataPath.readOutData @[SimplyCombineAddrDataSPad.scala 61:24]
    node iactDataCountVec_0 = bits(iactDataSPad.io.dataPath.readOutData, 0, 0) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_1 = bits(iactDataSPad.io.dataPath.readOutData, 1, 1) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_2 = bits(iactDataSPad.io.dataPath.readOutData, 2, 2) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_3 = bits(iactDataSPad.io.dataPath.readOutData, 3, 3) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_4 = bits(iactDataSPad.io.dataPath.readOutData, 4, 4) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_5 = bits(iactDataSPad.io.dataPath.readOutData, 5, 5) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_6 = bits(iactDataSPad.io.dataPath.readOutData, 6, 6) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_7 = bits(iactDataSPad.io.dataPath.readOutData, 7, 7) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_8 = bits(iactDataSPad.io.dataPath.readOutData, 8, 8) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_9 = bits(iactDataSPad.io.dataPath.readOutData, 9, 9) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_10 = bits(iactDataSPad.io.dataPath.readOutData, 10, 10) @[SimplyCombineAddrDataSPad.scala 62:74]
    node iactDataCountVec_11 = bits(iactDataSPad.io.dataPath.readOutData, 11, 11) @[SimplyCombineAddrDataSPad.scala 62:74]
    node _T_18 = cat(iactDataCountVec_5, iactDataCountVec_4) @[Cat.scala 29:58]
    node _T_19 = cat(iactDataCountVec_7, iactDataCountVec_6) @[Cat.scala 29:58]
    node _T_20 = cat(_T_19, _T_18) @[Cat.scala 29:58]
    node _T_21 = cat(iactDataCountVec_9, iactDataCountVec_8) @[Cat.scala 29:58]
    node _T_22 = cat(iactDataCountVec_11, iactDataCountVec_10) @[Cat.scala 29:58]
    node _T_23 = cat(_T_22, _T_21) @[Cat.scala 29:58]
    node _T_24 = cat(_T_23, _T_20) @[Cat.scala 29:58]
    io.iactMatrixData <= _T_24 @[SimplyCombineAddrDataSPad.scala 63:21]
    node _T_25 = cat(iactDataCountVec_1, iactDataCountVec_0) @[Cat.scala 29:58]
    node _T_26 = cat(iactDataCountVec_3, iactDataCountVec_2) @[Cat.scala 29:58]
    node _T_27 = cat(_T_26, _T_25) @[Cat.scala 29:58]
    io.iactMatrixRow <= _T_27 @[SimplyCombineAddrDataSPad.scala 64:20]
    iactDataSPad.io.ctrlPath.writeEn <= io.writeEn @[SimplyCombineAddrDataSPad.scala 65:36]
    io.iactDataWriteIdx <= iactDataSPad.io.ctrlPath.writeIdx @[SimplyCombineAddrDataSPad.scala 66:23]
    io.iactWF.dataWriteFin <= iactDataSPad.io.ctrlPath.writeFin @[SimplyCombineAddrDataSPad.scala 67:26]
    iactDataSPad.io.ctrlPath.readEn <= iactDataSPadReadEnReg @[SimplyCombineAddrDataSPad.scala 68:35]
    iactDataSPad.io.ctrlPath.readInIdx is invalid @[SimplyCombineAddrDataSPad.scala 69:38]
    iactDataSPad.io.ctrlPath.indexInc <= iactDataSPadIdxIncWire @[SimplyCombineAddrDataSPad.scala 70:37]
    iactDataSPad.io.ctrlPath.readInIdxEn is invalid @[SimplyCombineAddrDataSPad.scala 71:40]
    node _T_28 = eq(UInt<2>("h00"), sPad) @[Conditional.scala 37:30]
    when _T_28 : @[Conditional.scala 40:58]
      when io.iactDataReq : @[SimplyCombineAddrDataSPad.scala 77:28]
        sPad <= UInt<2>("h01") @[SimplyCombineAddrDataSPad.scala 78:14]
        iactAddrSPadReadEnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 79:31]
        iactDataSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 80:31]
        iactDataSPadFirstReadReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 81:34]
        skip @[SimplyCombineAddrDataSPad.scala 77:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_29 = eq(UInt<2>("h01"), sPad) @[Conditional.scala 37:30]
      when _T_29 : @[Conditional.scala 39:67]
        node _T_30 = eq(iactAddrDataWire, UInt<4>("h0f")) @[SimplyCombineAddrDataSPad.scala 86:30]
        when _T_30 : @[SimplyCombineAddrDataSPad.scala 86:56]
          sPad <= UInt<2>("h01") @[SimplyCombineAddrDataSPad.scala 87:14]
          iactSPadZeroColumnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 88:31]
          iactAddrSPadReadEnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 89:31]
          iactDataSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 90:31]
          node _T_31 = add(iactZeroColumnNumber, UInt<1>("h01")) @[SimplyCombineAddrDataSPad.scala 91:54]
          node _T_32 = tail(_T_31, 1) @[SimplyCombineAddrDataSPad.scala 91:54]
          iactZeroColumnNumber <= _T_32 @[SimplyCombineAddrDataSPad.scala 91:30]
          skip @[SimplyCombineAddrDataSPad.scala 86:56]
        else : @[SimplyCombineAddrDataSPad.scala 92:19]
          sPad <= UInt<2>("h02") @[SimplyCombineAddrDataSPad.scala 93:14]
          iactAddrSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 94:31]
          iactDataSPadReadEnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 95:31]
          skip @[SimplyCombineAddrDataSPad.scala 92:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_33 = eq(UInt<2>("h02"), sPad) @[Conditional.scala 37:30]
        when _T_33 : @[Conditional.scala 39:67]
          iactDataSPadFirstReadReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 99:32]
          node _T_34 = eq(io.iactMatrixData, UInt<1>("h00")) @[SimplyCombineAddrDataSPad.scala 100:31]
          when _T_34 : @[SimplyCombineAddrDataSPad.scala 100:40]
            sPad <= UInt<2>("h00") @[SimplyCombineAddrDataSPad.scala 101:14]
            iactDataSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 102:31]
            iactSPadZeroColumnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 103:31]
            skip @[SimplyCombineAddrDataSPad.scala 100:40]
          when iactAddrSPadIdxIncWire : @[SimplyCombineAddrDataSPad.scala 105:37]
            sPad <= UInt<2>("h01") @[SimplyCombineAddrDataSPad.scala 106:14]
            iactSPadZeroColumnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 107:31]
            iactAddrSPadReadEnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 109:31]
            iactDataSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 110:31]
            when iactSPadZeroColumnReg : @[SimplyCombineAddrDataSPad.scala 111:38]
              node _T_35 = add(iactMatrixColumnReg, UInt<1>("h01")) @[SimplyCombineAddrDataSPad.scala 112:54]
              node _T_36 = tail(_T_35, 1) @[SimplyCombineAddrDataSPad.scala 112:54]
              node _T_37 = add(_T_36, iactZeroColumnNumber) @[SimplyCombineAddrDataSPad.scala 112:60]
              node _T_38 = tail(_T_37, 1) @[SimplyCombineAddrDataSPad.scala 112:60]
              iactMatrixColumnReg <= _T_38 @[SimplyCombineAddrDataSPad.scala 112:31]
              iactZeroColumnNumber <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 114:32]
              skip @[SimplyCombineAddrDataSPad.scala 111:38]
            else : @[SimplyCombineAddrDataSPad.scala 115:22]
              node _T_39 = add(iactMatrixColumnReg, UInt<1>("h01")) @[SimplyCombineAddrDataSPad.scala 116:54]
              node _T_40 = tail(_T_39, 1) @[SimplyCombineAddrDataSPad.scala 116:54]
              iactMatrixColumnReg <= _T_40 @[SimplyCombineAddrDataSPad.scala 116:31]
              skip @[SimplyCombineAddrDataSPad.scala 115:22]
            skip @[SimplyCombineAddrDataSPad.scala 105:37]
          else : @[SimplyCombineAddrDataSPad.scala 118:20]
            sPad <= UInt<2>("h02") @[SimplyCombineAddrDataSPad.scala 119:14]
            iactAddrSPadReadEnReg <= UInt<1>("h00") @[SimplyCombineAddrDataSPad.scala 120:31]
            iactDataSPadReadEnReg <= UInt<1>("h01") @[SimplyCombineAddrDataSPad.scala 121:31]
            skip @[SimplyCombineAddrDataSPad.scala 118:20]
          skip @[Conditional.scala 39:67]
    
