<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred over loop 'VITIS_LOOP_30_5'" OldID="bb14.load.3" ID="dy.seq" BundleName="gmem" VarName="dy"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'VITIS_LOOP_30_5'" OldID="bb14.store.5" ID="db.seq" BundleName="gmem" VarName="db"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred over loop 'VITIS_LOOP_24_4'" OldID="bb10.load.3" ID="x.seq" BundleName="gmem" VarName="x"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'VITIS_LOOP_24_4'" OldID="bb10.store.7" ID="scevgep.seq" BundleName="gmem" VarName="dw"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID=".lr.ph6.load.0" BundleName="gmem" VarName="dy"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="x.seq" BundleName="gmem" VarName="x"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgep.seq" BundleName="gmem" VarName="dw"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="backward_fcc/backprop.cpp:18:21" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="._crit_edge18.loopexit.load.0" BundleName="gmem" VarName="dy"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="backward_fcc/backprop.cpp:18:29" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="._crit_edge18.loopexit.load.3" BundleName="gmem" VarName="w"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="backward_fcc/backprop.cpp:18:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="._crit_edge18.loopexit.store.5" BundleName="gmem" VarName="dx"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type float size is greater than or equal to alignment 0(bytes)" ID="dy.seq" BundleName="gmem" VarName="dy"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type float size is greater than or equal to alignment 0(bytes)" ID="db.seq" BundleName="gmem" VarName="db"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type float size is greater than or equal to alignment 0(bytes)" ID="x.seq" BundleName="gmem" VarName="x"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type float size is greater than or equal to alignment 0(bytes)" ID="scevgep.seq" BundleName="gmem" VarName="dw"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_4' has been inferred on port 'gmem'"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backward_fcc/backprop.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_4' has been inferred on port 'gmem'"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_30_5' has been inferred on port 'gmem'"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backward_fcc/backprop.cpp:30:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_30_5' has been inferred on port 'gmem'"/>
</VitisHLS:BurstInfo>

