

================================================================
== Vitis HLS Report for 'decision_function_62'
================================================================
* Date:           Thu Jan 23 13:40:22 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.445 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_2_val_read, i18 261093" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1065 = icmp_slt  i18 %x_47_val_read, i18 85541" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1065' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1066 = icmp_slt  i18 %x_2_val_read, i18 770" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1066' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1067 = icmp_slt  i18 %x_7_val_read, i18 4323" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1067' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1068 = icmp_slt  i18 %x_3_val_read, i18 85769" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1068' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1069 = icmp_slt  i18 %x_52_val_read, i18 41473" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1069' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1070 = icmp_slt  i18 %x_21_val_read, i18 298" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1070' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1071 = icmp_slt  i18 %x_19_val_read, i18 226502" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1071' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1072 = icmp_slt  i18 %x_3_val_read, i18 74195" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1072' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1073 = icmp_slt  i18 %x_12_val_read, i18 259129" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1073' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1074 = icmp_slt  i18 %x_7_val_read, i18 6553" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1074' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1075 = icmp_slt  i18 %x_2_val_read, i18 696" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1075' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1076 = icmp_slt  i18 %x_17_val_read, i18 38" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1076' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1077 = icmp_slt  i18 %x_40_val_read, i18 357" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1077' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1078 = icmp_slt  i18 %x_15_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1078' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1079 = icmp_slt  i18 %x_11_val_read, i18 354" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1079' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1080 = icmp_slt  i18 %x_12_val_read, i18 258997" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1080' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1081 = icmp_slt  i18 %x_47_val_read, i18 79814" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1081' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1082 = icmp_slt  i18 %x_2_val_read, i18 260821" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1082' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1083 = icmp_slt  i18 %x_39_val_read, i18 1191" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1083' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1084 = icmp_slt  i18 %x_9_val_read, i18 777" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1084' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1085 = icmp_slt  i18 %x_7_val_read, i18 7118" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1085' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1086 = icmp_slt  i18 %x_8_val_read, i18 2318" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1086' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1087 = icmp_slt  i18 %x_52_val_read, i18 61953" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1087' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1088 = icmp_slt  i18 %x_6_val_read, i18 9794" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1088' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1089 = icmp_slt  i18 %x_50_val_read, i18 83280" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1089' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1090 = icmp_slt  i18 %x_13_val_read, i18 442" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1090' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1091 = icmp_slt  i18 %x_5_val_read, i18 50532" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1091' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1065, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_504 = xor i1 %icmp_ln86_1065, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_504" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_1307 = and i1 %icmp_ln86_1067, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_192)   --->   "%xor_ln104_506 = xor i1 %icmp_ln86_1067, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_192 = and i1 %and_ln102, i1 %xor_ln104_506" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_1308 = and i1 %icmp_ln86_1068, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_193)   --->   "%xor_ln104_507 = xor i1 %icmp_ln86_1068, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_193 = and i1 %and_ln104, i1 %xor_ln104_507" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_196)   --->   "%xor_ln104_510 = xor i1 %icmp_ln86_1071, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_196 = and i1 %and_ln102_1307, i1 %xor_ln104_510" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_1311 = and i1 %icmp_ln86_1072, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%xor_ln104_511 = xor i1 %icmp_ln86_1072, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%and_ln102_1312 = and i1 %icmp_ln86_1073, i1 %and_ln102_1308" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1313 = and i1 %icmp_ln86_1074, i1 %and_ln104_193" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1042)   --->   "%xor_ln104_512 = xor i1 %icmp_ln86_1074, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%and_ln102_1318 = and i1 %and_ln102_1307, i1 %icmp_ln86_1079" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%and_ln102_1319 = and i1 %and_ln102_1318, i1 %icmp_ln86_1071" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%and_ln102_1320 = and i1 %icmp_ln86_1080, i1 %and_ln102_1311" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%and_ln102_1321 = and i1 %icmp_ln86_1081, i1 %xor_ln104_511" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%and_ln102_1322 = and i1 %and_ln102_1321, i1 %and_ln104_192" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1040)   --->   "%and_ln102_1323 = and i1 %icmp_ln86_1082, i1 %and_ln102_1313" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1042)   --->   "%and_ln102_1324 = and i1 %icmp_ln86_1083, i1 %xor_ln104_512" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1042)   --->   "%and_ln102_1325 = and i1 %and_ln102_1324, i1 %and_ln104_193" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%or_ln117 = or i1 %and_ln104_196, i1 %and_ln102_1312" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%xor_ln117 = xor i1 %and_ln102_1307, i1 1" [firmware/BDT.h:117]   --->   Operation 75 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%or_ln117_937 = or i1 %icmp_ln86_1071, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%zext_ln117 = zext i1 %or_ln117_937" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.12ns)   --->   "%or_ln117_938 = or i1 %and_ln104_196, i1 %and_ln102_1308" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_938' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1032)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%or_ln117_939 = or i1 %or_ln117_938, i1 %and_ln102_1319" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1032 = select i1 %or_ln117_938, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1032' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%zext_ln117_112 = zext i2 %select_ln117_1032" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln117_940 = or i1 %and_ln102_1307, i1 %and_ln102_1308" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_940' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1034)   --->   "%select_ln117_1033 = select i1 %or_ln117_939, i3 %zext_ln117_112, i3 4" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%or_ln117_941 = or i1 %or_ln117_940, i1 %and_ln102_1320" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1034 = select i1 %or_ln117_940, i3 %select_ln117_1033, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1034' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln117_942 = or i1 %or_ln117_940, i1 %and_ln102_1311" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_942' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1036)   --->   "%select_ln117_1035 = select i1 %or_ln117_941, i3 %select_ln117_1034, i3 6" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%or_ln117_943 = or i1 %or_ln117_942, i1 %and_ln102_1322" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1036 = select i1 %or_ln117_942, i3 %select_ln117_1035, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1036' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%zext_ln117_113 = zext i3 %select_ln117_1036" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln117_944 = or i1 %and_ln102, i1 %and_ln102_1308" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1038)   --->   "%select_ln117_1037 = select i1 %or_ln117_943, i4 %zext_ln117_113, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1040)   --->   "%or_ln117_945 = or i1 %or_ln117_944, i1 %and_ln102_1323" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1038 = select i1 %or_ln117_944, i4 %select_ln117_1037, i4 9" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1038' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.12ns)   --->   "%or_ln117_946 = or i1 %or_ln117_944, i1 %and_ln102_1313" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1040)   --->   "%select_ln117_1039 = select i1 %or_ln117_945, i4 %select_ln117_1038, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1042)   --->   "%or_ln117_947 = or i1 %or_ln117_946, i1 %and_ln102_1325" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1040 = select i1 %or_ln117_946, i4 %select_ln117_1039, i4 11" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1040' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1042)   --->   "%select_ln117_1041 = select i1 %or_ln117_947, i4 %select_ln117_1040, i4 12" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1042 = select i1 %icmp_ln86, i4 %select_ln117_1041, i4 13" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1042' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 102 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 103 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.12ns)   --->   "%and_ln102_1306 = and i1 %icmp_ln86_1066, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_1306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_191)   --->   "%xor_ln104_505 = xor i1 %icmp_ln86_1066, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_191 = and i1 %xor_ln104_505, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 106 'and' 'and_ln104_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%and_ln102_1309 = and i1 %icmp_ln86_1069, i1 %and_ln102_1306" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_194)   --->   "%xor_ln104_508 = xor i1 %icmp_ln86_1069, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_194 = and i1 %and_ln102_1306, i1 %xor_ln104_508" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns)   --->   "%and_ln102_1310 = and i1 %icmp_ln86_1070, i1 %and_ln104_191" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_195)   --->   "%xor_ln104_509 = xor i1 %icmp_ln86_1070, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_195 = and i1 %and_ln104_191, i1 %xor_ln104_509" [firmware/BDT.h:104]   --->   Operation 112 'and' 'and_ln104_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln102_1314 = and i1 %icmp_ln86_1075, i1 %and_ln102_1309" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%xor_ln104_513 = xor i1 %icmp_ln86_1075, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%and_ln102_1315 = and i1 %icmp_ln86_1076, i1 %and_ln104_194" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1050)   --->   "%xor_ln104_514 = xor i1 %icmp_ln86_1076, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1316 = and i1 %icmp_ln86_1077, i1 %and_ln102_1310" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1054)   --->   "%xor_ln104_515 = xor i1 %icmp_ln86_1077, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_1317 = and i1 %icmp_ln86_1078, i1 %and_ln104_195" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_516 = xor i1 %icmp_ln86_1078, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1044)   --->   "%and_ln102_1326 = and i1 %icmp_ln86_1084, i1 %and_ln102_1314" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%and_ln102_1327 = and i1 %icmp_ln86_1085, i1 %xor_ln104_513" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%and_ln102_1328 = and i1 %and_ln102_1327, i1 %and_ln102_1309" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1048)   --->   "%and_ln102_1329 = and i1 %icmp_ln86_1086, i1 %and_ln102_1315" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1050)   --->   "%and_ln102_1330 = and i1 %icmp_ln86_1087, i1 %xor_ln104_514" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1050)   --->   "%and_ln102_1331 = and i1 %and_ln102_1330, i1 %and_ln104_194" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1052)   --->   "%and_ln102_1332 = and i1 %icmp_ln86_1088, i1 %and_ln102_1316" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1054)   --->   "%and_ln102_1333 = and i1 %icmp_ln86_1089, i1 %xor_ln104_515" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1054)   --->   "%and_ln102_1334 = and i1 %and_ln102_1333, i1 %and_ln102_1310" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1056)   --->   "%and_ln102_1335 = and i1 %icmp_ln86_1090, i1 %and_ln102_1317" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1336 = and i1 %icmp_ln86_1091, i1 %xor_ln104_516" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1337 = and i1 %and_ln102_1336, i1 %and_ln104_195" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1044)   --->   "%or_ln117_948 = or i1 %icmp_ln86, i1 %and_ln102_1326" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns)   --->   "%or_ln117_949 = or i1 %icmp_ln86, i1 %and_ln102_1314" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1044)   --->   "%select_ln117_1043 = select i1 %or_ln117_948, i4 %select_ln117_1042, i4 14" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%or_ln117_950 = or i1 %or_ln117_949, i1 %and_ln102_1328" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1044 = select i1 %or_ln117_949, i4 %select_ln117_1043, i4 15" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1044' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%zext_ln117_114 = zext i4 %select_ln117_1044" [firmware/BDT.h:117]   --->   Operation 138 'zext' 'zext_ln117_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.12ns)   --->   "%or_ln117_951 = or i1 %icmp_ln86, i1 %and_ln102_1309" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1046)   --->   "%select_ln117_1045 = select i1 %or_ln117_950, i5 %zext_ln117_114, i5 16" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1048)   --->   "%or_ln117_952 = or i1 %or_ln117_951, i1 %and_ln102_1329" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1046 = select i1 %or_ln117_951, i5 %select_ln117_1045, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1046' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln117_953 = or i1 %or_ln117_951, i1 %and_ln102_1315" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1048)   --->   "%select_ln117_1047 = select i1 %or_ln117_952, i5 %select_ln117_1046, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1050)   --->   "%or_ln117_954 = or i1 %or_ln117_953, i1 %and_ln102_1331" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1048 = select i1 %or_ln117_953, i5 %select_ln117_1047, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1048' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln117_955 = or i1 %icmp_ln86, i1 %and_ln102_1306" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_955' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1050)   --->   "%select_ln117_1049 = select i1 %or_ln117_954, i5 %select_ln117_1048, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1052)   --->   "%or_ln117_956 = or i1 %or_ln117_955, i1 %and_ln102_1332" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1050 = select i1 %or_ln117_955, i5 %select_ln117_1049, i5 21" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1050' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_957 = or i1 %or_ln117_955, i1 %and_ln102_1316" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_957' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1052)   --->   "%select_ln117_1051 = select i1 %or_ln117_956, i5 %select_ln117_1050, i5 22" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1054)   --->   "%or_ln117_958 = or i1 %or_ln117_957, i1 %and_ln102_1334" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1052 = select i1 %or_ln117_957, i5 %select_ln117_1051, i5 23" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1052' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln117_959 = or i1 %or_ln117_955, i1 %and_ln102_1310" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1054)   --->   "%select_ln117_1053 = select i1 %or_ln117_958, i5 %select_ln117_1052, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1056)   --->   "%or_ln117_960 = or i1 %or_ln117_959, i1 %and_ln102_1335" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1054 = select i1 %or_ln117_959, i5 %select_ln117_1053, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1054' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.12ns)   --->   "%or_ln117_961 = or i1 %or_ln117_959, i1 %and_ln102_1317" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1056)   --->   "%select_ln117_1055 = select i1 %or_ln117_960, i5 %select_ln117_1054, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_962 = or i1 %or_ln117_961, i1 %and_ln102_1337" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1056 = select i1 %or_ln117_961, i5 %select_ln117_1055, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1056' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1057 = select i1 %or_ln117_962, i5 %select_ln117_1056, i5 28" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.81ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.29i13.i13.i5, i5 0, i13 1660, i5 1, i13 669, i5 2, i13 5209, i5 3, i13 409, i5 4, i13 8191, i5 5, i13 7937, i5 6, i13 648, i5 7, i13 59, i5 8, i13 261, i5 9, i13 8075, i5 10, i13 438, i5 11, i13 20, i5 12, i13 7926, i5 13, i13 0, i5 14, i13 112, i5 15, i13 7959, i5 16, i13 428, i5 17, i13 8120, i5 18, i13 70, i5 19, i13 8053, i5 20, i13 7892, i5 21, i13 88, i5 22, i13 318, i5 23, i13 51, i5 24, i13 8109, i5 25, i13 1132, i5 26, i13 326, i5 27, i13 7661, i5 28, i13 40, i13 0, i5 %select_ln117_1057" [firmware/BDT.h:118]   --->   Operation 164 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.81> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 165 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.172ns
The critical path consists of the following:
	wire read operation ('x_47_val_read', firmware/BDT.h:86) on port 'x_47_val' (firmware/BDT.h:86) [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1065', firmware/BDT.h:86) [41]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [69]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1307', firmware/BDT.h:102) [75]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_196', firmware/BDT.h:104) [88]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_938', firmware/BDT.h:117) [126]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1032', firmware/BDT.h:117) [129]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1033', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1034', firmware/BDT.h:117) [134]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1035', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1036', firmware/BDT.h:117) [138]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1037', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1038', firmware/BDT.h:117) [143]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1039', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1040', firmware/BDT.h:117) [147]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1041', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1042', firmware/BDT.h:117) [150]  (0.351 ns)

 <State 2>: 3.445ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1306', firmware/BDT.h:102) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1309', firmware/BDT.h:102) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1314', firmware/BDT.h:102) [94]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_949', firmware/BDT.h:117) [151]  (0.122 ns)
	'select' operation 4 bit ('select_ln117_1044', firmware/BDT.h:117) [154]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_1045', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1046', firmware/BDT.h:117) [159]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1047', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1048', firmware/BDT.h:117) [163]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1049', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1050', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1051', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1052', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1053', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1054', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1055', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1056', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1057', firmware/BDT.h:117) [180]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [181]  (0.816 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
