library ieee;
use ieee.std_logic_1164.all;

entity LFRS is

port ( clk  in std_logic;
	   rst  in std_logic;
	   RPS  out std_logic_vector(3 downto 0));
	   
end LFRS;

architecture LFRS_BODY of LFRS is
	signal random  std_logic_vector (3 downto 0) = 0001;
	
	begin
		RPS = random;
				
		process(clk,rst)
		
			begin
			
			if clk'event and clk='1' then
				if rst = '1' then
					random = 0001;
					
				else				
					random(0) = random(1);
					random(1) = random(2);
					random(2) = random(3);
					random(3) = random(0) xor random(1);
					
				end if;
				
			end if;
		end process;
	

end LFRS_BODY;