ISim log file
Running: D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab3\Lab3Stack\Lab3Top_Test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab3/Lab3Stack/Lab3Top_Test_isim_beh.wdb 
ISim O.87xd (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 115 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/lab3top_test/uut/Stack/MemoryU/U0/native_mem_module/mem_module/).
# run 1.00us
# restart
# run 5.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 115 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/lab3top_test/uut/Stack/MemoryU/U0/native_mem_module/mem_module/).
# restart
# run 5.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 115 ns(1): Note: Block Memory Generator CORE Generator module is using a behavioral model FOR simulation which will not precisely model memory collision behavior. (/lab3top_test/uut/Stack/MemoryU/U0/native_mem_module/mem_module/).
