
Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/d
FABRIC_WAKE_LOOP_0_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/rb
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/d
FABRIC_WAKE_LOOP_1_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/rb
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/d
FABRIC_WAKE_LOOP_2_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/rb
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/d
FABRIC_WAKE_LOOP_3_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/rb
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/d
FABRIC_WAKE_LOOP_4_i_pcgu_aww_fabricwake/sync_wake_detect_b_reg/rb
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/d
ICLKREQ_LOOP_0_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/rb
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/d
ICLKREQ_LOOP_1_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/rb
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/d
ICLKREQ_LOOP_2_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/rb
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/d
ICLKREQ_LOOP_3_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/rb
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/d
ICLKREQ_LOOP_4_i_pcgu_aww_iclkreq/sync_wake_detect_b_reg/rb
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/d
IGCLK_REQ_LOOP_0_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/rb
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/d
IGCLK_REQ_LOOP_1_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/rb
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/d
IGCLK_REQ_LOOP_2_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/rb
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/d
IGCLK_REQ_LOOP_3_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/rb
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/d
IGCLK_REQ_LOOP_4_i_pcgu_aww_igclkreq/sync_wake_detect_b_reg/rb
LOOP_PGCB_SYNC_0_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
LOOP_PGCB_SYNC_0_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
LOOP_PGCB_SYNC_1_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
LOOP_PGCB_SYNC_1_i_pgcb_ctech_doublesync_idle_event_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/d
NCLKREQ_LOOP_0_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/rb
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/d
NCLKREQ_LOOP_1_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/rb
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/d
NCLKREQ_LOOP_2_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/rb
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/d
NCLKREQ_LOOP_3_i_pcgu_aww_nclkreq/sync_wake_detect_b_reg/rb
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/d
NGCLK_REQ_LOOP_0_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/rb
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/d
NGCLK_REQ_LOOP_1_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/rb
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/d
NGCLK_REQ_LOOP_2_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/rb
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/d
NGCLK_REQ_LOOP_3_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/rb
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/d
NGCLK_REQ_LOOP_4_i_pcgu_aww_ngclkreq/sync_wake_detect_b_reg/rb
i_pcgu/acc_wake_flop_reg/d
i_pcgu/acc_wake_flop_reg/psb
i_pcgu/clkreq_sustain_reg/d
i_pcgu/clkreq_sustain_reg/rb
i_pcgu/clkreqseqsm_ps_reg_0/d
i_pcgu/clkreqseqsm_ps_reg_0/psb
i_pcgu/clkreqseqsm_ps_reg_1/d
i_pcgu/clkreqseqsm_ps_reg_1/rb
i_pcgu/clkreqseqsm_ps_reg_2/d
i_pcgu/clkreqseqsm_ps_reg_2/psb
i_pcgu/i_pgcb_ctech_doublesync_acc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu/i_pgcb_ctech_doublesync_acc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu/i_pgcb_ctech_doublesync_clkack_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu/i_pgcb_ctech_doublesync_clkack_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu/i_pgcb_ctech_doublesync_pmc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu/i_pgcb_ctech_doublesync_pmc_wake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu/mask_acc_wake_reg/d
i_pcgu/mask_acc_wake_reg/psb
i_pcgu/mask_pmc_wake_reg/d
i_pcgu/mask_pmc_wake_reg/rb
i_pcgu/sync_clkvld_reg/d
i_pcgu/sync_clkvld_reg/rb
i_pcgu/tmr_reg_0/d
i_pcgu/tmr_reg_0/psb
i_pcgu/tmr_reg_1/d
i_pcgu/tmr_reg_1/psb
i_pcgu/tmr_reg_2/d
i_pcgu/tmr_reg_2/psb
i_pcgu/tmr_reg_3/d
i_pcgu/tmr_reg_3/psb
i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu_aww_pgcbidle/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgcbidle/sync_wake_detect_b_reg/d
i_pcgu_aww_pgcbidle/sync_wake_detect_b_reg/rb
i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_async_wake_1_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_async_wake_2_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pcgu_aww_pgdis_wake/i_pgcb_ctech_doublesync_sync_path_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pcgu_aww_pgdis_wake/sync_wake_detect_b_reg/d
i_pcgu_aww_pgdis_wake/sync_wake_detect_b_reg/rb
i_pgcb_ctech_clock_gate_pgcb_gclk_ctech_lib_clk_gate_te1_ctech_lib_dcszo/en
i_pgcb_ctech_clock_gate_pgcb_gclk_ctech_lib_clk_gate_te1_ctech_lib_dcszo/te
i_pgcb_ctech_doublesync_async_wake_b_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pgcb_ctech_doublesync_async_wake_b_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pgcb_ctech_doublesync_pmcpgwake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pgcb_ctech_doublesync_pmcpgwake_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
i_pgcb_ctech_doublesync_pwrgate_disabled_ctech_lib_doublesync_rst1_ctech_lib_dcszo/d
i_pgcb_ctech_doublesync_pwrgate_disabled_ctech_lib_doublesync_rst1_ctech_lib_dcszo/rb
iosf_cdc_ism_fabric_f_reg_0/d
iosf_cdc_ism_fabric_f_reg_0/rb
iosf_cdc_ism_fabric_f_reg_1/d
iosf_cdc_ism_fabric_f_reg_1/rb
iosf_cdc_ism_fabric_f_reg_2/d
iosf_cdc_ism_fabric_f_reg_2/rb
iosf_cdc_ism_fabric_f_reg_3/d
iosf_cdc_ism_fabric_f_reg_3/rb
iosf_cdc_ism_fabric_f_reg_4/d
iosf_cdc_ism_fabric_f_reg_4/rb
pgcb_clkreq
pgcb_gclk
visa_bus[0]
visa_bus[1]
visa_bus[2]
visa_bus[3]
visa_bus[4]
visa_bus[5]
visa_bus[6]
visa_bus[7]
visa_bus[8]
visa_bus[9]
visa_bus[10]
visa_bus[11]
visa_bus[12]
visa_bus[13]
visa_bus[15]
visa_bus[16]
visa_bus[17]
visa_bus[18]
visa_bus[19]
visa_bus[20]
visa_bus[21]
visa_bus[22]
visa_bus[23]
visa_bus[24]
visa_bus[25]
visa_bus[26]
visa_bus[27]
visa_bus[28]
visa_bus[29]
visa_bus[30]
visa_bus[31]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
