// Seed: 3393619686
program module_0;
  logic [7:0] id_1 = id_1;
  assign id_1[(1) : 1'b0] = id_1;
endprogram
module module_1 ();
  wand id_1 = 1;
  module_0 modCall_1 ();
  tri id_2 = 1;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  if (1 ? 1 - 1 : 1) assign id_1 = id_1;
  else begin : LABEL_0
    wire id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    output logic   id_0,
    input  supply1 id_1,
    input  supply1 id_2
);
  always_comb id_0 = 1;
  always begin : LABEL_0
    id_0 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
