
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.1
// timestamp : Sat Dec 16 19:59:28 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/vedvyas/rvi-code-forks/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/vedvyas/rvi-code-forks/riscv-ctg/sample_cgfs/zicfiss.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the c.sspushpopchk_u instruction of the RISC-V RV32C_Zicfiss_Zicsr extension for the csspush_popchk_u covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IC_Zicfiss_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*C.*Zicsr.*Zicfiss.*); def rvtest_mtrap_routine=True; def rvtest_strap_routine=True;def TEST_CASE_1=True;",csspush_popchk_u)

RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs2_val == (-2**(xlen-1)), rs2_val == -2147483648
TEST_C_SSPUSH_SSPOP_OP(x1, 0*XLEN/8, -0x80000000, Umode)

inst_1:// rs2_val == (2**(xlen-1)-1), rs2_val == 2147483647
TEST_C_SSPUSH_SSPOP_OP(x1, 1*XLEN/8, 0x7fffffff, Umode)

inst_2:// rs2_val == 0, 
TEST_C_SSPUSH_SSPOP_OP(x1, 2*XLEN/8, 0x0, Umode)

inst_3:// rs2_val == -2, 
TEST_C_SSPUSH_SSPOP_OP(x1, 3*XLEN/8, -0x2, Umode)

inst_4:// rs2_val == -3, 
TEST_C_SSPUSH_SSPOP_OP(x1, 4*XLEN/8, -0x3, Umode)

inst_5:// rs2_val == -5, 
TEST_C_SSPUSH_SSPOP_OP(x1, 5*XLEN/8, -0x5, Umode)

inst_6:// rs2_val == -9, 
TEST_C_SSPUSH_SSPOP_OP(x1, 6*XLEN/8, -0x9, Umode)

inst_7:// rs2_val == -17, 
TEST_C_SSPUSH_SSPOP_OP(x1, 7*XLEN/8, -0x11, Umode)

inst_8:// rs2_val == -33, 
TEST_C_SSPUSH_SSPOP_OP(x1, 8*XLEN/8, -0x21, Umode)

inst_9:// rs2_val == -65, 
TEST_C_SSPUSH_SSPOP_OP(x1, 9*XLEN/8, -0x41, Umode)

inst_10:// rs2_val == -129, 
TEST_C_SSPUSH_SSPOP_OP(x1, 10*XLEN/8, -0x81, Umode)

inst_11:// rs2_val == -257, 
TEST_C_SSPUSH_SSPOP_OP(x1, 11*XLEN/8, -0x101, Umode)

inst_12:// rs2_val == -513, 
TEST_C_SSPUSH_SSPOP_OP(x1, 12*XLEN/8, -0x201, Umode)

inst_13:// rs2_val == -1025, 
TEST_C_SSPUSH_SSPOP_OP(x1, 13*XLEN/8, -0x401, Umode)

inst_14:// rs2_val == -2049, 
TEST_C_SSPUSH_SSPOP_OP(x1, 14*XLEN/8, -0x801, Umode)

inst_15:// rs2_val == -4097, 
TEST_C_SSPUSH_SSPOP_OP(x1, 15*XLEN/8, -0x1001, Umode)

inst_16:// rs2_val == -8193, 
TEST_C_SSPUSH_SSPOP_OP(x1, 16*XLEN/8, -0x2001, Umode)

inst_17:// rs2_val == -16385, 
TEST_C_SSPUSH_SSPOP_OP(x1, 17*XLEN/8, -0x4001, Umode)

inst_18:// rs2_val == -32769, 
TEST_C_SSPUSH_SSPOP_OP(x1, 18*XLEN/8, -0x8001, Umode)

inst_19:// rs2_val == -65537, 
TEST_C_SSPUSH_SSPOP_OP(x1, 19*XLEN/8, -0x10001, Umode)

inst_20:// rs2_val == -131073, 
TEST_C_SSPUSH_SSPOP_OP(x1, 20*XLEN/8, -0x20001, Umode)

inst_21:// rs2_val == -262145, 
TEST_C_SSPUSH_SSPOP_OP(x1, 21*XLEN/8, -0x40001, Umode)

inst_22:// rs2_val == -524289, 
TEST_C_SSPUSH_SSPOP_OP(x1, 22*XLEN/8, -0x80001, Umode)

inst_23:// rs2_val == -1048577, 
TEST_C_SSPUSH_SSPOP_OP(x1, 23*XLEN/8, -0x100001, Umode)

inst_24:// rs2_val == -2097153, 
TEST_C_SSPUSH_SSPOP_OP(x1, 24*XLEN/8, -0x200001, Umode)

inst_25:// rs2_val == -4194305, 
TEST_C_SSPUSH_SSPOP_OP(x1, 25*XLEN/8, -0x400001, Umode)

inst_26:// rs2_val == -8388609, 
TEST_C_SSPUSH_SSPOP_OP(x1, 26*XLEN/8, -0x800001, Umode)

inst_27:// rs2_val == -16777217, 
TEST_C_SSPUSH_SSPOP_OP(x1, 27*XLEN/8, -0x1000001, Umode)

inst_28:// rs2_val == -33554433, 
TEST_C_SSPUSH_SSPOP_OP(x1, 28*XLEN/8, -0x2000001, Umode)

inst_29:// rs2_val == -67108865, 
TEST_C_SSPUSH_SSPOP_OP(x1, 29*XLEN/8, -0x4000001, Umode)

inst_30:// rs2_val == -134217729, 
TEST_C_SSPUSH_SSPOP_OP(x1, 30*XLEN/8, -0x8000001, Umode)

inst_31:// rs2_val == -268435457, 
TEST_C_SSPUSH_SSPOP_OP(x1, 31*XLEN/8, -0x10000001, Umode)

inst_32:// rs2_val == -536870913, 
TEST_C_SSPUSH_SSPOP_OP(x1, 32*XLEN/8, -0x20000001, Umode)

inst_33:// rs2_val == -1073741825, 
TEST_C_SSPUSH_SSPOP_OP(x1, 33*XLEN/8, -0x40000001, Umode)

inst_34:// rs2_val == 1, 
TEST_C_SSPUSH_SSPOP_OP(x1, 34*XLEN/8, 0x1, Umode)

inst_35:// rs2_val == 2, 
TEST_C_SSPUSH_SSPOP_OP(x1, 35*XLEN/8, 0x2, Umode)

inst_36:// rs2_val == 536870912, 
TEST_C_SSPUSH_SSPOP_OP(x1, 36*XLEN/8, 0x20000000, Umode)

inst_37:// rs2_val == 1073741824, 
TEST_C_SSPUSH_SSPOP_OP(x1, 37*XLEN/8, 0x40000000, Umode)

inst_38:// rs2_val == 1431655765, 
TEST_C_SSPUSH_SSPOP_OP(x1, 38*XLEN/8, 0x55555555, Umode)

inst_39:// rs2_val == -1431655766, 
TEST_C_SSPUSH_SSPOP_OP(x1, 39*XLEN/8, -0x55555556, Umode)

inst_40:// rs2_val == 4, 
TEST_C_SSPUSH_SSPOP_OP(x1, 40*XLEN/8, 0x4, Umode)

inst_41:// rs2_val == 8, 
TEST_C_SSPUSH_SSPOP_OP(x1, 41*XLEN/8, 0x8, Umode)

inst_42:// rs2_val == 16, 
TEST_C_SSPUSH_SSPOP_OP(x1, 42*XLEN/8, 0x10, Umode)

inst_43:// rs2_val == 32, 
TEST_C_SSPUSH_SSPOP_OP(x1, 43*XLEN/8, 0x20, Umode)

inst_44:// rs2_val == 64, 
TEST_C_SSPUSH_SSPOP_OP(x1, 44*XLEN/8, 0x40, Umode)

inst_45:// rs2_val == 128, 
TEST_C_SSPUSH_SSPOP_OP(x1, 45*XLEN/8, 0x80, Umode)

inst_46:// rs2_val == 256, 
TEST_C_SSPUSH_SSPOP_OP(x1, 46*XLEN/8, 0x100, Umode)

inst_47:// rs2_val == 512, 
TEST_C_SSPUSH_SSPOP_OP(x1, 47*XLEN/8, 0x200, Umode)

inst_48:// rs2_val == 1024, 
TEST_C_SSPUSH_SSPOP_OP(x1, 48*XLEN/8, 0x400, Umode)

inst_49:// rs2_val == 2048, 
TEST_C_SSPUSH_SSPOP_OP(x1, 49*XLEN/8, 0x800, Umode)

inst_50:// rs2_val == 4096, 
TEST_C_SSPUSH_SSPOP_OP(x1, 50*XLEN/8, 0x1000, Umode)

inst_51:// rs2_val == 8192, 
TEST_C_SSPUSH_SSPOP_OP(x1, 51*XLEN/8, 0x2000, Umode)

inst_52:// rs2_val == 16384, 
TEST_C_SSPUSH_SSPOP_OP(x1, 52*XLEN/8, 0x4000, Umode)

inst_53:// rs2_val == 32768, 
TEST_C_SSPUSH_SSPOP_OP(x1, 53*XLEN/8, 0x8000, Umode)

inst_54:// rs2_val == 65536, 
TEST_C_SSPUSH_SSPOP_OP(x1, 54*XLEN/8, 0x10000, Umode)

inst_55:// rs2_val == 131072, 
TEST_C_SSPUSH_SSPOP_OP(x1, 55*XLEN/8, 0x20000, Umode)

inst_56:// rs2_val == 262144, 
TEST_C_SSPUSH_SSPOP_OP(x1, 56*XLEN/8, 0x40000, Umode)

inst_57:// rs2_val == 524288, 
TEST_C_SSPUSH_SSPOP_OP(x1, 57*XLEN/8, 0x80000, Umode)

inst_58:// rs2_val == 1048576, 
TEST_C_SSPUSH_SSPOP_OP(x1, 58*XLEN/8, 0x100000, Umode)

inst_59:// rs2_val == 2097152, 
TEST_C_SSPUSH_SSPOP_OP(x1, 59*XLEN/8, 0x200000, Umode)

inst_60:// rs2_val == 4194304, 
TEST_C_SSPUSH_SSPOP_OP(x1, 60*XLEN/8, 0x400000, Umode)

inst_61:// rs2_val == 8388608, 
TEST_C_SSPUSH_SSPOP_OP(x1, 61*XLEN/8, 0x800000, Umode)

inst_62:// rs2_val == 16777216, 
TEST_C_SSPUSH_SSPOP_OP(x1, 62*XLEN/8, 0x1000000, Umode)

inst_63:// rs2_val == 33554432, 
TEST_C_SSPUSH_SSPOP_OP(x1, 63*XLEN/8, 0x2000000, Umode)

inst_64:// rs2_val == 67108864, 
TEST_C_SSPUSH_SSPOP_OP(x1, 64*XLEN/8, 0x4000000, Umode)

inst_65:// rs2_val == 134217728, 
TEST_C_SSPUSH_SSPOP_OP(x1, 65*XLEN/8, 0x8000000, Umode)

inst_66:// rs2_val == 268435456, 
TEST_C_SSPUSH_SSPOP_OP(x1, 66*XLEN/8, 0x10000000, Umode)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((XLEN/8)/4),4,0xdeadbeef


signature_x1_1:
    .fill 67*((XLEN/8)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
