Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 18 00:24:09 2023
| Host         : LAPTOP-FID8TMO9 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Modul_principal_methodology_drc_routed.rpt -rpx Modul_principal_methodology_drc_routed.rpx
| Design       : Modul_principal
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 50         |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Rst relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on StepStart relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on An[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on An[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on An[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on An[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on An[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on An[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on An[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on An[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Seg[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Seg[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Seg[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Seg[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Seg[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Seg[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Seg[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Seg[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on Term relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch UC_P/state_reg[2]_LDC cannot be properly analyzed as its control pin UC_P/state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>


