

================================================================
== Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_84_6'
================================================================
* Date:           Thu May 15 15:47:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        kalman_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32773|    32773|  0.164 ms|  0.164 ms|  32773|  32773|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_84_6  |    32771|    32771|         5|          1|          1|  32768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 9 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln84_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln84"   --->   Operation 10 'read' 'sext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln84_cast = sext i59 %sext_ln84_read"   --->   Operation 11 'sext' 'sext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %counter"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_87_7"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.67ns)   --->   "%icmp_ln84 = icmp_eq  i16 %i_1, i16 32768" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 17 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln84 = add i16 %i_1, i16 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 18 'add' 'add_ln84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %VITIS_LOOP_87_7.split_ifconv, void %for.end178.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 19 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%counter_load = load i19 %counter"   --->   Operation 20 'load' 'counter_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%counter_1_cast176 = zext i19 %counter_load"   --->   Operation 21 'zext' 'counter_1_cast176' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_34 = trunc i19 %counter_load"   --->   Operation 22 'trunc' 'empty_34' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%out_local_V_addr = getelementptr i19 %out_local_V, i64 0, i64 %counter_1_cast176"   --->   Operation 23 'getelementptr' 'out_local_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.24ns)   --->   "%out_local_V_load = load i18 %out_local_V_addr"   --->   Operation 24 'load' 'out_local_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln93 = or i18 %empty_34, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 25 'or' 'or_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1090 = zext i18 %or_ln93"   --->   Operation 26 'zext' 'zext_ln1090' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090"   --->   Operation 27 'getelementptr' 'out_local_V_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.24ns)   --->   "%out_local_V_load_1 = load i18 %out_local_V_addr_1"   --->   Operation 28 'load' 'out_local_V_load_1' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln93 = add i18 %or_ln93, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 29 'add' 'add_ln93' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1090_1 = zext i18 %add_ln93"   --->   Operation 30 'zext' 'zext_ln1090_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_local_V_addr_2 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_1"   --->   Operation 31 'getelementptr' 'out_local_V_addr_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.24ns)   --->   "%out_local_V_load_2 = load i18 %out_local_V_addr_2"   --->   Operation 32 'load' 'out_local_V_load_2' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln93_1 = or i18 %empty_34, i18 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 33 'or' 'or_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1090_2 = zext i18 %or_ln93_1"   --->   Operation 34 'zext' 'zext_ln1090_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_local_V_addr_3 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_2"   --->   Operation 35 'getelementptr' 'out_local_V_addr_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.24ns)   --->   "%out_local_V_load_3 = load i18 %out_local_V_addr_3"   --->   Operation 36 'load' 'out_local_V_load_3' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln93_1 = add i18 %or_ln93_1, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 37 'add' 'add_ln93_1' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1090_3 = zext i18 %add_ln93_1"   --->   Operation 38 'zext' 'zext_ln1090_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%out_local_V_addr_4 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_3"   --->   Operation 39 'getelementptr' 'out_local_V_addr_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.24ns)   --->   "%out_local_V_load_4 = load i18 %out_local_V_addr_4"   --->   Operation 40 'load' 'out_local_V_load_4' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln93_2 = add i18 %or_ln93_1, i18 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 41 'add' 'add_ln93_2' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1090_4 = zext i18 %add_ln93_2"   --->   Operation 42 'zext' 'zext_ln1090_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%out_local_V_addr_5 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_4"   --->   Operation 43 'getelementptr' 'out_local_V_addr_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.24ns)   --->   "%out_local_V_load_5 = load i18 %out_local_V_addr_5"   --->   Operation 44 'load' 'out_local_V_load_5' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln93_3 = add i18 %or_ln93_1, i18 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 45 'add' 'add_ln93_3' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1090_5 = zext i18 %add_ln93_3"   --->   Operation 46 'zext' 'zext_ln1090_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%out_local_V_addr_6 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_5"   --->   Operation 47 'getelementptr' 'out_local_V_addr_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.24ns)   --->   "%out_local_V_load_6 = load i18 %out_local_V_addr_6"   --->   Operation 48 'load' 'out_local_V_load_6' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln93_2 = or i18 %empty_34, i18 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93]   --->   Operation 49 'or' 'or_ln93_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1090_6 = zext i18 %or_ln93_2"   --->   Operation 50 'zext' 'zext_ln1090_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%out_local_V_addr_7 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_6"   --->   Operation 51 'getelementptr' 'out_local_V_addr_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.24ns)   --->   "%out_local_V_load_7 = load i18 %out_local_V_addr_7"   --->   Operation 52 'load' 'out_local_V_load_7' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_2 : Operation 53 [1/1] (0.80ns)   --->   "%add_ln96 = add i19 %counter_load, i19 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:96]   --->   Operation 53 'add' 'add_ln96' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln84 = store i19 %add_ln96, i19 %counter" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 54 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln84 = store i16 %add_ln84, i16 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 55 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 56 [1/2] (1.24ns)   --->   "%out_local_V_load = load i18 %out_local_V_addr"   --->   Operation 56 'load' 'out_local_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load, i32 18"   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.80ns)   --->   "%sub_ln1094 = sub i19 0, i19 %out_local_V_load"   --->   Operation 58 'sub' 'sub_ln1094' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (1.24ns)   --->   "%out_local_V_load_1 = load i18 %out_local_V_addr_1"   --->   Operation 59 'load' 'out_local_V_load_1' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_1, i32 18"   --->   Operation 60 'bitselect' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.80ns)   --->   "%sub_ln1094_1 = sub i19 0, i19 %out_local_V_load_1"   --->   Operation 61 'sub' 'sub_ln1094_1' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.24ns)   --->   "%out_local_V_load_2 = load i18 %out_local_V_addr_2"   --->   Operation 62 'load' 'out_local_V_load_2' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_2, i32 18"   --->   Operation 63 'bitselect' 'tmp_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln1094_2 = sub i19 0, i19 %out_local_V_load_2"   --->   Operation 64 'sub' 'sub_ln1094_2' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (1.24ns)   --->   "%out_local_V_load_3 = load i18 %out_local_V_addr_3"   --->   Operation 65 'load' 'out_local_V_load_3' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_3, i32 18"   --->   Operation 66 'bitselect' 'tmp_19' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%sub_ln1094_3 = sub i19 0, i19 %out_local_V_load_3"   --->   Operation 67 'sub' 'sub_ln1094_3' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (1.24ns)   --->   "%out_local_V_load_4 = load i18 %out_local_V_addr_4"   --->   Operation 68 'load' 'out_local_V_load_4' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_4, i32 18"   --->   Operation 69 'bitselect' 'tmp_23' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.80ns)   --->   "%sub_ln1094_4 = sub i19 0, i19 %out_local_V_load_4"   --->   Operation 70 'sub' 'sub_ln1094_4' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (1.24ns)   --->   "%out_local_V_load_5 = load i18 %out_local_V_addr_5"   --->   Operation 71 'load' 'out_local_V_load_5' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_5, i32 18"   --->   Operation 72 'bitselect' 'tmp_27' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln1094_5 = sub i19 0, i19 %out_local_V_load_5"   --->   Operation 73 'sub' 'sub_ln1094_5' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (1.24ns)   --->   "%out_local_V_load_6 = load i18 %out_local_V_addr_6"   --->   Operation 74 'load' 'out_local_V_load_6' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_6, i32 18"   --->   Operation 75 'bitselect' 'tmp_31' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.80ns)   --->   "%sub_ln1094_6 = sub i19 0, i19 %out_local_V_load_6"   --->   Operation 76 'sub' 'sub_ln1094_6' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (1.24ns)   --->   "%out_local_V_load_7 = load i18 %out_local_V_addr_7"   --->   Operation 77 'load' 'out_local_V_load_7' <Predicate = (!icmp_ln84)> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_7, i32 18"   --->   Operation 78 'bitselect' 'tmp_35' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.80ns)   --->   "%sub_ln1094_7 = sub i19 0, i19 %out_local_V_load_7"   --->   Operation 79 'sub' 'sub_ln1094_7' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.04>
ST_4 : Operation 80 [1/1] (0.71ns)   --->   "%icmp_ln1090 = icmp_eq  i19 %out_local_V_load, i19 0"   --->   Operation 80 'icmp' 'icmp_ln1090' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.31ns)   --->   "%select_ln1093 = select i1 %tmp, i19 %sub_ln1094, i19 %out_local_V_load"   --->   Operation 81 'select' 'select_ln1093' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093, i32 18, i32 0"   --->   Operation 82 'partselect' 'p_Result_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5"   --->   Operation 83 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i20 %p_Result_s"   --->   Operation 84 'sext' 'sext_ln1199' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199, i1 1"   --->   Operation 85 'cttz' 'l' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.88ns)   --->   "%sub_ln1099 = sub i32 19, i32 %l"   --->   Operation 86 'sub' 'sub_ln1099' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1099 = trunc i32 %sub_ln1099"   --->   Operation 87 'trunc' 'trunc_ln1099' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%add_ln1099 = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 88 'add' 'add_ln1099' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099, i32 1, i32 31"   --->   Operation 89 'partselect' 'tmp_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.84ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp_1, i31 0"   --->   Operation 90 'icmp' 'icmp_ln1101' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 91 'trunc' 'trunc_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.70ns)   --->   "%sub_ln1102 = sub i5 12, i5 %trunc_ln1102"   --->   Operation 92 'sub' 'sub_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i5 %sub_ln1102"   --->   Operation 93 'zext' 'zext_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i19 524287, i19 %zext_ln1102"   --->   Operation 94 'lshr' 'lshr_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%and_ln1102 = and i19 %select_ln1093, i19 %lshr_ln1102"   --->   Operation 95 'and' 'and_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i19 %and_ln1102, i19 0"   --->   Operation 96 'icmp' 'icmp_ln1102' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1101 = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 97 'and' 'and_ln1101' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099, i32 31"   --->   Operation 98 'bitselect' 'tmp_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_2, i1 1"   --->   Operation 99 'xor' 'xor_ln1104' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln1104 = add i19 %trunc_ln1099, i19 524264"   --->   Operation 100 'add' 'add_ln1104' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093, i19 %add_ln1104"   --->   Operation 101 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_8, i1 %xor_ln1104"   --->   Operation 102 'and' 'and_ln1104' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104 = or i1 %and_ln1104, i1 %and_ln1101"   --->   Operation 103 'or' 'or_ln1104' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 104 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%icmp_ln1113 = icmp_sgt  i32 %add_ln1099, i32 0"   --->   Operation 105 'icmp' 'icmp_ln1113' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %l"   --->   Operation 106 'trunc' 'trunc_ln1098' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.71ns)   --->   "%icmp_ln1090_1 = icmp_eq  i19 %out_local_V_load_1, i19 0"   --->   Operation 107 'icmp' 'icmp_ln1090_1' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.31ns)   --->   "%select_ln1093_1 = select i1 %tmp_4, i19 %sub_ln1094_1, i19 %out_local_V_load_1"   --->   Operation 108 'select' 'select_ln1093_1' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_1, i32 18, i32 0"   --->   Operation 109 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_16_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_1"   --->   Operation 110 'bitconcatenate' 'p_Result_16_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1199_1 = sext i20 %p_Result_16_1"   --->   Operation 111 'sext' 'sext_ln1199_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_1, i1 1"   --->   Operation 112 'cttz' 'l_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.88ns)   --->   "%sub_ln1099_1 = sub i32 19, i32 %l_1"   --->   Operation 113 'sub' 'sub_ln1099_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1099_1 = trunc i32 %sub_ln1099_1"   --->   Operation 114 'trunc' 'trunc_ln1099_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.88ns)   --->   "%add_ln1099_1 = add i32 %sub_ln1099_1, i32 4294967272"   --->   Operation 115 'add' 'add_ln1099_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_1, i32 1, i32 31"   --->   Operation 116 'partselect' 'tmp_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln1101_1 = icmp_sgt  i31 %tmp_5, i31 0"   --->   Operation 117 'icmp' 'icmp_ln1101_1' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1102_1 = trunc i32 %sub_ln1099_1"   --->   Operation 118 'trunc' 'trunc_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.70ns)   --->   "%sub_ln1102_1 = sub i5 12, i5 %trunc_ln1102_1"   --->   Operation 119 'sub' 'sub_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%zext_ln1102_1 = zext i5 %sub_ln1102_1"   --->   Operation 120 'zext' 'zext_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%lshr_ln1102_1 = lshr i19 524287, i19 %zext_ln1102_1"   --->   Operation 121 'lshr' 'lshr_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%and_ln1102_1 = and i19 %select_ln1093_1, i19 %lshr_ln1102_1"   --->   Operation 122 'and' 'and_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_1 = icmp_ne  i19 %and_ln1102_1, i19 0"   --->   Operation 123 'icmp' 'icmp_ln1102_1' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%and_ln1101_1 = and i1 %icmp_ln1101_1, i1 %icmp_ln1102_1"   --->   Operation 124 'and' 'and_ln1101_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_1, i32 31"   --->   Operation 125 'bitselect' 'tmp_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%xor_ln1104_1 = xor i1 %tmp_6, i1 1"   --->   Operation 126 'xor' 'xor_ln1104_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.80ns)   --->   "%add_ln1104_1 = add i19 %trunc_ln1099_1, i19 524264"   --->   Operation 127 'add' 'add_ln1104_1' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%p_Result_8_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_1, i19 %add_ln1104_1"   --->   Operation 128 'bitselect' 'p_Result_8_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%and_ln1104_1 = and i1 %p_Result_8_1, i1 %xor_ln1104_1"   --->   Operation 129 'and' 'and_ln1104_1' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%or_ln1104_8 = or i1 %and_ln1104_1, i1 %and_ln1101_1"   --->   Operation 130 'or' 'or_ln1104_8' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_8"   --->   Operation 131 'bitconcatenate' 'or_ln1104_1' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 132 [1/1] (0.85ns)   --->   "%icmp_ln1113_1 = icmp_sgt  i32 %add_ln1099_1, i32 0"   --->   Operation 132 'icmp' 'icmp_ln1113_1' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1098_1 = trunc i32 %l_1"   --->   Operation 133 'trunc' 'trunc_ln1098_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.71ns)   --->   "%icmp_ln1090_2 = icmp_eq  i19 %out_local_V_load_2, i19 0"   --->   Operation 134 'icmp' 'icmp_ln1090_2' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.31ns)   --->   "%select_ln1093_2 = select i1 %tmp_8, i19 %sub_ln1094_2, i19 %out_local_V_load_2"   --->   Operation 135 'select' 'select_ln1093_2' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_5_2 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_2, i32 18, i32 0"   --->   Operation 136 'partselect' 'p_Result_5_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_16_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_2"   --->   Operation 137 'bitconcatenate' 'p_Result_16_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1199_2 = sext i20 %p_Result_16_2"   --->   Operation 138 'sext' 'sext_ln1199_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_2, i1 1"   --->   Operation 139 'cttz' 'l_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.88ns)   --->   "%sub_ln1099_2 = sub i32 19, i32 %l_2"   --->   Operation 140 'sub' 'sub_ln1099_2' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1099_2 = trunc i32 %sub_ln1099_2"   --->   Operation 141 'trunc' 'trunc_ln1099_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.88ns)   --->   "%add_ln1099_2 = add i32 %sub_ln1099_2, i32 4294967272"   --->   Operation 142 'add' 'add_ln1099_2' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_2, i32 1, i32 31"   --->   Operation 143 'partselect' 'tmp_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.84ns)   --->   "%icmp_ln1101_2 = icmp_sgt  i31 %tmp_10, i31 0"   --->   Operation 144 'icmp' 'icmp_ln1101_2' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1102_2 = trunc i32 %sub_ln1099_2"   --->   Operation 145 'trunc' 'trunc_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.70ns)   --->   "%sub_ln1102_2 = sub i5 12, i5 %trunc_ln1102_2"   --->   Operation 146 'sub' 'sub_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%zext_ln1102_2 = zext i5 %sub_ln1102_2"   --->   Operation 147 'zext' 'zext_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%lshr_ln1102_2 = lshr i19 524287, i19 %zext_ln1102_2"   --->   Operation 148 'lshr' 'lshr_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%and_ln1102_2 = and i19 %select_ln1093_2, i19 %lshr_ln1102_2"   --->   Operation 149 'and' 'and_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_2 = icmp_ne  i19 %and_ln1102_2, i19 0"   --->   Operation 150 'icmp' 'icmp_ln1102_2' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%and_ln1101_2 = and i1 %icmp_ln1101_2, i1 %icmp_ln1102_2"   --->   Operation 151 'and' 'and_ln1101_2' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_2, i32 31"   --->   Operation 152 'bitselect' 'tmp_17' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%xor_ln1104_2 = xor i1 %tmp_17, i1 1"   --->   Operation 153 'xor' 'xor_ln1104_2' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.80ns)   --->   "%add_ln1104_2 = add i19 %trunc_ln1099_2, i19 524264"   --->   Operation 154 'add' 'add_ln1104_2' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%p_Result_8_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_2, i19 %add_ln1104_2"   --->   Operation 155 'bitselect' 'p_Result_8_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%and_ln1104_2 = and i1 %p_Result_8_2, i1 %xor_ln1104_2"   --->   Operation 156 'and' 'and_ln1104_2' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%or_ln1104_9 = or i1 %and_ln1104_2, i1 %and_ln1101_2"   --->   Operation 157 'or' 'or_ln1104_9' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_9"   --->   Operation 158 'bitconcatenate' 'or_ln1104_2' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 159 [1/1] (0.85ns)   --->   "%icmp_ln1113_2 = icmp_sgt  i32 %add_ln1099_2, i32 0"   --->   Operation 159 'icmp' 'icmp_ln1113_2' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1098_2 = trunc i32 %l_2"   --->   Operation 160 'trunc' 'trunc_ln1098_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.71ns)   --->   "%icmp_ln1090_3 = icmp_eq  i19 %out_local_V_load_3, i19 0"   --->   Operation 161 'icmp' 'icmp_ln1090_3' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.31ns)   --->   "%select_ln1093_3 = select i1 %tmp_19, i19 %sub_ln1094_3, i19 %out_local_V_load_3"   --->   Operation 162 'select' 'select_ln1093_3' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_5_3 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_3, i32 18, i32 0"   --->   Operation 163 'partselect' 'p_Result_5_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_16_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_3"   --->   Operation 164 'bitconcatenate' 'p_Result_16_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1199_3 = sext i20 %p_Result_16_3"   --->   Operation 165 'sext' 'sext_ln1199_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_3, i1 1"   --->   Operation 166 'cttz' 'l_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.88ns)   --->   "%sub_ln1099_3 = sub i32 19, i32 %l_3"   --->   Operation 167 'sub' 'sub_ln1099_3' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1099_3 = trunc i32 %sub_ln1099_3"   --->   Operation 168 'trunc' 'trunc_ln1099_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.88ns)   --->   "%add_ln1099_3 = add i32 %sub_ln1099_3, i32 4294967272"   --->   Operation 169 'add' 'add_ln1099_3' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_3, i32 1, i32 31"   --->   Operation 170 'partselect' 'tmp_20' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.84ns)   --->   "%icmp_ln1101_3 = icmp_sgt  i31 %tmp_20, i31 0"   --->   Operation 171 'icmp' 'icmp_ln1101_3' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln1102_3 = trunc i32 %sub_ln1099_3"   --->   Operation 172 'trunc' 'trunc_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.70ns)   --->   "%sub_ln1102_3 = sub i5 12, i5 %trunc_ln1102_3"   --->   Operation 173 'sub' 'sub_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%zext_ln1102_3 = zext i5 %sub_ln1102_3"   --->   Operation 174 'zext' 'zext_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%lshr_ln1102_3 = lshr i19 524287, i19 %zext_ln1102_3"   --->   Operation 175 'lshr' 'lshr_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%and_ln1102_3 = and i19 %select_ln1093_3, i19 %lshr_ln1102_3"   --->   Operation 176 'and' 'and_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_3 = icmp_ne  i19 %and_ln1102_3, i19 0"   --->   Operation 177 'icmp' 'icmp_ln1102_3' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%and_ln1101_3 = and i1 %icmp_ln1101_3, i1 %icmp_ln1102_3"   --->   Operation 178 'and' 'and_ln1101_3' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_3, i32 31"   --->   Operation 179 'bitselect' 'tmp_21' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%xor_ln1104_3 = xor i1 %tmp_21, i1 1"   --->   Operation 180 'xor' 'xor_ln1104_3' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.80ns)   --->   "%add_ln1104_3 = add i19 %trunc_ln1099_3, i19 524264"   --->   Operation 181 'add' 'add_ln1104_3' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%p_Result_8_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_3, i19 %add_ln1104_3"   --->   Operation 182 'bitselect' 'p_Result_8_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%and_ln1104_3 = and i1 %p_Result_8_3, i1 %xor_ln1104_3"   --->   Operation 183 'and' 'and_ln1104_3' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%or_ln1104_10 = or i1 %and_ln1104_3, i1 %and_ln1101_3"   --->   Operation 184 'or' 'or_ln1104_10' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_10"   --->   Operation 185 'bitconcatenate' 'or_ln1104_3' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 186 [1/1] (0.85ns)   --->   "%icmp_ln1113_3 = icmp_sgt  i32 %add_ln1099_3, i32 0"   --->   Operation 186 'icmp' 'icmp_ln1113_3' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1098_3 = trunc i32 %l_3"   --->   Operation 187 'trunc' 'trunc_ln1098_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.71ns)   --->   "%icmp_ln1090_4 = icmp_eq  i19 %out_local_V_load_4, i19 0"   --->   Operation 188 'icmp' 'icmp_ln1090_4' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.31ns)   --->   "%select_ln1093_4 = select i1 %tmp_23, i19 %sub_ln1094_4, i19 %out_local_V_load_4"   --->   Operation 189 'select' 'select_ln1093_4' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_5_4 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_4, i32 18, i32 0"   --->   Operation 190 'partselect' 'p_Result_5_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_16_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_4"   --->   Operation 191 'bitconcatenate' 'p_Result_16_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1199_4 = sext i20 %p_Result_16_4"   --->   Operation 192 'sext' 'sext_ln1199_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_4, i1 1"   --->   Operation 193 'cttz' 'l_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.88ns)   --->   "%sub_ln1099_4 = sub i32 19, i32 %l_4"   --->   Operation 194 'sub' 'sub_ln1099_4' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1099_4 = trunc i32 %sub_ln1099_4"   --->   Operation 195 'trunc' 'trunc_ln1099_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.88ns)   --->   "%add_ln1099_4 = add i32 %sub_ln1099_4, i32 4294967272"   --->   Operation 196 'add' 'add_ln1099_4' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_4, i32 1, i32 31"   --->   Operation 197 'partselect' 'tmp_24' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.84ns)   --->   "%icmp_ln1101_4 = icmp_sgt  i31 %tmp_24, i31 0"   --->   Operation 198 'icmp' 'icmp_ln1101_4' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln1102_4 = trunc i32 %sub_ln1099_4"   --->   Operation 199 'trunc' 'trunc_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.70ns)   --->   "%sub_ln1102_4 = sub i5 12, i5 %trunc_ln1102_4"   --->   Operation 200 'sub' 'sub_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%zext_ln1102_4 = zext i5 %sub_ln1102_4"   --->   Operation 201 'zext' 'zext_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%lshr_ln1102_4 = lshr i19 524287, i19 %zext_ln1102_4"   --->   Operation 202 'lshr' 'lshr_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%and_ln1102_4 = and i19 %select_ln1093_4, i19 %lshr_ln1102_4"   --->   Operation 203 'and' 'and_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_4 = icmp_ne  i19 %and_ln1102_4, i19 0"   --->   Operation 204 'icmp' 'icmp_ln1102_4' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%and_ln1101_4 = and i1 %icmp_ln1101_4, i1 %icmp_ln1102_4"   --->   Operation 205 'and' 'and_ln1101_4' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_4, i32 31"   --->   Operation 206 'bitselect' 'tmp_25' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%xor_ln1104_4 = xor i1 %tmp_25, i1 1"   --->   Operation 207 'xor' 'xor_ln1104_4' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.80ns)   --->   "%add_ln1104_4 = add i19 %trunc_ln1099_4, i19 524264"   --->   Operation 208 'add' 'add_ln1104_4' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%p_Result_8_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_4, i19 %add_ln1104_4"   --->   Operation 209 'bitselect' 'p_Result_8_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%and_ln1104_4 = and i1 %p_Result_8_4, i1 %xor_ln1104_4"   --->   Operation 210 'and' 'and_ln1104_4' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%or_ln1104_11 = or i1 %and_ln1104_4, i1 %and_ln1101_4"   --->   Operation 211 'or' 'or_ln1104_11' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_11"   --->   Operation 212 'bitconcatenate' 'or_ln1104_4' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 213 [1/1] (0.85ns)   --->   "%icmp_ln1113_4 = icmp_sgt  i32 %add_ln1099_4, i32 0"   --->   Operation 213 'icmp' 'icmp_ln1113_4' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1098_4 = trunc i32 %l_4"   --->   Operation 214 'trunc' 'trunc_ln1098_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.71ns)   --->   "%icmp_ln1090_5 = icmp_eq  i19 %out_local_V_load_5, i19 0"   --->   Operation 215 'icmp' 'icmp_ln1090_5' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.31ns)   --->   "%select_ln1093_5 = select i1 %tmp_27, i19 %sub_ln1094_5, i19 %out_local_V_load_5"   --->   Operation 216 'select' 'select_ln1093_5' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_5_5 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_5, i32 18, i32 0"   --->   Operation 217 'partselect' 'p_Result_5_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_16_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_5"   --->   Operation 218 'bitconcatenate' 'p_Result_16_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1199_5 = sext i20 %p_Result_16_5"   --->   Operation 219 'sext' 'sext_ln1199_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_5, i1 1"   --->   Operation 220 'cttz' 'l_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.88ns)   --->   "%sub_ln1099_5 = sub i32 19, i32 %l_5"   --->   Operation 221 'sub' 'sub_ln1099_5' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1099_5 = trunc i32 %sub_ln1099_5"   --->   Operation 222 'trunc' 'trunc_ln1099_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.88ns)   --->   "%add_ln1099_5 = add i32 %sub_ln1099_5, i32 4294967272"   --->   Operation 223 'add' 'add_ln1099_5' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_5, i32 1, i32 31"   --->   Operation 224 'partselect' 'tmp_28' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.84ns)   --->   "%icmp_ln1101_5 = icmp_sgt  i31 %tmp_28, i31 0"   --->   Operation 225 'icmp' 'icmp_ln1101_5' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln1102_5 = trunc i32 %sub_ln1099_5"   --->   Operation 226 'trunc' 'trunc_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.70ns)   --->   "%sub_ln1102_5 = sub i5 12, i5 %trunc_ln1102_5"   --->   Operation 227 'sub' 'sub_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%zext_ln1102_5 = zext i5 %sub_ln1102_5"   --->   Operation 228 'zext' 'zext_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%lshr_ln1102_5 = lshr i19 524287, i19 %zext_ln1102_5"   --->   Operation 229 'lshr' 'lshr_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_5)   --->   "%and_ln1102_5 = and i19 %select_ln1093_5, i19 %lshr_ln1102_5"   --->   Operation 230 'and' 'and_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_5 = icmp_ne  i19 %and_ln1102_5, i19 0"   --->   Operation 231 'icmp' 'icmp_ln1102_5' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%and_ln1101_5 = and i1 %icmp_ln1101_5, i1 %icmp_ln1102_5"   --->   Operation 232 'and' 'and_ln1101_5' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_5, i32 31"   --->   Operation 233 'bitselect' 'tmp_29' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%xor_ln1104_5 = xor i1 %tmp_29, i1 1"   --->   Operation 234 'xor' 'xor_ln1104_5' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.80ns)   --->   "%add_ln1104_5 = add i19 %trunc_ln1099_5, i19 524264"   --->   Operation 235 'add' 'add_ln1104_5' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%p_Result_8_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_5, i19 %add_ln1104_5"   --->   Operation 236 'bitselect' 'p_Result_8_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%and_ln1104_5 = and i1 %p_Result_8_5, i1 %xor_ln1104_5"   --->   Operation 237 'and' 'and_ln1104_5' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_5)   --->   "%or_ln1104_12 = or i1 %and_ln1104_5, i1 %and_ln1101_5"   --->   Operation 238 'or' 'or_ln1104_12' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_12"   --->   Operation 239 'bitconcatenate' 'or_ln1104_5' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln1113_5 = icmp_sgt  i32 %add_ln1099_5, i32 0"   --->   Operation 240 'icmp' 'icmp_ln1113_5' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln1098_5 = trunc i32 %l_5"   --->   Operation 241 'trunc' 'trunc_ln1098_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.71ns)   --->   "%icmp_ln1090_6 = icmp_eq  i19 %out_local_V_load_6, i19 0"   --->   Operation 242 'icmp' 'icmp_ln1090_6' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.31ns)   --->   "%select_ln1093_6 = select i1 %tmp_31, i19 %sub_ln1094_6, i19 %out_local_V_load_6"   --->   Operation 243 'select' 'select_ln1093_6' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_5_6 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_6, i32 18, i32 0"   --->   Operation 244 'partselect' 'p_Result_5_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_16_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_6"   --->   Operation 245 'bitconcatenate' 'p_Result_16_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1199_6 = sext i20 %p_Result_16_6"   --->   Operation 246 'sext' 'sext_ln1199_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_6, i1 1"   --->   Operation 247 'cttz' 'l_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.88ns)   --->   "%sub_ln1099_6 = sub i32 19, i32 %l_6"   --->   Operation 248 'sub' 'sub_ln1099_6' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln1099_6 = trunc i32 %sub_ln1099_6"   --->   Operation 249 'trunc' 'trunc_ln1099_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.88ns)   --->   "%add_ln1099_6 = add i32 %sub_ln1099_6, i32 4294967272"   --->   Operation 250 'add' 'add_ln1099_6' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_6, i32 1, i32 31"   --->   Operation 251 'partselect' 'tmp_32' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.84ns)   --->   "%icmp_ln1101_6 = icmp_sgt  i31 %tmp_32, i31 0"   --->   Operation 252 'icmp' 'icmp_ln1101_6' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln1102_6 = trunc i32 %sub_ln1099_6"   --->   Operation 253 'trunc' 'trunc_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.70ns)   --->   "%sub_ln1102_6 = sub i5 12, i5 %trunc_ln1102_6"   --->   Operation 254 'sub' 'sub_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%zext_ln1102_6 = zext i5 %sub_ln1102_6"   --->   Operation 255 'zext' 'zext_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%lshr_ln1102_6 = lshr i19 524287, i19 %zext_ln1102_6"   --->   Operation 256 'lshr' 'lshr_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_6)   --->   "%and_ln1102_6 = and i19 %select_ln1093_6, i19 %lshr_ln1102_6"   --->   Operation 257 'and' 'and_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_6 = icmp_ne  i19 %and_ln1102_6, i19 0"   --->   Operation 258 'icmp' 'icmp_ln1102_6' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%and_ln1101_6 = and i1 %icmp_ln1101_6, i1 %icmp_ln1102_6"   --->   Operation 259 'and' 'and_ln1101_6' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_6, i32 31"   --->   Operation 260 'bitselect' 'tmp_33' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%xor_ln1104_6 = xor i1 %tmp_33, i1 1"   --->   Operation 261 'xor' 'xor_ln1104_6' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.80ns)   --->   "%add_ln1104_6 = add i19 %trunc_ln1099_6, i19 524264"   --->   Operation 262 'add' 'add_ln1104_6' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%p_Result_8_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_6, i19 %add_ln1104_6"   --->   Operation 263 'bitselect' 'p_Result_8_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%and_ln1104_6 = and i1 %p_Result_8_6, i1 %xor_ln1104_6"   --->   Operation 264 'and' 'and_ln1104_6' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_6)   --->   "%or_ln1104_13 = or i1 %and_ln1104_6, i1 %and_ln1101_6"   --->   Operation 265 'or' 'or_ln1104_13' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_13"   --->   Operation 266 'bitconcatenate' 'or_ln1104_6' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 267 [1/1] (0.85ns)   --->   "%icmp_ln1113_6 = icmp_sgt  i32 %add_ln1099_6, i32 0"   --->   Operation 267 'icmp' 'icmp_ln1113_6' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln1098_6 = trunc i32 %l_6"   --->   Operation 268 'trunc' 'trunc_ln1098_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.71ns)   --->   "%icmp_ln1090_7 = icmp_eq  i19 %out_local_V_load_7, i19 0"   --->   Operation 269 'icmp' 'icmp_ln1090_7' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.31ns)   --->   "%select_ln1093_7 = select i1 %tmp_35, i19 %sub_ln1094_7, i19 %out_local_V_load_7"   --->   Operation 270 'select' 'select_ln1093_7' <Predicate = (!icmp_ln84)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_5_7 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_7, i32 18, i32 0"   --->   Operation 271 'partselect' 'p_Result_5_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_16_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_7"   --->   Operation 272 'bitconcatenate' 'p_Result_16_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1199_7 = sext i20 %p_Result_16_7"   --->   Operation 273 'sext' 'sext_ln1199_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_7, i1 1"   --->   Operation 274 'cttz' 'l_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.88ns)   --->   "%sub_ln1099_7 = sub i32 19, i32 %l_7"   --->   Operation 275 'sub' 'sub_ln1099_7' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1099_7 = trunc i32 %sub_ln1099_7"   --->   Operation 276 'trunc' 'trunc_ln1099_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.88ns)   --->   "%add_ln1099_7 = add i32 %sub_ln1099_7, i32 4294967272"   --->   Operation 277 'add' 'add_ln1099_7' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_7, i32 1, i32 31"   --->   Operation 278 'partselect' 'tmp_36' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.84ns)   --->   "%icmp_ln1101_7 = icmp_sgt  i31 %tmp_36, i31 0"   --->   Operation 279 'icmp' 'icmp_ln1101_7' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln1102_7 = trunc i32 %sub_ln1099_7"   --->   Operation 280 'trunc' 'trunc_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.70ns)   --->   "%sub_ln1102_7 = sub i5 12, i5 %trunc_ln1102_7"   --->   Operation 281 'sub' 'sub_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%zext_ln1102_7 = zext i5 %sub_ln1102_7"   --->   Operation 282 'zext' 'zext_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%lshr_ln1102_7 = lshr i19 524287, i19 %zext_ln1102_7"   --->   Operation 283 'lshr' 'lshr_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_7)   --->   "%and_ln1102_7 = and i19 %select_ln1093_7, i19 %lshr_ln1102_7"   --->   Operation 284 'and' 'and_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.71ns) (out node of the LUT)   --->   "%icmp_ln1102_7 = icmp_ne  i19 %and_ln1102_7, i19 0"   --->   Operation 285 'icmp' 'icmp_ln1102_7' <Predicate = (!icmp_ln84)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%and_ln1101_7 = and i1 %icmp_ln1101_7, i1 %icmp_ln1102_7"   --->   Operation 286 'and' 'and_ln1101_7' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_7, i32 31"   --->   Operation 287 'bitselect' 'tmp_37' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%xor_ln1104_7 = xor i1 %tmp_37, i1 1"   --->   Operation 288 'xor' 'xor_ln1104_7' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.80ns)   --->   "%add_ln1104_7 = add i19 %trunc_ln1099_7, i19 524264"   --->   Operation 289 'add' 'add_ln1104_7' <Predicate = (!icmp_ln84)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%p_Result_8_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_7, i19 %add_ln1104_7"   --->   Operation 290 'bitselect' 'p_Result_8_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%and_ln1104_7 = and i1 %p_Result_8_7, i1 %xor_ln1104_7"   --->   Operation 291 'and' 'and_ln1104_7' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_7)   --->   "%or_ln1104_14 = or i1 %and_ln1104_7, i1 %and_ln1101_7"   --->   Operation 292 'or' 'or_ln1104_14' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_14"   --->   Operation 293 'bitconcatenate' 'or_ln1104_7' <Predicate = (!icmp_ln84)> <Delay = 0.12>
ST_4 : Operation 294 [1/1] (0.85ns)   --->   "%icmp_ln1113_7 = icmp_sgt  i32 %add_ln1099_7, i32 0"   --->   Operation 294 'icmp' 'icmp_ln1113_7' <Predicate = (!icmp_ln84)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln1098_7 = trunc i32 %l_7"   --->   Operation 295 'trunc' 'trunc_ln1098_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln84_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 297 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 299 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1112 = zext i19 %select_ln1093"   --->   Operation 300 'zext' 'zext_ln1112' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.88ns)   --->   "%add_ln1113 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 301 'add' 'add_ln1113' <Predicate = (!icmp_ln84 & !icmp_ln1090 & icmp_ln1113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%zext_ln1113 = zext i32 %add_ln1113"   --->   Operation 302 'zext' 'zext_ln1113' <Predicate = (!icmp_ln84 & !icmp_ln1090 & icmp_ln1113)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113"   --->   Operation 303 'lshr' 'lshr_ln1113' <Predicate = (!icmp_ln84 & !icmp_ln1090 & icmp_ln1113)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.88ns)   --->   "%sub_ln1114 = sub i32 25, i32 %sub_ln1099"   --->   Operation 304 'sub' 'sub_ln1114' <Predicate = (!icmp_ln84 & !icmp_ln1090 & !icmp_ln1113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%zext_ln1114 = zext i32 %sub_ln1114"   --->   Operation 305 'zext' 'zext_ln1114' <Predicate = (!icmp_ln84 & !icmp_ln1090 & !icmp_ln1113)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114"   --->   Operation 306 'shl' 'shl_ln1114' <Predicate = (!icmp_ln84 & !icmp_ln1090 & !icmp_ln1113)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%select_ln1113 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114"   --->   Operation 307 'select' 'select_ln1113' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 308 'zext' 'zext_ln1116' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116 = add i64 %select_ln1113, i64 %zext_ln1116"   --->   Operation 309 'add' 'add_ln1116' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116, i32 1, i32 63"   --->   Operation 310 'partselect' 'lshr_ln' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i63 %lshr_ln"   --->   Operation 311 'zext' 'zext_ln1117' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116, i32 25"   --->   Operation 312 'bitselect' 'tmp_3' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.30ns)   --->   "%select_ln1098 = select i1 %tmp_3, i8 127, i8 126"   --->   Operation 313 'select' 'select_ln1098' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 13, i8 %trunc_ln1098"   --->   Operation 314 'sub' 'sub_ln1119' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 315 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 315 'add' 'add_ln1124' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln1124"   --->   Operation 316 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_9, i32 23, i32 31"   --->   Operation 317 'partset' 'p_Result_1' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln765 = trunc i64 %p_Result_1"   --->   Operation 318 'trunc' 'trunc_ln765' <Predicate = (!icmp_ln84 & !icmp_ln1090)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.22ns)   --->   "%select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %trunc_ln765"   --->   Operation 319 'select' 'select_ln1090' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1112_1 = zext i19 %select_ln1093_1"   --->   Operation 320 'zext' 'zext_ln1112_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.88ns)   --->   "%add_ln1113_1 = add i32 %sub_ln1099_1, i32 4294967271"   --->   Operation 321 'add' 'add_ln1113_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & icmp_ln1113_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%zext_ln1113_1 = zext i32 %add_ln1113_1"   --->   Operation 322 'zext' 'zext_ln1113_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & icmp_ln1113_1)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%lshr_ln1113_1 = lshr i64 %zext_ln1112_1, i64 %zext_ln1113_1"   --->   Operation 323 'lshr' 'lshr_ln1113_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & icmp_ln1113_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.88ns)   --->   "%sub_ln1114_1 = sub i32 25, i32 %sub_ln1099_1"   --->   Operation 324 'sub' 'sub_ln1114_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & !icmp_ln1113_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%zext_ln1114_1 = zext i32 %sub_ln1114_1"   --->   Operation 325 'zext' 'zext_ln1114_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & !icmp_ln1113_1)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%shl_ln1114_1 = shl i64 %zext_ln1112_1, i64 %zext_ln1114_1"   --->   Operation 326 'shl' 'shl_ln1114_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1 & !icmp_ln1113_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%select_ln1113_1 = select i1 %icmp_ln1113_1, i64 %lshr_ln1113_1, i64 %shl_ln1114_1"   --->   Operation 327 'select' 'select_ln1113_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_1)   --->   "%zext_ln1116_1 = zext i2 %or_ln1104_1"   --->   Operation 328 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_1 = add i64 %select_ln1113_1, i64 %zext_ln1116_1"   --->   Operation 329 'add' 'add_ln1116_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln1117_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_1, i32 1, i32 63"   --->   Operation 330 'partselect' 'lshr_ln1117_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i63 %lshr_ln1117_1"   --->   Operation 331 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_1, i32 25"   --->   Operation 332 'bitselect' 'tmp_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.30ns)   --->   "%select_ln1098_1 = select i1 %tmp_7, i8 127, i8 126"   --->   Operation 333 'select' 'select_ln1098_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_1 = sub i8 13, i8 %trunc_ln1098_1"   --->   Operation 334 'sub' 'sub_ln1119_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 335 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_1 = add i8 %sub_ln1119_1, i8 %select_ln1098_1"   --->   Operation 335 'add' 'add_ln1124_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_4, i8 %add_ln1124_1"   --->   Operation 336 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_18_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_1, i9 %tmp_s, i32 23, i32 31"   --->   Operation 337 'partset' 'p_Result_18_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln765_1 = trunc i64 %p_Result_18_1"   --->   Operation 338 'trunc' 'trunc_ln765_1' <Predicate = (!icmp_ln84 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.22ns)   --->   "%select_ln1090_1 = select i1 %icmp_ln1090_1, i32 0, i32 %trunc_ln765_1"   --->   Operation 339 'select' 'select_ln1090_1' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1112_2 = zext i19 %select_ln1093_2"   --->   Operation 340 'zext' 'zext_ln1112_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.88ns)   --->   "%add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271"   --->   Operation 341 'add' 'add_ln1113_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & icmp_ln1113_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%zext_ln1113_2 = zext i32 %add_ln1113_2"   --->   Operation 342 'zext' 'zext_ln1113_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & icmp_ln1113_2)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%lshr_ln1113_2 = lshr i64 %zext_ln1112_2, i64 %zext_ln1113_2"   --->   Operation 343 'lshr' 'lshr_ln1113_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & icmp_ln1113_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.88ns)   --->   "%sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2"   --->   Operation 344 'sub' 'sub_ln1114_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & !icmp_ln1113_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%zext_ln1114_2 = zext i32 %sub_ln1114_2"   --->   Operation 345 'zext' 'zext_ln1114_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & !icmp_ln1113_2)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%shl_ln1114_2 = shl i64 %zext_ln1112_2, i64 %zext_ln1114_2"   --->   Operation 346 'shl' 'shl_ln1114_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2 & !icmp_ln1113_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%select_ln1113_2 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2"   --->   Operation 347 'select' 'select_ln1113_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_2)   --->   "%zext_ln1116_2 = zext i2 %or_ln1104_2"   --->   Operation 348 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_2 = add i64 %select_ln1113_2, i64 %zext_ln1116_2"   --->   Operation 349 'add' 'add_ln1116_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln1117_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_2, i32 1, i32 63"   --->   Operation 350 'partselect' 'lshr_ln1117_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i63 %lshr_ln1117_2"   --->   Operation 351 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_2, i32 25"   --->   Operation 352 'bitselect' 'tmp_18' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.30ns)   --->   "%select_ln1098_2 = select i1 %tmp_18, i8 127, i8 126"   --->   Operation 353 'select' 'select_ln1098_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_2 = sub i8 13, i8 %trunc_ln1098_2"   --->   Operation 354 'sub' 'sub_ln1119_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 355 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098_2"   --->   Operation 355 'add' 'add_ln1124_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_8, i8 %add_ln1124_2"   --->   Operation 356 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_18_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_2, i9 %tmp_11, i32 23, i32 31"   --->   Operation 357 'partset' 'p_Result_18_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln765_2 = trunc i64 %p_Result_18_2"   --->   Operation 358 'trunc' 'trunc_ln765_2' <Predicate = (!icmp_ln84 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.22ns)   --->   "%select_ln1090_2 = select i1 %icmp_ln1090_2, i32 0, i32 %trunc_ln765_2"   --->   Operation 359 'select' 'select_ln1090_2' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1112_3 = zext i19 %select_ln1093_3"   --->   Operation 360 'zext' 'zext_ln1112_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.88ns)   --->   "%add_ln1113_3 = add i32 %sub_ln1099_3, i32 4294967271"   --->   Operation 361 'add' 'add_ln1113_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & icmp_ln1113_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%zext_ln1113_3 = zext i32 %add_ln1113_3"   --->   Operation 362 'zext' 'zext_ln1113_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & icmp_ln1113_3)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%lshr_ln1113_3 = lshr i64 %zext_ln1112_3, i64 %zext_ln1113_3"   --->   Operation 363 'lshr' 'lshr_ln1113_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & icmp_ln1113_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.88ns)   --->   "%sub_ln1114_3 = sub i32 25, i32 %sub_ln1099_3"   --->   Operation 364 'sub' 'sub_ln1114_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & !icmp_ln1113_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%zext_ln1114_3 = zext i32 %sub_ln1114_3"   --->   Operation 365 'zext' 'zext_ln1114_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & !icmp_ln1113_3)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%shl_ln1114_3 = shl i64 %zext_ln1112_3, i64 %zext_ln1114_3"   --->   Operation 366 'shl' 'shl_ln1114_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3 & !icmp_ln1113_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%select_ln1113_3 = select i1 %icmp_ln1113_3, i64 %lshr_ln1113_3, i64 %shl_ln1114_3"   --->   Operation 367 'select' 'select_ln1113_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_3)   --->   "%zext_ln1116_3 = zext i2 %or_ln1104_3"   --->   Operation 368 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_3 = add i64 %select_ln1113_3, i64 %zext_ln1116_3"   --->   Operation 369 'add' 'add_ln1116_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%lshr_ln1117_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_3, i32 1, i32 63"   --->   Operation 370 'partselect' 'lshr_ln1117_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i63 %lshr_ln1117_3"   --->   Operation 371 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_3, i32 25"   --->   Operation 372 'bitselect' 'tmp_22' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.30ns)   --->   "%select_ln1098_3 = select i1 %tmp_22, i8 127, i8 126"   --->   Operation 373 'select' 'select_ln1098_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_3 = sub i8 13, i8 %trunc_ln1098_3"   --->   Operation 374 'sub' 'sub_ln1119_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 375 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_3 = add i8 %sub_ln1119_3, i8 %select_ln1098_3"   --->   Operation 375 'add' 'add_ln1124_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_19, i8 %add_ln1124_3"   --->   Operation 376 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_18_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_3, i9 %tmp_12, i32 23, i32 31"   --->   Operation 377 'partset' 'p_Result_18_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln765_3 = trunc i64 %p_Result_18_3"   --->   Operation 378 'trunc' 'trunc_ln765_3' <Predicate = (!icmp_ln84 & !icmp_ln1090_3)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.22ns)   --->   "%select_ln1090_3 = select i1 %icmp_ln1090_3, i32 0, i32 %trunc_ln765_3"   --->   Operation 379 'select' 'select_ln1090_3' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1112_4 = zext i19 %select_ln1093_4"   --->   Operation 380 'zext' 'zext_ln1112_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.88ns)   --->   "%add_ln1113_4 = add i32 %sub_ln1099_4, i32 4294967271"   --->   Operation 381 'add' 'add_ln1113_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & icmp_ln1113_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%zext_ln1113_4 = zext i32 %add_ln1113_4"   --->   Operation 382 'zext' 'zext_ln1113_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & icmp_ln1113_4)> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%lshr_ln1113_4 = lshr i64 %zext_ln1112_4, i64 %zext_ln1113_4"   --->   Operation 383 'lshr' 'lshr_ln1113_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & icmp_ln1113_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.88ns)   --->   "%sub_ln1114_4 = sub i32 25, i32 %sub_ln1099_4"   --->   Operation 384 'sub' 'sub_ln1114_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & !icmp_ln1113_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%zext_ln1114_4 = zext i32 %sub_ln1114_4"   --->   Operation 385 'zext' 'zext_ln1114_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & !icmp_ln1113_4)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%shl_ln1114_4 = shl i64 %zext_ln1112_4, i64 %zext_ln1114_4"   --->   Operation 386 'shl' 'shl_ln1114_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4 & !icmp_ln1113_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%select_ln1113_4 = select i1 %icmp_ln1113_4, i64 %lshr_ln1113_4, i64 %shl_ln1114_4"   --->   Operation 387 'select' 'select_ln1113_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_4)   --->   "%zext_ln1116_4 = zext i2 %or_ln1104_4"   --->   Operation 388 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_4 = add i64 %select_ln1113_4, i64 %zext_ln1116_4"   --->   Operation 389 'add' 'add_ln1116_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%lshr_ln1117_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_4, i32 1, i32 63"   --->   Operation 390 'partselect' 'lshr_ln1117_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i63 %lshr_ln1117_4"   --->   Operation 391 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_4, i32 25"   --->   Operation 392 'bitselect' 'tmp_26' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.30ns)   --->   "%select_ln1098_4 = select i1 %tmp_26, i8 127, i8 126"   --->   Operation 393 'select' 'select_ln1098_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_4 = sub i8 13, i8 %trunc_ln1098_4"   --->   Operation 394 'sub' 'sub_ln1119_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 395 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_4 = add i8 %sub_ln1119_4, i8 %select_ln1098_4"   --->   Operation 395 'add' 'add_ln1124_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_23, i8 %add_ln1124_4"   --->   Operation 396 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_18_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_4, i9 %tmp_13, i32 23, i32 31"   --->   Operation 397 'partset' 'p_Result_18_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln765_4 = trunc i64 %p_Result_18_4"   --->   Operation 398 'trunc' 'trunc_ln765_4' <Predicate = (!icmp_ln84 & !icmp_ln1090_4)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.22ns)   --->   "%select_ln1090_4 = select i1 %icmp_ln1090_4, i32 0, i32 %trunc_ln765_4"   --->   Operation 399 'select' 'select_ln1090_4' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1112_5 = zext i19 %select_ln1093_5"   --->   Operation 400 'zext' 'zext_ln1112_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.88ns)   --->   "%add_ln1113_5 = add i32 %sub_ln1099_5, i32 4294967271"   --->   Operation 401 'add' 'add_ln1113_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & icmp_ln1113_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%zext_ln1113_5 = zext i32 %add_ln1113_5"   --->   Operation 402 'zext' 'zext_ln1113_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & icmp_ln1113_5)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%lshr_ln1113_5 = lshr i64 %zext_ln1112_5, i64 %zext_ln1113_5"   --->   Operation 403 'lshr' 'lshr_ln1113_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & icmp_ln1113_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.88ns)   --->   "%sub_ln1114_5 = sub i32 25, i32 %sub_ln1099_5"   --->   Operation 404 'sub' 'sub_ln1114_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & !icmp_ln1113_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%zext_ln1114_5 = zext i32 %sub_ln1114_5"   --->   Operation 405 'zext' 'zext_ln1114_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & !icmp_ln1113_5)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%shl_ln1114_5 = shl i64 %zext_ln1112_5, i64 %zext_ln1114_5"   --->   Operation 406 'shl' 'shl_ln1114_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5 & !icmp_ln1113_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%select_ln1113_5 = select i1 %icmp_ln1113_5, i64 %lshr_ln1113_5, i64 %shl_ln1114_5"   --->   Operation 407 'select' 'select_ln1113_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_5)   --->   "%zext_ln1116_5 = zext i2 %or_ln1104_5"   --->   Operation 408 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_5 = add i64 %select_ln1113_5, i64 %zext_ln1116_5"   --->   Operation 409 'add' 'add_ln1116_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%lshr_ln1117_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_5, i32 1, i32 63"   --->   Operation 410 'partselect' 'lshr_ln1117_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i63 %lshr_ln1117_5"   --->   Operation 411 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_5, i32 25"   --->   Operation 412 'bitselect' 'tmp_30' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.30ns)   --->   "%select_ln1098_5 = select i1 %tmp_30, i8 127, i8 126"   --->   Operation 413 'select' 'select_ln1098_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_5 = sub i8 13, i8 %trunc_ln1098_5"   --->   Operation 414 'sub' 'sub_ln1119_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 415 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_5 = add i8 %sub_ln1119_5, i8 %select_ln1098_5"   --->   Operation 415 'add' 'add_ln1124_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_27, i8 %add_ln1124_5"   --->   Operation 416 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%p_Result_18_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_5, i9 %tmp_14, i32 23, i32 31"   --->   Operation 417 'partset' 'p_Result_18_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln765_5 = trunc i64 %p_Result_18_5"   --->   Operation 418 'trunc' 'trunc_ln765_5' <Predicate = (!icmp_ln84 & !icmp_ln1090_5)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.22ns)   --->   "%select_ln1090_5 = select i1 %icmp_ln1090_5, i32 0, i32 %trunc_ln765_5"   --->   Operation 419 'select' 'select_ln1090_5' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1112_6 = zext i19 %select_ln1093_6"   --->   Operation 420 'zext' 'zext_ln1112_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.88ns)   --->   "%add_ln1113_6 = add i32 %sub_ln1099_6, i32 4294967271"   --->   Operation 421 'add' 'add_ln1113_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & icmp_ln1113_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%zext_ln1113_6 = zext i32 %add_ln1113_6"   --->   Operation 422 'zext' 'zext_ln1113_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & icmp_ln1113_6)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%lshr_ln1113_6 = lshr i64 %zext_ln1112_6, i64 %zext_ln1113_6"   --->   Operation 423 'lshr' 'lshr_ln1113_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & icmp_ln1113_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.88ns)   --->   "%sub_ln1114_6 = sub i32 25, i32 %sub_ln1099_6"   --->   Operation 424 'sub' 'sub_ln1114_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & !icmp_ln1113_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%zext_ln1114_6 = zext i32 %sub_ln1114_6"   --->   Operation 425 'zext' 'zext_ln1114_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & !icmp_ln1113_6)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%shl_ln1114_6 = shl i64 %zext_ln1112_6, i64 %zext_ln1114_6"   --->   Operation 426 'shl' 'shl_ln1114_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6 & !icmp_ln1113_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%select_ln1113_6 = select i1 %icmp_ln1113_6, i64 %lshr_ln1113_6, i64 %shl_ln1114_6"   --->   Operation 427 'select' 'select_ln1113_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_6)   --->   "%zext_ln1116_6 = zext i2 %or_ln1104_6"   --->   Operation 428 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_6 = add i64 %select_ln1113_6, i64 %zext_ln1116_6"   --->   Operation 429 'add' 'add_ln1116_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%lshr_ln1117_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_6, i32 1, i32 63"   --->   Operation 430 'partselect' 'lshr_ln1117_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i63 %lshr_ln1117_6"   --->   Operation 431 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_6, i32 25"   --->   Operation 432 'bitselect' 'tmp_34' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.30ns)   --->   "%select_ln1098_6 = select i1 %tmp_34, i8 127, i8 126"   --->   Operation 433 'select' 'select_ln1098_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_6 = sub i8 13, i8 %trunc_ln1098_6"   --->   Operation 434 'sub' 'sub_ln1119_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 435 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_6 = add i8 %sub_ln1119_6, i8 %select_ln1098_6"   --->   Operation 435 'add' 'add_ln1124_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_31, i8 %add_ln1124_6"   --->   Operation 436 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_18_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_6, i9 %tmp_15, i32 23, i32 31"   --->   Operation 437 'partset' 'p_Result_18_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln765_6 = trunc i64 %p_Result_18_6"   --->   Operation 438 'trunc' 'trunc_ln765_6' <Predicate = (!icmp_ln84 & !icmp_ln1090_6)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.22ns)   --->   "%select_ln1090_6 = select i1 %icmp_ln1090_6, i32 0, i32 %trunc_ln765_6"   --->   Operation 439 'select' 'select_ln1090_6' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1112_7 = zext i19 %select_ln1093_7"   --->   Operation 440 'zext' 'zext_ln1112_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.88ns)   --->   "%add_ln1113_7 = add i32 %sub_ln1099_7, i32 4294967271"   --->   Operation 441 'add' 'add_ln1113_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & icmp_ln1113_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%zext_ln1113_7 = zext i32 %add_ln1113_7"   --->   Operation 442 'zext' 'zext_ln1113_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & icmp_ln1113_7)> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%lshr_ln1113_7 = lshr i64 %zext_ln1112_7, i64 %zext_ln1113_7"   --->   Operation 443 'lshr' 'lshr_ln1113_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & icmp_ln1113_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.88ns)   --->   "%sub_ln1114_7 = sub i32 25, i32 %sub_ln1099_7"   --->   Operation 444 'sub' 'sub_ln1114_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & !icmp_ln1113_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%zext_ln1114_7 = zext i32 %sub_ln1114_7"   --->   Operation 445 'zext' 'zext_ln1114_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & !icmp_ln1113_7)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%shl_ln1114_7 = shl i64 %zext_ln1112_7, i64 %zext_ln1114_7"   --->   Operation 446 'shl' 'shl_ln1114_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7 & !icmp_ln1113_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%select_ln1113_7 = select i1 %icmp_ln1113_7, i64 %lshr_ln1113_7, i64 %shl_ln1114_7"   --->   Operation 447 'select' 'select_ln1113_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116_7)   --->   "%zext_ln1116_7 = zext i2 %or_ln1104_7"   --->   Operation 448 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln1116_7 = add i64 %select_ln1113_7, i64 %zext_ln1116_7"   --->   Operation 449 'add' 'add_ln1116_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%lshr_ln1117_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_7, i32 1, i32 63"   --->   Operation 450 'partselect' 'lshr_ln1117_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i63 %lshr_ln1117_7"   --->   Operation 451 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_7, i32 25"   --->   Operation 452 'bitselect' 'tmp_38' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.30ns)   --->   "%select_ln1098_7 = select i1 %tmp_38, i8 127, i8 126"   --->   Operation 453 'select' 'select_ln1098_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_7 = sub i8 13, i8 %trunc_ln1098_7"   --->   Operation 454 'sub' 'sub_ln1119_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 455 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_7 = add i8 %sub_ln1119_7, i8 %select_ln1098_7"   --->   Operation 455 'add' 'add_ln1124_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_35, i8 %add_ln1124_7"   --->   Operation 456 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_18_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_7, i9 %tmp_16, i32 23, i32 31"   --->   Operation 457 'partset' 'p_Result_18_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln765_7 = trunc i64 %p_Result_18_7"   --->   Operation 458 'trunc' 'trunc_ln765_7' <Predicate = (!icmp_ln84 & !icmp_ln1090_7)> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.22ns)   --->   "%select_ln1090_7 = select i1 %icmp_ln1090_7, i32 0, i32 %trunc_ln765_7"   --->   Operation 459 'select' 'select_ln1090_7' <Predicate = (!icmp_ln84)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 464 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 460 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_19_7 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1090_7, i32 %select_ln1090_6, i32 %select_ln1090_5, i32 %select_ln1090_4, i32 %select_ln1090_3, i32 %select_ln1090_2, i32 %select_ln1090_1, i32 %select_ln1090"   --->   Operation 461 'bitconcatenate' 'p_Result_19_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (3.65ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %p_Result_19_7, i32 4294967295" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:96]   --->   Operation 462 'write' 'write_ln96' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln84 = br void %VITIS_LOOP_87_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84]   --->   Operation 463 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('counter') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'counter' [9]  (0.387 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	'load' operation ('counter_load') on local variable 'counter' [22]  (0 ns)
	'or' operation ('or_ln93', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93) [77]  (0 ns)
	'add' operation ('add_ln93', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:93) [130]  (0.797 ns)
	'getelementptr' operation ('out_local_V_addr_2') [132]  (0 ns)
	'load' operation ('out_local_V_load_2') on array 'out_local_V' [133]  (1.25 ns)

 <State 3>: 2.05ns
The critical path consists of the following:
	'load' operation ('out_local_V_load') on array 'out_local_V' [27]  (1.25 ns)
	'sub' operation ('sub_ln1094') [30]  (0.803 ns)

 <State 4>: 3.05ns
The critical path consists of the following:
	'select' operation ('select_ln1093') [31]  (0.319 ns)
	'cttz' operation ('l') [35]  (0 ns)
	'sub' operation ('sub_ln1099') [36]  (0.88 ns)
	'add' operation ('add_ln1099') [38]  (0.88 ns)
	'icmp' operation ('icmp_ln1101') [40]  (0.848 ns)
	'and' operation ('and_ln1101') [47]  (0 ns)
	'or' operation ('or_ln1104') [53]  (0 ns)
	blocking operation 0.122 ns on control path)

 <State 5>: 3.4ns
The critical path consists of the following:
	'add' operation ('add_ln1113') [57]  (0.88 ns)
	'lshr' operation ('lshr_ln1113') [59]  (0 ns)
	'select' operation ('select_ln1113') [63]  (0 ns)
	'add' operation ('add_ln1116') [65]  (1.15 ns)
	'select' operation ('select_ln1098') [69]  (0.303 ns)
	'add' operation ('add_ln1124') [72]  (0.838 ns)
	'select' operation ('select_ln1090') [76]  (0.227 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln96', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:96) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:96) [449]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
