# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do registerfile_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {registerfile_min_1200mv_-40c_fast.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:03 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." registerfile_min_1200mv_-40c_fast.vo 
# -- Compiling module registerfile
# -- Compiling module hard_block
# 
# Top level modules:
# 	registerfile
# End time: 09:54:04 on Jun 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile {C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:04 on Jun 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile" C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v 
# -- Compiling module registerfile_TB
# 
# Top level modules:
# 	registerfile_TB
# End time: 09:54:04 on Jun 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  registerfile_TB
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=""+acc"" registerfile_TB 
# Start time: 09:54:04 on Jun 28,2023
# Loading work.registerfile_TB
# Loading work.registerfile
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading instances from registerfile_min_1200mv_-40c_v_fast.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from registerfile_min_1200mv_-40c_v_fast.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /registerfile_TB File: C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error (suppressible): (vsim-3569) init_signal_spy [C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v(65)] : Object '/registerfile_TB/DUT/register' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /registerfile_TB
# ** Note: $stop    : C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v(61)
#    Time: 405 ns  Iteration: 0  Instance: /registerfile_TB
# Break in Module registerfile_TB at C:/Quartus/MIPS_CPU/MIPS_CPU/RegisterFile/registerfile_TB.v line 61
# End time: 09:55:09 on Jun 28,2023, Elapsed time: 0:01:05
# Errors: 1, Warnings: 0
