# Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim_tdc.do
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:56:12 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: tdc_top.v(83): (vlog-2730) Undefined variable: 'tri_ign'.
# 
# ** Error: tdc_top.v(133): (vlog-2730) Undefined variable: 'start'.
# 
# ** Error: (vlog-13069) tdc_top.v(178): near "end": syntax error, unexpected end, expecting ';'.
# 
# End time: 13:56:13 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:57:26 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:57:26 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "sim_tdc.do" 
# Start time: 13:57:27 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77881 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/tri_ign
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/Ovalid_d
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/Ovalid_d2
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/trans_done
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Workplace/Work/TDC_1.5/RTL/wave.do
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:14:45 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: tdc_top.v(232): (vlog-2730) Undefined variable: 'TDC_Ovalid_d'.
# 
# End time: 14:14:45 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:15:06 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:15:06 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:15:06 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77881 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/clr_n
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/TDC_Ovalid_d
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
run -all
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77881 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119

do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:20:07 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:20:07 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:20:07 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77881 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:39:20 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:39:20 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:39:20 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77881 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:45:19 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:45:19 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:45:19 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(119)
#    Time: 77241 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 119
# Causality operation skipped due to absence of debug database file
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:53:59 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:53:59 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:53:59 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(126)
#    Time: 79600 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 126
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:55:15 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:55:15 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:55:15 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(126)
#    Time: 79600 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 126
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:59:43 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 14:59:43 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:59:43 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(126)
#    Time: 79600 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 126
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:04:18 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 15:04:18 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:04:18 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(126)
#    Time: 79600 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 126
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:10:53 on Jan 07,2021
# vlog -reportprogress 300 decode.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 15:10:53 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:10:53 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(126)
#    Time: 79600 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 126
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:26:11 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v int_cal1.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# ** Error: int_cal.v(4): 'Port' must not be declared to be an array: INT.
# ** Error: int_cal.v(6): 'Port' must not be declared to be an array: int_out.
# ** Error: int_cal.v(24): (vlog-2730) Undefined variable: 'TDC_Onum'.
# 
# -- Compiling module int_cal1
# ** Error (suppressible): int_cal1.v(14): (vlog-2388) 'cal_en_d1' already declared in this scope (int_cal1).
# 
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: tdc_top.v(280): (vlog-2110) Illegal reference to memory "INT".
# 
# ** Error: tdc_top.v(280): Illegal array access into "INT"
# ** Error: tdc_top.v(280): (vlog-2110) Illegal reference to net array "#implicit-wire#3".
# 
# ** Error: tdc_top.v(280): (vlog-2110) Illegal reference to memory "INT".
# 
# ** Error: tdc_top.v(280): Illegal array access into "INT"
# ** Error: tdc_top.v(280): (vlog-2110) Illegal reference to net array "#implicit-wire#3".
# 
# ** Error: tdc_top.v(282): (vlog-2110) Illegal reference to net array "int_data_o".
# 
# ** Error: tdc_top.v(282): Illegal array access into "int_data_o"
# End time: 21:26:11 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:44:37 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v int_cal1.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# ** Error: int_cal.v(28): (vlog-2730) Undefined variable: 'TDC_Onum'.
# 
# ** Error: int_cal.v(91): (vlog-2730) Undefined variable: 'INT'.
# 
# ** Error: int_cal.v(134): (vlog-2730) Undefined variable: 'int_out'.
# 
# -- Compiling module int_cal1
# ** Error (suppressible): int_cal1.v(14): (vlog-2388) 'cal_en_d1' already declared in this scope (int_cal1).
# 
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# End time: 21:44:38 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:49:17 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v int_cal1.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module int_cal1
# ** Error (suppressible): int_cal1.v(14): (vlog-2388) 'cal_en_d1' already declared in this scope (int_cal1).
# 
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# End time: 21:49:18 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:49:50 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 21:49:50 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:49:50 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
add wave -position end sim:/tb_tdc/tdc_top_dut/*
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
run -all
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
add wave -position end  /tb_tdc/tdc_top_dut/INT
add wave -position end  /tb_tdc/tdc_top_dut/tof_data
add wave -position end  /tb_tdc/tdc_top_dut/int_cal_inst/int_data
add wave -position end  /tb_tdc/tdc_top_dut/int_cal_inst/INT_shift
add wave -position insertpoint sim:/tb_tdc/tdc_top_dut/int_cal_inst/cal_en_d1
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
run -all
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
add wave -position insertpoint shift_tri
# (vish-4014) No objects found matching 'shift_tri'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Workplace/Work/TDC_1.5/RTL/wave.do
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:34:36 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 22:34:37 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:34:37 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 22:38:12 on Jan 07,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 22:38:12 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:38:12 on Jan 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:00:38 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# ** Error: (vlog-13069) int_cal.v(171): near "else": syntax error, unexpected else.
# 
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# End time: 13:00:38 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:00:59 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# ** Error: (vlog-13069) int_cal.v(171): near "else": syntax error, unexpected else.
# 
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# End time: 13:00:59 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:01:38 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:01:38 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:01:38 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:02:46 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:02:46 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:02:46 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:07:40 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:07:40 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:07:40 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(127)
#    Time: 34665 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 127
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Workplace/Work/TDC_1.5/RTL/wave.do
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:14:37 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v sort.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module sort
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 13:14:37 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:14:37 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.5/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(131)
#    Time: 65520 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 131
