Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 23 14:59:27 2024
| Host         : Telops331 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0207A_3k/fir_00251_proc_325_isc0207A_3k_utilization_placed.rpt
| Design       : fir_00251_proc_isc0207A_3k
| Device       : 7k325tfbg676-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| Slice LUTs                 | 120008 |     0 |    203800 | 58.89 |
|   LUT as Logic             | 110281 |     0 |    203800 | 54.11 |
|   LUT as Memory            |   9727 |     0 |     64000 | 15.20 |
|     LUT as Distributed RAM |   2424 |     0 |           |       |
|     LUT as Shift Register  |   7303 |     0 |           |       |
| Slice Registers            | 177042 |     0 |    407600 | 43.44 |
|   Register as Flip Flop    | 177038 |     0 |    407600 | 43.43 |
|   Register as Latch        |      0 |     0 |    407600 |  0.00 |
|   Register as AND/OR       |      4 |     0 |    407600 | <0.01 |
| F7 Muxes                   |    792 |     0 |    101900 |  0.78 |
| F8 Muxes                   |     61 |     0 |     50950 |  0.12 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1078   |          Yes |           - |          Set |
| 1138   |          Yes |           - |        Reset |
| 4987   |          Yes |         Set |            - |
| 169856 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| Slice                                      |  46144 |     0 |     50950 | 90.57 |
|   SLICEL                                   |  31529 |     0 |           |       |
|   SLICEM                                   |  14615 |     0 |           |       |
| LUT as Logic                               | 110281 |     0 |    203800 | 54.11 |
|   using O5 output only                     |     16 |       |           |       |
|   using O6 output only                     |  85553 |       |           |       |
|   using O5 and O6                          |  24712 |       |           |       |
| LUT as Memory                              |   9727 |     0 |     64000 | 15.20 |
|   LUT as Distributed RAM                   |   2424 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      0 |       |           |       |
|     using O5 and O6                        |   2424 |       |           |       |
|   LUT as Shift Register                    |   7303 |     0 |           |       |
|     using O5 output only                   |   1498 |       |           |       |
|     using O6 output only                   |   2326 |       |           |       |
|     using O5 and O6                        |   3479 |       |           |       |
| Slice Registers                            | 177042 |     0 |    407600 | 43.44 |
|   Register driven from within the Slice    |  93109 |       |           |       |
|   Register driven from outside the Slice   |  83933 |       |           |       |
|     LUT in front of the register is unused |  56541 |       |           |       |
|     LUT in front of the register is used   |  27392 |       |           |       |
| Unique Control Sets                        |   5226 |       |     50950 | 10.26 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 265.5 |     0 |       445 | 59.66 |
|   RAMB36/FIFO*    |   219 |     0 |       445 | 49.21 |
|     FIFO36E1 only |     4 |       |           |       |
|     RAMB36E1 only |   215 |       |           |       |
|   RAMB18          |    93 |     0 |       890 | 10.45 |
|     RAMB18E1 only |    93 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  439 |     0 |       840 | 52.26 |
|   DSP48E1 only |  439 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  333 |   333 |       400 |  83.25 |
|   IOB Master Pads           |  162 |       |           |        |
|   IOB Slave Pads            |  158 |       |           |        |
|   IOB Flip Flops            |   21 |    21 |           |        |
| Bonded IPADs                |   12 |    12 |        26 |  46.15 |
| Bonded OPADs                |    8 |     8 |        16 |  50.00 |
| PHY_CONTROL                 |    3 |     3 |        10 |  30.00 |
| PHASER_REF                  |    3 |     3 |        10 |  30.00 |
| OUT_FIFO                    |   11 |    11 |        40 |  27.50 |
| IN_FIFO                     |    6 |     6 |        40 |  15.00 |
| IDELAYCTRL                  |    4 |     0 |        10 |  40.00 |
| IBUFDS                      |   20 |    20 |       384 |   5.21 |
| GTXE2_COMMON                |    2 |     0 |         2 | 100.00 |
| GTXE2_CHANNEL               |    4 |     4 |         8 |  50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |    11 |        40 |  27.50 |
|   PHASER_OUT_PHY only       |   11 |    11 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    6 |     6 |        40 |  15.00 |
|   PHASER_IN_PHY only        |    6 |     6 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   64 |    64 |       500 |  12.80 |
|   IDELAYE2 only             |   64 |    64 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    1 |     1 |         4 |  25.00 |
| ILOGIC                      |   86 |    86 |       400 |  21.50 |
|   IFF_Register              |    6 |     6 |           |        |
|   ISERDES                   |   80 |    80 |           |        |
| OLOGIC                      |  129 |   129 |       400 |  32.25 |
|   OUTFF_Register            |   15 |    15 |           |        |
|   OUTFF_ODDR_Register       |    8 |     8 |           |        |
|   TFF_ODDR_Register         |    6 |     6 |           |        |
|   OSERDES                   |  106 |   106 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   28 |     0 |        32 | 87.50 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    7 |     2 |        10 | 70.00 |
| PLLE2_ADV  |    3 |     2 |        10 | 30.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       168 |  1.19 |
| BUFR       |    1 |     0 |        40 |  2.50 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    1 |     0 |         1 | 100.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+--------------------------+--------+---------------------+
|         Ref Name         |  Used  | Functional Category |
+--------------------------+--------+---------------------+
| FDRE                     | 169856 |        Flop & Latch |
| LUT3                     |  42828 |                 LUT |
| LUT6                     |  28310 |                 LUT |
| LUT2                     |  21864 |                 LUT |
| LUT4                     |  19452 |                 LUT |
| LUT5                     |  17923 |                 LUT |
| CARRY4                   |   9542 |          CarryLogic |
| SRL16E                   |   9406 |  Distributed Memory |
| FDSE                     |   4987 |        Flop & Latch |
| LUT1                     |   4616 |                 LUT |
| RAMD32                   |   3668 |  Distributed Memory |
| SRLC32E                  |   1332 |  Distributed Memory |
| RAMS32                   |   1180 |  Distributed Memory |
| FDCE                     |   1138 |        Flop & Latch |
| FDPE                     |   1078 |        Flop & Latch |
| MUXF7                    |    792 |               MuxFx |
| DSP48E1                  |    439 |    Block Arithmetic |
| RAMB36E1                 |    215 |        Block Memory |
| OBUF                     |    144 |                  IO |
| OSERDESE2                |    106 |                  IO |
| RAMB18E1                 |     93 |        Block Memory |
| IBUF                     |     89 |                  IO |
| ISERDESE2                |     80 |                  IO |
| OBUFT                    |     67 |                  IO |
| IDELAYE2                 |     64 |                  IO |
| MUXF8                    |     61 |               MuxFx |
| SRLC16E                  |     44 |  Distributed Memory |
| OBUFT_DCIEN              |     32 |                  IO |
| IBUF_IBUFDISABLE         |     32 |                  IO |
| BUFG                     |     25 |               Clock |
| IBUFDS                   |     20 |                  IO |
| OBUFTDS_DCIEN            |     16 |                  IO |
| IBUF_INTERMDISABLE       |     16 |                  IO |
| IBUFDS_IBUFDISABLE_INT   |     16 |                  IO |
| ODDR                     |     14 |                  IO |
| INV                      |     12 |                 LUT |
| PHASER_OUT_PHY           |     11 |                  IO |
| OUT_FIFO                 |     11 |                  IO |
| MMCME2_ADV               |      7 |               Clock |
| PHASER_IN_PHY            |      6 |                  IO |
| IN_FIFO                  |      6 |                  IO |
| OBUFTDS                  |      4 |                  IO |
| OBUFDS                   |      4 |                  IO |
| IDELAYCTRL               |      4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |      4 |                  IO |
| GTXE2_CHANNEL            |      4 |                  IO |
| FIFO36E1                 |      4 |        Block Memory |
| AND2B1L                  |      4 |              Others |
| PLLE2_ADV                |      3 |               Clock |
| PHY_CONTROL              |      3 |                  IO |
| PHASER_REF               |      3 |                  IO |
| BUFGCTRL                 |      3 |               Clock |
| GTXE2_COMMON             |      2 |                  IO |
| BUFH                     |      2 |               Clock |
| XADC                     |      1 |              Others |
| STARTUPE2                |      1 |              Others |
| IBUFDS_GTE2              |      1 |                  IO |
| BUFR                     |      1 |               Clock |
| BSCANE2                  |      1 |              Others |
+--------------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| ip_fp32_axis_mult               |   40 |
| ip_axis_fi32tofp32              |   36 |
| ip_axis32_reg                   |   26 |
| ip_axis32_fanout2               |   26 |
| t_axi4_stream32_sfifo_d16       |   20 |
| ip_fp32_axis_subtract           |   18 |
| afpa_single_div_ip              |   16 |
| ip_fp32_axis_add                |   14 |
| ip_axis_fp32tofi32              |   14 |
| t_axi4_stream32_sfifo_d1024     |   12 |
| t_axi4_stream32_sfifo_d64       |   10 |
| t_axi4_stream32_sfifo_d256      |    8 |
| ip_fp32_axis_divide             |    8 |
| fwft_sfifo_w3_d256              |    8 |
| fwft_sfifo_w32_d256             |    8 |
| t_axi4_lite32_w_afifo_d16       |    7 |
| fwft_sfifo_w3_d16               |    7 |
| ip_axis16_reg                   |    6 |
| fwft_sfifo_w76_d256             |    6 |
| fwft_sfifo_w8_d16               |    5 |
| var_shift_reg_w16_d32           |    4 |
| ip_fp32_axis_greaterThan        |    4 |
| fwft_sfifo_w72_d16              |    4 |
| fwft_sfifo_w16_d256             |    4 |
| fwft_afifo_w96_d128             |    4 |
| afifo_w72_d16                   |    4 |
| fwft_sfifo_wr66_rd66_d512       |    3 |
| t_axi4_stream8_sfifo_d2048      |    2 |
| t_axi4_stream32_afifo_d512      |    2 |
| serdes_clkin_16_6_MHz_mmcm      |    2 |
| ip_fp32_axis_sqroot             |    2 |
| ip_axis64_fanout2               |    2 |
| ip_axis16_combine_axis32        |    2 |
| fwft_sfifo_w43_d512             |    2 |
| fwft_afifo_wr66_rd66_d512       |    2 |
| fwft_afifo_wr34_rd68_d1024      |    2 |
| video_mgt                       |    1 |
| usart_mmcm                      |    1 |
| tdp_ram_w32_d32768              |    1 |
| tdp_ram_w32_d16384              |    1 |
| t_axi4_stream64_sfifo_d8192_lim |    1 |
| t_axi4_stream64_afifo_d16       |    1 |
| t_axi4_stream128_afifo_d512     |    1 |
| t_axi4_stream128_afifo_d16      |    1 |
| t_axi4_stream128_afifo_d128     |    1 |
| t_axi4_stream128_afifo_d1024    |    1 |
| sdp_ram_w32_d128                |    1 |
| isc0207A_3k_8_3_MHz_mmcm        |    1 |
| ip_blk_mem_gen_w32_d8192        |    1 |
| ip_axis32_split_axis16          |    1 |
| ip_axis128_split_axis64         |    1 |
| ip_axi_bram_ctrl                |    1 |
| histogram_axis_tmi_4pix_0       |    1 |
| fwft_sfifo_wr66_rd132_d32       |    1 |
| fwft_sfifo_wr132_rd66_d32       |    1 |
| fwft_afifo_wr68_rd34_d16        |    1 |
| fwft_afifo_wr66_rd132_d32       |    1 |
| fwft_afifo_wr132_rd66_d16       |    1 |
| fwft_afifo_wr130_rd130_d512     |    1 |
| fwft_afifo_w8_d256              |    1 |
| exp_mgt                         |    1 |
| ehdri_index_mem                 |    1 |
| dp_ram_byte_w32_d64             |    1 |
| data_mgt                        |    1 |
| core_xbar_5                     |    1 |
| core_xbar_4                     |    1 |
| core_xbar_3                     |    1 |
| core_xbar_2                     |    1 |
| core_xbar_1                     |    1 |
| core_xbar_0                     |    1 |
| core_xadc_wiz_1_0               |    1 |
| core_proc_sys_reset_1_0         |    1 |
| core_power_management_0         |    1 |
| core_pleora_uart_0              |    1 |
| core_oem_uart_0                 |    1 |
| core_mig_7series_0_0            |    1 |
| core_microblaze_1_axi_intc_0    |    1 |
| core_microblaze_1_0             |    1 |
| core_mdm_1_0                    |    1 |
| core_lmb_bram_0                 |    1 |
| core_ilmb_v10_0                 |    1 |
| core_ilmb_bram_if_cntlr_0       |    1 |
| core_fw_uart_0                  |    1 |
| core_fpga_output_uart_0         |    1 |
| core_dlmb_v10_0                 |    1 |
| core_dlmb_bram_if_cntlr_0       |    1 |
| core_clk_wiz_1_0                |    1 |
| core_clink_uart_0               |    1 |
| core_axis_dwidth_converter_0_0  |    1 |
| core_axis_clock_converter_4_0   |    1 |
| core_axis_clock_converter_3_0   |    1 |
| core_axis_clock_converter_2_0   |    1 |
| core_axis_clock_converter_1_0   |    1 |
| core_axis_clock_converter_0_0   |    1 |
| core_axi_usb_uart_0             |    1 |
| core_axi_timer_0_0              |    1 |
| core_axi_quad_spi_0_0           |    1 |
| core_axi_ndf_uart_0             |    1 |
| core_axi_lens_uart_0            |    1 |
| core_axi_gps_uart_0             |    1 |
| core_axi_gpio_0_0               |    1 |
| core_axi_dm_buffer_0            |    1 |
| core_axi_datamover_ddrcal_0     |    1 |
| core_auto_us_3                  |    1 |
| core_auto_us_2                  |    1 |
| core_auto_us_1                  |    1 |
| core_auto_us_0                  |    1 |
| core_auto_pc_2                  |    1 |
| core_auto_pc_1                  |    1 |
| core_auto_pc_0                  |    1 |
| core_auto_ds_9                  |    1 |
| core_auto_ds_8                  |    1 |
| core_auto_ds_7                  |    1 |
| core_auto_ds_6                  |    1 |
| core_auto_ds_5                  |    1 |
| core_auto_ds_4                  |    1 |
| core_auto_ds_3                  |    1 |
| core_auto_ds_2                  |    1 |
| core_auto_ds_13                 |    1 |
| core_auto_ds_12                 |    1 |
| core_auto_ds_11                 |    1 |
| core_auto_ds_10                 |    1 |
| core_auto_ds_1                  |    1 |
| core_auto_ds_0                  |    1 |
| core_auto_cc_2                  |    1 |
| core_auto_cc_1                  |    1 |
| core_auto_cc_0                  |    1 |
| core_FlashReset_0_0             |    1 |
| core_CAL_DDR_MIG_0              |    1 |
| calib_param_ram                 |    1 |
| buffer_table_ram                |    1 |
+---------------------------------+------+


