\hypertarget{group___i2_s___peripheral}{}\section{I2\+S}
\label{group___i2_s___peripheral}\index{I2\+S@{I2\+S}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___i2_s___register___accessor___macros}{I2\+S -\/ Register accessor macros}
\item 
\hyperlink{group___i2_s___register___masks}{I2\+S Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_i2_s___mem_map}{I2\+S\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i2_s___peripheral_ga2eac5d85244610150239927c71b2e147}{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___i2_s___peripheral_ga13144089ddabdfb4b30ae97b2ac9c859}{I2\+S\+\_\+\+Mem\+Map\+Ptr})0x4002\+F000u)
\item 
\#define \hyperlink{group___i2_s___peripheral_ga1a9b2077128eb723b292b14fea26b83f}{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___i2_s___peripheral_ga13144089ddabdfb4b30ae97b2ac9c859}{I2\+S\+\_\+\+Mem\+Map\+Ptr})0x400\+A\+F000u)
\item 
\#define \hyperlink{group___i2_s___peripheral_gad4496321b78d6de21d7434afb80480b5}{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___i2_s___peripheral_ga2eac5d85244610150239927c71b2e147}{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, \hyperlink{group___i2_s___peripheral_ga1a9b2077128eb723b292b14fea26b83f}{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_i2_s___mem_map}{I2\+S\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___i2_s___peripheral_ga13144089ddabdfb4b30ae97b2ac9c859}{I2\+S\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___i2_s___peripheral_ga2eac5d85244610150239927c71b2e147}{}\index{I2\+S@{I2\+S}!I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!I2\+S@{I2\+S}}
\subsubsection[{I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf I2\+S\+\_\+\+Mem\+Map\+Ptr})0x4002\+F000u)}\label{group___i2_s___peripheral_ga2eac5d85244610150239927c71b2e147}
Peripheral I2\+S0 base pointer \hypertarget{group___i2_s___peripheral_ga1a9b2077128eb723b292b14fea26b83f}{}\index{I2\+S@{I2\+S}!I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!I2\+S@{I2\+S}}
\subsubsection[{I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf I2\+S\+\_\+\+Mem\+Map\+Ptr})0x400\+A\+F000u)}\label{group___i2_s___peripheral_ga1a9b2077128eb723b292b14fea26b83f}
Peripheral I2\+S1 base pointer \hypertarget{group___i2_s___peripheral_gad4496321b78d6de21d7434afb80480b5}{}\index{I2\+S@{I2\+S}!I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!I2\+S@{I2\+S}}
\subsubsection[{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, {\bf I2\+S1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___i2_s___peripheral_gad4496321b78d6de21d7434afb80480b5}
Array initializer of I2\+S peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___i2_s___peripheral_ga13144089ddabdfb4b30ae97b2ac9c859}{}\index{I2\+S@{I2\+S}!I2\+S\+\_\+\+Mem\+Map\+Ptr@{I2\+S\+\_\+\+Mem\+Map\+Ptr}}
\index{I2\+S\+\_\+\+Mem\+Map\+Ptr@{I2\+S\+\_\+\+Mem\+Map\+Ptr}!I2\+S@{I2\+S}}
\subsubsection[{I2\+S\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf I2\+S\+\_\+\+Mem\+Map}$\ast$ {\bf I2\+S\+\_\+\+Mem\+Map\+Ptr}}\label{group___i2_s___peripheral_ga13144089ddabdfb4b30ae97b2ac9c859}
I2\+S -\/ Peripheral register structure 