ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 5.0
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** #ifdef CY_USE_CALLBACKS
  22:.\Generated_Source\PSoC5/cyPm.c ****     #include "CyAPICallbacks.h"
  23:.\Generated_Source\PSoC5/cyPm.c **** #endif  /* CY_USE_CALLBACKS */
  24:.\Generated_Source\PSoC5/cyPm.c **** 
  25:.\Generated_Source\PSoC5/cyPm.c **** 
  26:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  27:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  28:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  29:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  30:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  31:.\Generated_Source\PSoC5/cyPm.c **** 
  32:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** 
  35:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  36:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  37:.\Generated_Source\PSoC5/cyPm.c **** 
  38:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  39:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  43:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  44:.\Generated_Source\PSoC5/cyPm.c **** 
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  49:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  50:.\Generated_Source\PSoC5/cyPm.c **** 
  51:.\Generated_Source\PSoC5/cyPm.c **** 
  52:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  53:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  54:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  55:.\Generated_Source\PSoC5/cyPm.c **** *
  56:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  57:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  58:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  59:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  60:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *
  63:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  64:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  65:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  66:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  67:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  68:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  71:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  72:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  73:.\Generated_Source\PSoC5/cyPm.c **** *
  74:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  75:.\Generated_Source\PSoC5/cyPm.c **** *  None
  76:.\Generated_Source\PSoC5/cyPm.c **** *
  77:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  78:.\Generated_Source\PSoC5/cyPm.c **** *  None
  79:.\Generated_Source\PSoC5/cyPm.c **** *
  80:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  81:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  82:.\Generated_Source\PSoC5/cyPm.c **** *
  83:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  84:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  85:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 85 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  86:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  87:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 87 0
  57 0004 904B     		ldr	r3, .L27
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8E4B     		ldr	r3, .L27+4
  63 0012 1A70     		strb	r2, [r3]
  88:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 88 0
  65 0014 8E4B     		ldr	r3, .L27+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8C4B     		ldr	r3, .L27+4
  69 001c 5A70     		strb	r2, [r3, #1]
  89:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 89 0
  71 001e 8A4B     		ldr	r3, .L27
  72 0020 894A     		ldr	r2, .L27
  73 0022 1278     		ldrb	r2, [r2]
  74 0024 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 4


  75 0026 22F00F02 		bic	r2, r2, #15
  76 002a D2B2     		uxtb	r2, r2
  77 002c 1A70     		strb	r2, [r3]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  78              		.loc 1 90 0
  79 002e 884B     		ldr	r3, .L27+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 874B     		ldr	r3, .L27+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 93 0
  85 0038 864B     		ldr	r3, .L27+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 814B     		ldr	r3, .L27+4
  91 0046 5A71     		strb	r2, [r3, #5]
  94:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 94 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  97:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 97 0
  96 004e 824B     		ldr	r3, .L27+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7C4B     		ldr	r3, .L27+4
 102 005c DA70     		strb	r2, [r3, #3]
  98:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 98 0
 104 005e 7E4B     		ldr	r3, .L27+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 784B     		ldr	r3, .L27+4
 110 006c 1A71     		strb	r2, [r3, #4]
  99:.\Generated_Source\PSoC5/cyPm.c **** 
 100:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
 101:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 101 0
 112 006e 7A4B     		ldr	r3, .L27+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
 102:.\Generated_Source\PSoC5/cyPm.c ****     {
 103:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 5


 104:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 104 0
 119 007c 734B     		ldr	r3, .L27+4
 120 007e 0122     		movs	r2, #1
 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 105:.\Generated_Source\PSoC5/cyPm.c ****     }
 106:.\Generated_Source\PSoC5/cyPm.c ****     else
 107:.\Generated_Source\PSoC5/cyPm.c ****     {
 108:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 109:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 109 0
 125 0084 714B     		ldr	r3, .L27+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 110:.\Generated_Source\PSoC5/cyPm.c ****     }
 111:.\Generated_Source\PSoC5/cyPm.c **** 
 112:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 113:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 113 0
 130 008a 744B     		ldr	r3, .L27+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6D4B     		ldr	r3, .L27+4
 136 0098 9A70     		strb	r2, [r3, #2]
 114:.\Generated_Source\PSoC5/cyPm.c **** 
 115:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 116:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 116 0
 138 009a 6C4B     		ldr	r3, .L27+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 1CD1     		bne	.L4
 117:.\Generated_Source\PSoC5/cyPm.c ****     {
 118:.\Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 118 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 153 00ba 0BE0     		b	.L26
 154              	.L7:
 119:.\Generated_Source\PSoC5/cyPm.c ****         {
 120:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 121:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 155              		.loc 1 121 0
 156 00bc 0020     		movs	r0, #0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 6


 157 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 122:.\Generated_Source\PSoC5/cyPm.c ****             break;
 158              		.loc 1 122 0
 159 00c2 0BE0     		b	.L4
 160              	.L6:
 123:.\Generated_Source\PSoC5/cyPm.c **** 
 124:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 125:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 161              		.loc 1 125 0
 162 00c4 0220     		movs	r0, #2
 163 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 126:.\Generated_Source\PSoC5/cyPm.c ****             break;
 164              		.loc 1 126 0
 165 00ca 07E0     		b	.L4
 166              	.L8:
 127:.\Generated_Source\PSoC5/cyPm.c **** 
 128:.\Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 129:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 167              		.loc 1 129 0
 168 00cc 0320     		movs	r0, #3
 169 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 130:.\Generated_Source\PSoC5/cyPm.c ****             break;
 170              		.loc 1 130 0
 171 00d2 03E0     		b	.L4
 172              	.L26:
 131:.\Generated_Source\PSoC5/cyPm.c **** 
 132:.\Generated_Source\PSoC5/cyPm.c ****         default:
 133:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 173              		.loc 1 133 0
 174 00d4 0020     		movs	r0, #0
 175 00d6 FFF7FEFF 		bl	CyHalt
 134:.\Generated_Source\PSoC5/cyPm.c ****             break;
 176              		.loc 1 134 0
 177 00da 00BF     		nop
 178              	.L4:
 135:.\Generated_Source\PSoC5/cyPm.c ****         }
 136:.\Generated_Source\PSoC5/cyPm.c ****     }
 137:.\Generated_Source\PSoC5/cyPm.c **** 
 138:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 139:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 179              		.loc 1 139 0
 180 00dc 604B     		ldr	r3, .L27+24
 181 00de 1B78     		ldrb	r3, [r3]
 182 00e0 DBB2     		uxtb	r3, r3
 183 00e2 03F00103 		and	r3, r3, #1
 184 00e6 002B     		cmp	r3, #0
 185 00e8 05D0     		beq	.L9
 140:.\Generated_Source\PSoC5/cyPm.c ****     {
 141:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 142:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 186              		.loc 1 142 0
 187 00ea 584B     		ldr	r3, .L27+4
 188 00ec 0122     		movs	r2, #1
 189 00ee 9A73     		strb	r2, [r3, #14]
 143:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 190              		.loc 1 143 0
 191 00f0 FFF7FEFF 		bl	CyPLL_OUT_Stop
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 7


 192 00f4 02E0     		b	.L10
 193              	.L9:
 144:.\Generated_Source\PSoC5/cyPm.c ****     }
 145:.\Generated_Source\PSoC5/cyPm.c ****     else
 146:.\Generated_Source\PSoC5/cyPm.c ****     {
 147:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 148:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 194              		.loc 1 148 0
 195 00f6 554B     		ldr	r3, .L27+4
 196 00f8 0022     		movs	r2, #0
 197 00fa 9A73     		strb	r2, [r3, #14]
 198              	.L10:
 149:.\Generated_Source\PSoC5/cyPm.c ****     }
 150:.\Generated_Source\PSoC5/cyPm.c **** 
 151:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 152:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 199              		.loc 1 152 0
 200 00fc 0420     		movs	r0, #4
 201 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 153:.\Generated_Source\PSoC5/cyPm.c **** 
 154:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 155:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 202              		.loc 1 155 0
 203 0102 584B     		ldr	r3, .L27+28
 204 0104 1B78     		ldrb	r3, [r3]
 205 0106 DBB2     		uxtb	r3, r3
 206 0108 03F01003 		and	r3, r3, #16
 207 010c DBB2     		uxtb	r3, r3
 208 010e 002B     		cmp	r3, #0
 209 0110 03D0     		beq	.L11
 156:.\Generated_Source\PSoC5/cyPm.c ****     {
 157:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 158:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 210              		.loc 1 158 0
 211 0112 4E4B     		ldr	r3, .L27+4
 212 0114 0122     		movs	r2, #1
 213 0116 9A71     		strb	r2, [r3, #6]
 214 0118 08E0     		b	.L12
 215              	.L11:
 159:.\Generated_Source\PSoC5/cyPm.c ****     }
 160:.\Generated_Source\PSoC5/cyPm.c ****     else
 161:.\Generated_Source\PSoC5/cyPm.c ****     {
 162:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 163:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 216              		.loc 1 163 0
 217 011a 4C4B     		ldr	r3, .L27+4
 218 011c 0022     		movs	r2, #0
 219 011e 9A71     		strb	r2, [r3, #6]
 164:.\Generated_Source\PSoC5/cyPm.c **** 
 165:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 166:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 220              		.loc 1 166 0
 221 0120 0020     		movs	r0, #0
 222 0122 FFF7FEFF 		bl	CyIMO_Start
 167:.\Generated_Source\PSoC5/cyPm.c **** 
 168:.\Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 169:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 8


 223              		.loc 1 169 0
 224 0126 0620     		movs	r0, #6
 225 0128 FFF7FEFF 		bl	CyDelayUs
 226              	.L12:
 170:.\Generated_Source\PSoC5/cyPm.c ****     }
 171:.\Generated_Source\PSoC5/cyPm.c **** 
 172:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 173:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 227              		.loc 1 173 0
 228 012c 4A4B     		ldr	r3, .L27+16
 229 012e 1B78     		ldrb	r3, [r3]
 230 0130 DBB2     		uxtb	r3, r3
 231 0132 03F02003 		and	r3, r3, #32
 232 0136 002B     		cmp	r3, #0
 233 0138 10D0     		beq	.L13
 174:.\Generated_Source\PSoC5/cyPm.c ****     {
 175:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 177:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 177 0
 235 013a 4FF04023 		mov	r3, #1073758208
 236 013e 1B78     		ldrb	r3, [r3]
 237 0140 DBB2     		uxtb	r3, r3
 238 0142 03F04003 		and	r3, r3, #64
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 239              		.loc 1 176 0
 240 0146 002B     		cmp	r3, #0
 241 0148 01D1     		bne	.L14
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 242              		.loc 1 176 0 is_stmt 0 discriminator 1
 243 014a 0223     		movs	r3, #2
 244 014c 00E0     		b	.L15
 245              	.L14:
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 246              		.loc 1 176 0 discriminator 2
 247 014e 0123     		movs	r3, #1
 248              	.L15:
 176:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 249              		.loc 1 176 0 discriminator 1
 250 0150 3E4A     		ldr	r2, .L27+4
 251 0152 D371     		strb	r3, [r2, #7]
 178:.\Generated_Source\PSoC5/cyPm.c **** 
 179:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 180:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 252              		.loc 1 180 0 is_stmt 1 discriminator 1
 253 0154 0020     		movs	r0, #0
 254 0156 FFF7FEFF 		bl	CyIMO_SetSource
 255 015a 02E0     		b	.L16
 256              	.L13:
 181:.\Generated_Source\PSoC5/cyPm.c ****     }
 182:.\Generated_Source\PSoC5/cyPm.c ****     else
 183:.\Generated_Source\PSoC5/cyPm.c ****     {
 184:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 185:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 257              		.loc 1 185 0
 258 015c 3B4B     		ldr	r3, .L27+4
 259 015e 0022     		movs	r2, #0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 9


 260 0160 DA71     		strb	r2, [r3, #7]
 261              	.L16:
 186:.\Generated_Source\PSoC5/cyPm.c ****     }
 187:.\Generated_Source\PSoC5/cyPm.c **** 
 188:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 189:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 262              		.loc 1 189 0
 263 0162 4FF04023 		mov	r3, #1073758208
 264 0166 1B78     		ldrb	r3, [r3]
 265 0168 DBB2     		uxtb	r3, r3
 266 016a 03F03003 		and	r3, r3, #48
 267 016e DAB2     		uxtb	r2, r3
 268 0170 364B     		ldr	r3, .L27+4
 269 0172 1A72     		strb	r2, [r3, #8]
 190:.\Generated_Source\PSoC5/cyPm.c **** 
 191:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 192:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 270              		.loc 1 192 0
 271 0174 354B     		ldr	r3, .L27+4
 272 0176 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 273 0178 002B     		cmp	r3, #0
 274 017a 09D0     		beq	.L17
 193:.\Generated_Source\PSoC5/cyPm.c ****     {
 194:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 195:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 275              		.loc 1 195 0
 276 017c 4FF04023 		mov	r3, #1073758208
 277 0180 4FF04022 		mov	r2, #1073758208
 278 0184 1278     		ldrb	r2, [r2]
 279 0186 D2B2     		uxtb	r2, r2
 280 0188 22F03002 		bic	r2, r2, #48
 281 018c D2B2     		uxtb	r2, r2
 282 018e 1A70     		strb	r2, [r3]
 283              	.L17:
 196:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 197:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 198:.\Generated_Source\PSoC5/cyPm.c **** 
 199:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 200:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 284              		.loc 1 200 0
 285 0190 314B     		ldr	r3, .L27+16
 286 0192 1B78     		ldrb	r3, [r3]
 287 0194 DBB2     		uxtb	r3, r3
 288 0196 03F01003 		and	r3, r3, #16
 289 019a 002B     		cmp	r3, #0
 290 019c 01D0     		beq	.L18
 201:.\Generated_Source\PSoC5/cyPm.c ****     {
 202:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 291              		.loc 1 202 0
 292 019e FFF7FEFF 		bl	CyIMO_DisableDoubler
 293              	.L18:
 203:.\Generated_Source\PSoC5/cyPm.c ****     }
 204:.\Generated_Source\PSoC5/cyPm.c **** 
 205:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 206:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 294              		.loc 1 206 0
 295 01a2 314B     		ldr	r3, .L27+32
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 10


 296 01a4 1B78     		ldrb	r3, [r3]
 297 01a6 DAB2     		uxtb	r2, r3
 298 01a8 284B     		ldr	r3, .L27+4
 299 01aa 9A72     		strb	r2, [r3, #10]
 207:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 300              		.loc 1 207 0
 301 01ac 274B     		ldr	r3, .L27+4
 302 01ae 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 303 01b0 002B     		cmp	r3, #0
 304 01b2 02D0     		beq	.L19
 208:.\Generated_Source\PSoC5/cyPm.c ****     {
 209:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 305              		.loc 1 209 0
 306 01b4 0020     		movs	r0, #0
 307 01b6 FFF7FEFF 		bl	CyMasterClk_SetDivider
 308              	.L19:
 210:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 211:.\Generated_Source\PSoC5/cyPm.c **** 
 212:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 213:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 309              		.loc 1 213 0
 310 01ba 244B     		ldr	r3, .L27+4
 311 01bc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 312 01be 002B     		cmp	r3, #0
 313 01c0 02D0     		beq	.L20
 214:.\Generated_Source\PSoC5/cyPm.c ****     {
 215:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 314              		.loc 1 215 0
 315 01c2 0020     		movs	r0, #0
 316 01c4 FFF7FEFF 		bl	CyMasterClk_SetSource
 317              	.L20:
 216:.\Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 217:.\Generated_Source\PSoC5/cyPm.c **** 
 218:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 219:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 318              		.loc 1 219 0
 319 01c8 284B     		ldr	r3, .L27+36
 320 01ca 1B78     		ldrb	r3, [r3]
 321 01cc DBB2     		uxtb	r3, r3
 322 01ce 1B02     		lsls	r3, r3, #8
 323 01d0 9AB2     		uxth	r2, r3
 324 01d2 1E4B     		ldr	r3, .L27+4
 325 01d4 9A81     		strh	r2, [r3, #12]	@ movhi
 220:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 326              		.loc 1 220 0
 327 01d6 1D4B     		ldr	r3, .L27+4
 328 01d8 9A89     		ldrh	r2, [r3, #12]
 329 01da 254B     		ldr	r3, .L27+40
 330 01dc 1B78     		ldrb	r3, [r3]
 331 01de DBB2     		uxtb	r3, r3
 332 01e0 1343     		orrs	r3, r3, r2
 333 01e2 9AB2     		uxth	r2, r3
 334 01e4 194B     		ldr	r3, .L27+4
 335 01e6 9A81     		strh	r2, [r3, #12]	@ movhi
 221:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 336              		.loc 1 221 0
 337 01e8 184B     		ldr	r3, .L27+4
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 11


 338 01ea 9B89     		ldrh	r3, [r3, #12]
 339 01ec 002B     		cmp	r3, #0
 340 01ee 02D0     		beq	.L21
 222:.\Generated_Source\PSoC5/cyPm.c ****     {
 223:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 341              		.loc 1 223 0
 342 01f0 0020     		movs	r0, #0
 343 01f2 FFF7FEFF 		bl	CyBusClk_SetDivider
 344              	.L21:
 224:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 225:.\Generated_Source\PSoC5/cyPm.c **** 
 226:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 227:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 345              		.loc 1 227 0
 346 01f6 184B     		ldr	r3, .L27+16
 347 01f8 1B78     		ldrb	r3, [r3]
 348 01fa DBB2     		uxtb	r3, r3
 349 01fc 03F00703 		and	r3, r3, #7
 350 0200 1C4A     		ldr	r2, .L27+44
 351 0202 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 352 0204 1846     		mov	r0, r3
 353 0206 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 228:.\Generated_Source\PSoC5/cyPm.c **** 
 229:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 230:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 354              		.loc 1 230 0
 355 020a 1B4B     		ldr	r3, .L27+48
 356 020c 1B78     		ldrb	r3, [r3]
 357 020e DBB2     		uxtb	r3, r3
 358 0210 03F00103 		and	r3, r3, #1
 359 0214 002B     		cmp	r3, #0
 360 0216 05D0     		beq	.L22
 231:.\Generated_Source\PSoC5/cyPm.c ****     {
 232:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 233:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 361              		.loc 1 233 0
 362 0218 0C4B     		ldr	r3, .L27+4
 363 021a 0122     		movs	r2, #1
 364 021c DA73     		strb	r2, [r3, #15]
 234:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 365              		.loc 1 234 0
 366 021e FFF7FEFF 		bl	CyXTAL_Stop
 367 0222 02E0     		b	.L23
 368              	.L22:
 235:.\Generated_Source\PSoC5/cyPm.c ****     }
 236:.\Generated_Source\PSoC5/cyPm.c ****     else
 237:.\Generated_Source\PSoC5/cyPm.c ****     {
 238:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 239:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 369              		.loc 1 239 0
 370 0224 094B     		ldr	r3, .L27+4
 371 0226 0022     		movs	r2, #0
 372 0228 DA73     		strb	r2, [r3, #15]
 373              	.L23:
 240:.\Generated_Source\PSoC5/cyPm.c ****     }
 241:.\Generated_Source\PSoC5/cyPm.c **** 
 242:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 12


 243:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 244:.\Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 245:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 246:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 247:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 248:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 374              		.loc 1 248 0
 375 022a 144B     		ldr	r3, .L27+52
 376 022c 1B78     		ldrb	r3, [r3]
 377 022e DBB2     		uxtb	r3, r3
 378 0230 03F00403 		and	r3, r3, #4
 379 0234 002B     		cmp	r3, #0
 380 0236 03D0     		beq	.L24
 249:.\Generated_Source\PSoC5/cyPm.c ****     {
 250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 381              		.loc 1 250 0
 382 0238 044B     		ldr	r3, .L27+4
 383 023a 0122     		movs	r2, #1
 384 023c 1A74     		strb	r2, [r3, #16]
 385 023e 02E0     		b	.L1
 386              	.L24:
 251:.\Generated_Source\PSoC5/cyPm.c ****     }
 252:.\Generated_Source\PSoC5/cyPm.c ****     else
 253:.\Generated_Source\PSoC5/cyPm.c ****     {
 254:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 387              		.loc 1 254 0
 388 0240 024B     		ldr	r3, .L27+4
 389 0242 0022     		movs	r2, #0
 390 0244 1A74     		strb	r2, [r3, #16]
 391              	.L1:
 255:.\Generated_Source\PSoC5/cyPm.c ****     }
 256:.\Generated_Source\PSoC5/cyPm.c **** }
 392              		.loc 1 256 0
 393 0246 80BD     		pop	{r7, pc}
 394              	.L28:
 395              		.align	2
 396              	.L27:
 397 0248 A1430040 		.word	1073759137
 398 024c 30000000 		.word	cyPmClockBackup
 399 0250 A2430040 		.word	1073759138
 400 0254 00480040 		.word	1073760256
 401 0258 00420040 		.word	1073758720
 402 025c 05400040 		.word	1073758213
 403 0260 20420040 		.word	1073758752
 404 0264 A0430040 		.word	1073759136
 405 0268 04400040 		.word	1073758212
 406 026c 07400040 		.word	1073758215
 407 0270 06400040 		.word	1073758214
 408 0274 00000000 		.word	cyPmImoFreqReg2Mhz
 409 0278 10420040 		.word	1073758736
 410 027c 0B400040 		.word	1073758219
 411              		.cfi_endproc
 412              	.LFE0:
 413              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 414              		.section	.rodata
 415 0007 00       		.align	2
 416              	.LC0:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 13


 417 0008 02       		.byte	2
 418 0009 01       		.byte	1
 419 000a 03       		.byte	3
 420 000b 00       		.byte	0
 421 000c 04       		.byte	4
 422 000d 05       		.byte	5
 423 000e 06       		.byte	6
 424 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 425              		.align	2
 426              		.global	CyPmRestoreClocks
 427              		.thumb
 428              		.thumb_func
 429              		.type	CyPmRestoreClocks, %function
 430              	CyPmRestoreClocks:
 431              	.LFB1:
 257:.\Generated_Source\PSoC5/cyPm.c **** 
 258:.\Generated_Source\PSoC5/cyPm.c **** 
 259:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 260:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 261:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 262:.\Generated_Source\PSoC5/cyPm.c **** *
 263:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 264:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 265:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 266:.\Generated_Source\PSoC5/cyPm.c **** *
 267:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 268:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 269:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 270:.\Generated_Source\PSoC5/cyPm.c **** *
 271:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 272:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 273:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 274:.\Generated_Source\PSoC5/cyPm.c **** *
 275:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 276:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 277:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 278:.\Generated_Source\PSoC5/cyPm.c **** *
 279:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 280:.\Generated_Source\PSoC5/cyPm.c **** *  None
 281:.\Generated_Source\PSoC5/cyPm.c **** *
 282:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 283:.\Generated_Source\PSoC5/cyPm.c **** *  None
 284:.\Generated_Source\PSoC5/cyPm.c **** *
 285:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 286:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 287:.\Generated_Source\PSoC5/cyPm.c **** {
 432              		.loc 1 287 0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 24
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436 0000 80B5     		push	{r7, lr}
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 86B0     		sub	sp, sp, #24
 441              		.cfi_def_cfa_offset 32
 442 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 14


 443              		.cfi_def_cfa_register 7
 288:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 444              		.loc 1 288 0
 445 0006 1023     		movs	r3, #16
 446 0008 3B61     		str	r3, [r7, #16]
 289:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 290:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 291:.\Generated_Source\PSoC5/cyPm.c **** 
 292:.\Generated_Source\PSoC5/cyPm.c **** 
 293:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 294:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 447              		.loc 1 294 0
 448 000a 7D4A     		ldr	r2, .L55
 449 000c 3B1D     		adds	r3, r7, #4
 450 000e 1068     		ldr	r0, [r2]	@ unaligned
 451 0010 1860     		str	r0, [r3]	@ unaligned
 452 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 453 0014 9279     		ldrb	r2, [r2, #6]
 454 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 455 0018 9A71     		strb	r2, [r3, #6]
 295:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 296:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 297:.\Generated_Source\PSoC5/cyPm.c **** 
 298:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 299:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 456              		.loc 1 299 0
 457 001a 7A4B     		ldr	r3, .L55+4
 458 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 459 001e 012B     		cmp	r3, #1
 460 0020 17D1     		bne	.L30
 300:.\Generated_Source\PSoC5/cyPm.c ****     {
 301:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 302:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 303:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 461              		.loc 1 303 0
 462 0022 794B     		ldr	r3, .L55+8
 463 0024 1B78     		ldrb	r3, [r3]
 464 0026 DBB2     		uxtb	r3, r3
 465 0028 03F00703 		and	r3, r3, #7
 466 002c 774A     		ldr	r2, .L55+12
 467 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 302:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 468              		.loc 1 302 0
 469 0030 1A46     		mov	r2, r3
 470 0032 1346     		mov	r3, r2
 471 0034 9B00     		lsls	r3, r3, #2
 472 0036 1344     		add	r3, r3, r2
 473 0038 1A01     		lsls	r2, r3, #4
 474 003a D31A     		subs	r3, r2, r3
 475 003c 1846     		mov	r0, r3
 476 003e FFF7FEFF 		bl	CyDelayCycles
 304:.\Generated_Source\PSoC5/cyPm.c **** 
 305:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 477              		.loc 1 305 0
 478 0042 734B     		ldr	r3, .L55+16
 479 0044 724A     		ldr	r2, .L55+16
 480 0046 1278     		ldrb	r2, [r2]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 15


 481 0048 D2B2     		uxtb	r2, r2
 482 004a 42F00402 		orr	r2, r2, #4
 483 004e D2B2     		uxtb	r2, r2
 484 0050 1A70     		strb	r2, [r3]
 485              	.L30:
 306:.\Generated_Source\PSoC5/cyPm.c ****     }
 307:.\Generated_Source\PSoC5/cyPm.c **** 
 308:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 309:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 486              		.loc 1 309 0
 487 0052 6C4B     		ldr	r3, .L55+4
 488 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 489 0056 012B     		cmp	r3, #1
 490 0058 25D1     		bne	.L31
 310:.\Generated_Source\PSoC5/cyPm.c ****     {
 311:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 312:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 313:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 314:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 315:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 316:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 317:.\Generated_Source\PSoC5/cyPm.c **** 
 318:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 319:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 491              		.loc 1 319 0
 492 005a 0020     		movs	r0, #0
 493 005c FFF7FEFF 		bl	CyXTAL_Start
 320:.\Generated_Source\PSoC5/cyPm.c **** 
 321:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 322:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 494              		.loc 1 322 0
 495 0060 6C4B     		ldr	r3, .L55+20
 496 0062 1B78     		ldrb	r3, [r3]
 323:.\Generated_Source\PSoC5/cyPm.c **** 
 324:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 325:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 497              		.loc 1 325 0
 498 0064 0523     		movs	r3, #5
 499 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 500 0068 1AE0     		b	.L32
 501              	.L35:
 326:.\Generated_Source\PSoC5/cyPm.c ****         {
 327:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 328:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 502              		.loc 1 328 0
 503 006a 674B     		ldr	r3, .L55+8
 504 006c 1B78     		ldrb	r3, [r3]
 505 006e DBB2     		uxtb	r3, r3
 506 0070 03F00703 		and	r3, r3, #7
 507 0074 654A     		ldr	r2, .L55+12
 508 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 509 0078 C822     		movs	r2, #200
 510 007a 02FB03F3 		mul	r3, r2, r3
 511 007e 1846     		mov	r0, r3
 512 0080 FFF7FEFF 		bl	CyDelayCycles
 329:.\Generated_Source\PSoC5/cyPm.c **** 
 330:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 16


 331:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 513              		.loc 1 331 0
 514 0084 634B     		ldr	r3, .L55+20
 515 0086 1B78     		ldrb	r3, [r3]
 516 0088 DBB2     		uxtb	r3, r3
 517 008a DBB2     		uxtb	r3, r3
 518 008c 5BB2     		sxtb	r3, r3
 519 008e 002B     		cmp	r3, #0
 520 0090 03DB     		blt	.L33
 332:.\Generated_Source\PSoC5/cyPm.c ****             {
 333:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 521              		.loc 1 333 0
 522 0092 0023     		movs	r3, #0
 523 0094 3B61     		str	r3, [r7, #16]
 334:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 524              		.loc 1 334 0
 525 0096 00BF     		nop
 526 0098 05E0     		b	.L31
 527              	.L33:
 325:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 528              		.loc 1 325 0
 529 009a FB8A     		ldrh	r3, [r7, #22]
 530 009c 013B     		subs	r3, r3, #1
 531 009e FB82     		strh	r3, [r7, #22]	@ movhi
 532              	.L32:
 325:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 533              		.loc 1 325 0 is_stmt 0 discriminator 1
 534 00a0 FB8A     		ldrh	r3, [r7, #22]
 535 00a2 002B     		cmp	r3, #0
 536 00a4 E1D1     		bne	.L35
 537              	.L31:
 335:.\Generated_Source\PSoC5/cyPm.c ****             }
 336:.\Generated_Source\PSoC5/cyPm.c ****         }
 337:.\Generated_Source\PSoC5/cyPm.c **** 
 338:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 339:.\Generated_Source\PSoC5/cyPm.c ****         {
 340:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 341:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 342:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 343:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 344:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 345:.\Generated_Source\PSoC5/cyPm.c **** 
 346:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 347:.\Generated_Source\PSoC5/cyPm.c **** 
 348:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 349:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 350:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 351:.\Generated_Source\PSoC5/cyPm.c ****         }
 352:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 353:.\Generated_Source\PSoC5/cyPm.c **** 
 354:.\Generated_Source\PSoC5/cyPm.c **** 
 355:.\Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 356:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 538              		.loc 1 356 0 is_stmt 1
 539 00a6 3720     		movs	r0, #55
 540 00a8 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 357:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 17


 358:.\Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 359:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 541              		.loc 1 359 0
 542 00ac 554B     		ldr	r3, .L55+4
 543 00ae 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 544 00b0 022B     		cmp	r3, #2
 545 00b2 03D0     		beq	.L36
 360:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 546              		.loc 1 360 0 discriminator 1
 547 00b4 534B     		ldr	r3, .L55+4
 548 00b6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 359:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 549              		.loc 1 359 0 discriminator 1
 550 00b8 032B     		cmp	r3, #3
 551 00ba 10D1     		bne	.L37
 552              	.L36:
 361:.\Generated_Source\PSoC5/cyPm.c ****     {
 362:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 363:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 553              		.loc 1 363 0
 554 00bc 564B     		ldr	r3, .L55+24
 555 00be 1B78     		ldrb	r3, [r3]
 556 00c0 DAB2     		uxtb	r2, r3
 557 00c2 504B     		ldr	r3, .L55+4
 558 00c4 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 559 00c6 9A42     		cmp	r2, r3
 560 00c8 04D0     		beq	.L38
 364:.\Generated_Source\PSoC5/cyPm.c ****         {
 365:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 366:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 561              		.loc 1 366 0
 562 00ca 4E4B     		ldr	r3, .L55+4
 563 00cc 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 564 00ce 1846     		mov	r0, r3
 565 00d0 FFF7FEFF 		bl	CyMasterClk_SetDivider
 566              	.L38:
 367:.\Generated_Source\PSoC5/cyPm.c ****         }
 368:.\Generated_Source\PSoC5/cyPm.c **** 
 369:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 370:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 567              		.loc 1 370 0
 568 00d4 4B4B     		ldr	r3, .L55+4
 569 00d6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 570 00d8 1846     		mov	r0, r3
 571 00da FFF7FEFF 		bl	CyMasterClk_SetSource
 572              	.L37:
 371:.\Generated_Source\PSoC5/cyPm.c ****     }
 372:.\Generated_Source\PSoC5/cyPm.c **** 
 373:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 374:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 573              		.loc 1 374 0
 574 00de 494B     		ldr	r3, .L55+4
 575 00e0 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 576 00e2 03F04003 		and	r3, r3, #64
 577 00e6 002B     		cmp	r3, #0
 578 00e8 0CD0     		beq	.L39
 375:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 18


 579              		.loc 1 375 0 discriminator 1
 580 00ea 464B     		ldr	r3, .L55+4
 581 00ec DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 582 00ee 07F11802 		add	r2, r7, #24
 583 00f2 1344     		add	r3, r3, r2
 584 00f4 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 374:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 585              		.loc 1 374 0 discriminator 1
 586 00f8 032B     		cmp	r3, #3
 587 00fa 03D1     		bne	.L39
 376:.\Generated_Source\PSoC5/cyPm.c ****     {
 377:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 378:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 588              		.loc 1 378 0
 589 00fc 0820     		movs	r0, #8
 590 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 591 0102 20E0     		b	.L40
 592              	.L39:
 379:.\Generated_Source\PSoC5/cyPm.c ****     }
 380:.\Generated_Source\PSoC5/cyPm.c ****     else
 381:.\Generated_Source\PSoC5/cyPm.c ****     {
 382:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 383:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 593              		.loc 1 383 0
 594 0104 3F4B     		ldr	r3, .L55+4
 595 0106 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 596 0108 07F11802 		add	r2, r7, #24
 597 010c 1344     		add	r3, r3, r2
 598 010e 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 599 0112 1846     		mov	r0, r3
 600 0114 FFF7FEFF 		bl	CyIMO_SetFreq
 384:.\Generated_Source\PSoC5/cyPm.c **** 
 385:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 601              		.loc 1 385 0
 602 0118 3A4B     		ldr	r3, .L55+4
 603 011a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 604 011c 03F04003 		and	r3, r3, #64
 605 0120 002B     		cmp	r3, #0
 606 0122 08D0     		beq	.L41
 386:.\Generated_Source\PSoC5/cyPm.c ****         {
 387:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 607              		.loc 1 387 0
 608 0124 384B     		ldr	r3, .L55+8
 609 0126 384A     		ldr	r2, .L55+8
 610 0128 1278     		ldrb	r2, [r2]
 611 012a D2B2     		uxtb	r2, r2
 612 012c 42F04002 		orr	r2, r2, #64
 613 0130 D2B2     		uxtb	r2, r2
 614 0132 1A70     		strb	r2, [r3]
 615 0134 07E0     		b	.L40
 616              	.L41:
 388:.\Generated_Source\PSoC5/cyPm.c ****         }
 389:.\Generated_Source\PSoC5/cyPm.c ****         else
 390:.\Generated_Source\PSoC5/cyPm.c ****         {
 391:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 617              		.loc 1 391 0
 618 0136 344B     		ldr	r3, .L55+8
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 19


 619 0138 334A     		ldr	r2, .L55+8
 620 013a 1278     		ldrb	r2, [r2]
 621 013c D2B2     		uxtb	r2, r2
 622 013e 22F04002 		bic	r2, r2, #64
 623 0142 D2B2     		uxtb	r2, r2
 624 0144 1A70     		strb	r2, [r3]
 625              	.L40:
 392:.\Generated_Source\PSoC5/cyPm.c ****         }
 393:.\Generated_Source\PSoC5/cyPm.c ****     }
 394:.\Generated_Source\PSoC5/cyPm.c **** 
 395:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 396:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 626              		.loc 1 396 0
 627 0146 2F4B     		ldr	r3, .L55+4
 628 0148 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 629 014a 012B     		cmp	r3, #1
 630 014c 0AD1     		bne	.L42
 397:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 631              		.loc 1 397 0 discriminator 1
 632 014e 334B     		ldr	r3, .L55+28
 633 0150 1B78     		ldrb	r3, [r3]
 634 0152 DBB2     		uxtb	r3, r3
 635 0154 03F01003 		and	r3, r3, #16
 636 0158 DBB2     		uxtb	r3, r3
 396:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 637              		.loc 1 396 0 discriminator 1
 638 015a 002B     		cmp	r3, #0
 639 015c 02D1     		bne	.L42
 398:.\Generated_Source\PSoC5/cyPm.c ****     {
 399:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 400:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 640              		.loc 1 400 0
 641 015e 0020     		movs	r0, #0
 642 0160 FFF7FEFF 		bl	CyIMO_Start
 643              	.L42:
 401:.\Generated_Source\PSoC5/cyPm.c ****     }
 402:.\Generated_Source\PSoC5/cyPm.c **** 
 403:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 404:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 644              		.loc 1 404 0
 645 0164 274B     		ldr	r3, .L55+4
 646 0166 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 647 0168 1846     		mov	r0, r3
 648 016a FFF7FEFF 		bl	CyIMO_SetSource
 405:.\Generated_Source\PSoC5/cyPm.c **** 
 406:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 407:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 649              		.loc 1 407 0
 650 016e 254B     		ldr	r3, .L55+4
 651 0170 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 652 0172 012B     		cmp	r3, #1
 653 0174 01D1     		bne	.L43
 408:.\Generated_Source\PSoC5/cyPm.c ****     {
 409:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 654              		.loc 1 409 0
 655 0176 FFF7FEFF 		bl	CyIMO_EnableDoubler
 656              	.L43:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 20


 410:.\Generated_Source\PSoC5/cyPm.c ****     }
 411:.\Generated_Source\PSoC5/cyPm.c **** 
 412:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 413:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 657              		.loc 1 413 0
 658 017a 224B     		ldr	r3, .L55+4
 659 017c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 660 017e 1A46     		mov	r2, r3
 661 0180 4FF04023 		mov	r3, #1073758208
 662 0184 1B78     		ldrb	r3, [r3]
 663 0186 DBB2     		uxtb	r3, r3
 664 0188 03F03003 		and	r3, r3, #48
 665 018c 9A42     		cmp	r2, r3
 666 018e 10D0     		beq	.L44
 414:.\Generated_Source\PSoC5/cyPm.c ****     {
 415:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 667              		.loc 1 415 0
 668 0190 4FF04023 		mov	r3, #1073758208
 669 0194 4FF04022 		mov	r2, #1073758208
 670 0198 1278     		ldrb	r2, [r2]
 671 019a D2B2     		uxtb	r2, r2
 672 019c D2B2     		uxtb	r2, r2
 673 019e 22F03002 		bic	r2, r2, #48
 674 01a2 D1B2     		uxtb	r1, r2
 416:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 675              		.loc 1 416 0
 676 01a4 174A     		ldr	r2, .L55+4
 677 01a6 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 415:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 678              		.loc 1 415 0
 679 01a8 D2B2     		uxtb	r2, r2
 680 01aa 0A43     		orrs	r2, r2, r1
 681 01ac D2B2     		uxtb	r2, r2
 682 01ae D2B2     		uxtb	r2, r2
 683 01b0 1A70     		strb	r2, [r3]
 684              	.L44:
 417:.\Generated_Source\PSoC5/cyPm.c ****     }
 418:.\Generated_Source\PSoC5/cyPm.c **** 
 419:.\Generated_Source\PSoC5/cyPm.c **** 
 420:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 421:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 685              		.loc 1 421 0
 686 01b2 144B     		ldr	r3, .L55+4
 687 01b4 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 688 01b6 012B     		cmp	r3, #1
 689 01b8 3AD1     		bne	.L45
 422:.\Generated_Source\PSoC5/cyPm.c ****     {
 423:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 424:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 425:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 426:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 427:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 428:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 429:.\Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 690              		.loc 1 429 0
 691 01ba 1023     		movs	r3, #16
 692 01bc 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 21


 430:.\Generated_Source\PSoC5/cyPm.c **** 
 431:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 432:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 693              		.loc 1 432 0
 694 01be 0020     		movs	r0, #0
 695 01c0 FFF7FEFF 		bl	CyPLL_OUT_Start
 433:.\Generated_Source\PSoC5/cyPm.c **** 
 434:.\Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 435:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 696              		.loc 1 435 0
 697 01c4 5020     		movs	r0, #80
 698 01c6 FFF7FEFF 		bl	CyDelayUs
 436:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 699              		.loc 1 436 0
 700 01ca 154B     		ldr	r3, .L55+32
 701 01cc 1B78     		ldrb	r3, [r3]
 437:.\Generated_Source\PSoC5/cyPm.c **** 
 438:.\Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 439:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 702              		.loc 1 439 0
 703 01ce AB23     		movs	r3, #171
 704 01d0 FB82     		strh	r3, [r7, #22]	@ movhi
 705 01d2 2AE0     		b	.L46
 706              	.L49:
 440:.\Generated_Source\PSoC5/cyPm.c ****         {
 441:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 707              		.loc 1 441 0
 708 01d4 0120     		movs	r0, #1
 709 01d6 FFF7FEFF 		bl	CyDelayUs
 442:.\Generated_Source\PSoC5/cyPm.c **** 
 443:.\Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 444:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 710              		.loc 1 444 0
 711 01da 114B     		ldr	r3, .L55+32
 712 01dc 1B78     		ldrb	r3, [r3]
 713 01de DBB2     		uxtb	r3, r3
 714 01e0 03F00103 		and	r3, r3, #1
 715 01e4 002B     		cmp	r3, #0
 716 01e6 1DD0     		beq	.L47
 445:.\Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 717              		.loc 1 445 0 discriminator 1
 718 01e8 0D4B     		ldr	r3, .L55+32
 719 01ea 1B78     		ldrb	r3, [r3]
 720 01ec DBB2     		uxtb	r3, r3
 721 01ee 03F00103 		and	r3, r3, #1
 444:.\Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 722              		.loc 1 444 0 discriminator 1
 723 01f2 002B     		cmp	r3, #0
 724 01f4 16D0     		beq	.L47
 446:.\Generated_Source\PSoC5/cyPm.c ****             {
 447:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 725              		.loc 1 447 0
 726 01f6 0023     		movs	r3, #0
 727 01f8 3B61     		str	r3, [r7, #16]
 448:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 728              		.loc 1 448 0
 729 01fa 00BF     		nop
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 22


 730 01fc 18E0     		b	.L45
 731              	.L56:
 732 01fe 00BF     		.align	2
 733              	.L55:
 734 0200 08000000 		.word	.LC0
 735 0204 30000000 		.word	cyPmClockBackup
 736 0208 00420040 		.word	1073758720
 737 020c 00000000 		.word	cyPmImoFreqReg2Mhz
 738 0210 0B400040 		.word	1073758219
 739 0214 10420040 		.word	1073758736
 740 0218 04400040 		.word	1073758212
 741 021c A0430040 		.word	1073759136
 742 0220 25420040 		.word	1073758757
 743              	.L47:
 439:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 744              		.loc 1 439 0
 745 0224 FB8A     		ldrh	r3, [r7, #22]
 746 0226 013B     		subs	r3, r3, #1
 747 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 748              	.L46:
 439:.\Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 749              		.loc 1 439 0 is_stmt 0 discriminator 1
 750 022a FB8A     		ldrh	r3, [r7, #22]
 751 022c 002B     		cmp	r3, #0
 752 022e D1D1     		bne	.L49
 753              	.L45:
 449:.\Generated_Source\PSoC5/cyPm.c ****             }
 450:.\Generated_Source\PSoC5/cyPm.c ****         }
 451:.\Generated_Source\PSoC5/cyPm.c **** 
 452:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 453:.\Generated_Source\PSoC5/cyPm.c ****         {
 454:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 455:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 456:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 457:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 458:.\Generated_Source\PSoC5/cyPm.c **** 
 459:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 460:.\Generated_Source\PSoC5/cyPm.c **** 
 461:.\Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 462:.\Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 463:.\Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 464:.\Generated_Source\PSoC5/cyPm.c ****         }
 465:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 466:.\Generated_Source\PSoC5/cyPm.c **** 
 467:.\Generated_Source\PSoC5/cyPm.c **** 
 468:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 469:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 754              		.loc 1 469 0 is_stmt 1
 755 0230 2B4B     		ldr	r3, .L57
 756 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 757 0234 002B     		cmp	r3, #0
 758 0236 03D0     		beq	.L50
 470:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 759              		.loc 1 470 0 discriminator 1
 760 0238 294B     		ldr	r3, .L57
 761 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 469:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 23


 762              		.loc 1 469 0 discriminator 1
 763 023c 012B     		cmp	r3, #1
 764 023e 10D1     		bne	.L51
 765              	.L50:
 471:.\Generated_Source\PSoC5/cyPm.c ****     {
 472:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 473:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 766              		.loc 1 473 0
 767 0240 284B     		ldr	r3, .L57+4
 768 0242 1B78     		ldrb	r3, [r3]
 769 0244 DAB2     		uxtb	r2, r3
 770 0246 264B     		ldr	r3, .L57
 771 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 772 024a 9A42     		cmp	r2, r3
 773 024c 04D0     		beq	.L52
 474:.\Generated_Source\PSoC5/cyPm.c ****         {
 475:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 774              		.loc 1 475 0
 775 024e 244B     		ldr	r3, .L57
 776 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 777 0252 1846     		mov	r0, r3
 778 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 779              	.L52:
 476:.\Generated_Source\PSoC5/cyPm.c ****         }
 477:.\Generated_Source\PSoC5/cyPm.c **** 
 478:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 479:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 780              		.loc 1 479 0
 781 0258 214B     		ldr	r3, .L57
 782 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 783 025c 1846     		mov	r0, r3
 784 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 785              	.L51:
 480:.\Generated_Source\PSoC5/cyPm.c ****     }
 481:.\Generated_Source\PSoC5/cyPm.c **** 
 482:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 483:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 786              		.loc 1 483 0
 787 0262 1F4B     		ldr	r3, .L57
 788 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 789 0266 002B     		cmp	r3, #0
 790 0268 09D1     		bne	.L53
 484:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 791              		.loc 1 484 0 discriminator 1
 792 026a 1F4B     		ldr	r3, .L57+8
 793 026c 1B78     		ldrb	r3, [r3]
 794 026e DBB2     		uxtb	r3, r3
 795 0270 03F01003 		and	r3, r3, #16
 796 0274 DBB2     		uxtb	r3, r3
 483:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 797              		.loc 1 483 0 discriminator 1
 798 0276 002B     		cmp	r3, #0
 799 0278 01D0     		beq	.L53
 485:.\Generated_Source\PSoC5/cyPm.c ****     {
 486:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 800              		.loc 1 486 0
 801 027a FFF7FEFF 		bl	CyIMO_Stop
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 24


 802              	.L53:
 487:.\Generated_Source\PSoC5/cyPm.c ****     }
 488:.\Generated_Source\PSoC5/cyPm.c **** 
 489:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 490:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 803              		.loc 1 490 0
 804 027e 1B4B     		ldr	r3, .L57+12
 805 0280 1B78     		ldrb	r3, [r3]
 806 0282 DBB2     		uxtb	r3, r3
 807 0284 1B02     		lsls	r3, r3, #8
 808 0286 FB81     		strh	r3, [r7, #14]	@ movhi
 491:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 809              		.loc 1 491 0
 810 0288 194B     		ldr	r3, .L57+16
 811 028a 1B78     		ldrb	r3, [r3]
 812 028c DBB2     		uxtb	r3, r3
 813 028e 1A46     		mov	r2, r3
 814 0290 FB89     		ldrh	r3, [r7, #14]	@ movhi
 815 0292 1343     		orrs	r3, r3, r2
 816 0294 FB81     		strh	r3, [r7, #14]	@ movhi
 492:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 817              		.loc 1 492 0
 818 0296 124B     		ldr	r3, .L57
 819 0298 9B89     		ldrh	r3, [r3, #12]
 820 029a FA89     		ldrh	r2, [r7, #14]
 821 029c 9A42     		cmp	r2, r3
 822 029e 04D0     		beq	.L54
 493:.\Generated_Source\PSoC5/cyPm.c ****     {
 494:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 823              		.loc 1 494 0
 824 02a0 0F4B     		ldr	r3, .L57
 825 02a2 9B89     		ldrh	r3, [r3, #12]
 826 02a4 1846     		mov	r0, r3
 827 02a6 FFF7FEFF 		bl	CyBusClk_SetDivider
 828              	.L54:
 495:.\Generated_Source\PSoC5/cyPm.c ****     }
 496:.\Generated_Source\PSoC5/cyPm.c **** 
 497:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 829              		.loc 1 498 0
 830 02aa 124B     		ldr	r3, .L57+20
 831 02ac 114A     		ldr	r2, .L57+20
 832 02ae 1278     		ldrb	r2, [r2]
 833 02b0 D2B2     		uxtb	r2, r2
 834 02b2 D2B2     		uxtb	r2, r2
 835 02b4 02F03F02 		and	r2, r2, #63
 836 02b8 D1B2     		uxtb	r1, r2
 499:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 837              		.loc 1 499 0
 838 02ba 094A     		ldr	r2, .L57
 839 02bc 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 840              		.loc 1 498 0
 841 02be D2B2     		uxtb	r2, r2
 842 02c0 0A43     		orrs	r2, r2, r1
 843 02c2 D2B2     		uxtb	r2, r2
 844 02c4 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 25


 845 02c6 1A70     		strb	r2, [r3]
 500:.\Generated_Source\PSoC5/cyPm.c **** 
 501:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 502:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 846              		.loc 1 502 0
 847 02c8 0B4B     		ldr	r3, .L57+24
 848 02ca 054A     		ldr	r2, .L57
 849 02cc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 850 02ce 1A70     		strb	r2, [r3]
 503:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 851              		.loc 1 503 0
 852 02d0 0A4B     		ldr	r3, .L57+28
 853 02d2 034A     		ldr	r2, .L57
 854 02d4 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 855 02d6 1A70     		strb	r2, [r3]
 504:.\Generated_Source\PSoC5/cyPm.c **** }
 856              		.loc 1 504 0
 857 02d8 1837     		adds	r7, r7, #24
 858 02da BD46     		mov	sp, r7
 859              		@ sp needed
 860 02dc 80BD     		pop	{r7, pc}
 861              	.L58:
 862 02de 00BF     		.align	2
 863              	.L57:
 864 02e0 30000000 		.word	cyPmClockBackup
 865 02e4 04400040 		.word	1073758212
 866 02e8 A0430040 		.word	1073759136
 867 02ec 07400040 		.word	1073758215
 868 02f0 06400040 		.word	1073758214
 869 02f4 00480040 		.word	1073760256
 870 02f8 A1430040 		.word	1073759137
 871 02fc A2430040 		.word	1073759138
 872              		.cfi_endproc
 873              	.LFE1:
 874              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 875              		.section	.text.CyPmAltAct,"ax",%progbits
 876              		.align	2
 877              		.global	CyPmAltAct
 878              		.thumb
 879              		.thumb_func
 880              		.type	CyPmAltAct, %function
 881              	CyPmAltAct:
 882              	.LFB2:
 505:.\Generated_Source\PSoC5/cyPm.c **** 
 506:.\Generated_Source\PSoC5/cyPm.c **** 
 507:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 508:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 509:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 513:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 514:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 515:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 516:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 517:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 518:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 26


 519:.\Generated_Source\PSoC5/cyPm.c **** *
 520:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 521:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 522:.\Generated_Source\PSoC5/cyPm.c **** *
 523:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 524:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 525:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 526:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 527:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 528:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 529:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 530:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 533:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 534:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 535:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 536:.\Generated_Source\PSoC5/cyPm.c **** *
 537:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 538:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 539:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 540:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 541:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 542:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 543:.\Generated_Source\PSoC5/cyPm.c **** *
 544:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 545:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 546:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 547:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 548:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 549:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 550:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 551:.\Generated_Source\PSoC5/cyPm.c **** *
 552:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 553:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 554:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 555:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 556:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 557:.\Generated_Source\PSoC5/cyPm.c **** *
 558:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 559:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 560:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 561:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 562:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 563:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 564:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 565:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 566:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 567:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 568:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 569:.\Generated_Source\PSoC5/cyPm.c **** *
 570:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 571:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 572:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 573:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 574:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 575:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 27


 576:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 577:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 578:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 579:.\Generated_Source\PSoC5/cyPm.c **** *
 580:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 581:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 582:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 583:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 584:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 585:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 586:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 587:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 588:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 589:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 590:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 591:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 592:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 593:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 594:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 595:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 596:.\Generated_Source\PSoC5/cyPm.c **** *
 597:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 598:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 599:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 600:.\Generated_Source\PSoC5/cyPm.c **** *
 601:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 602:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 603:.\Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 604:.\Generated_Source\PSoC5/cyPm.c **** *
 605:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 606:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 607:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 608:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 609:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 610:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 611:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 612:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 613:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 614:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 615:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 616:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 617:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 618:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 619:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 620:.\Generated_Source\PSoC5/cyPm.c **** *
 621:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 622:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 623:.\Generated_Source\PSoC5/cyPm.c **** *
 624:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 625:.\Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 626:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 627:.\Generated_Source\PSoC5/cyPm.c **** *  MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 628:.\Generated_Source\PSoC5/cyPm.c **** *
 629:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 630:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 631:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 632:.\Generated_Source\PSoC5/cyPm.c **** *  information.
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 28


 633:.\Generated_Source\PSoC5/cyPm.c **** *
 634:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 635:.\Generated_Source\PSoC5/cyPm.c **** *  None
 636:.\Generated_Source\PSoC5/cyPm.c **** *
 637:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 638:.\Generated_Source\PSoC5/cyPm.c **** *  No
 639:.\Generated_Source\PSoC5/cyPm.c **** *
 640:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 641:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 642:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 643:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 644:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 645:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 646:.\Generated_Source\PSoC5/cyPm.c **** *
 647:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 648:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 649:.\Generated_Source\PSoC5/cyPm.c **** {
 883              		.loc 1 649 0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 8
 886              		@ frame_needed = 1, uses_anonymous_args = 0
 887 0000 80B5     		push	{r7, lr}
 888              		.cfi_def_cfa_offset 8
 889              		.cfi_offset 7, -8
 890              		.cfi_offset 14, -4
 891 0002 82B0     		sub	sp, sp, #8
 892              		.cfi_def_cfa_offset 16
 893 0004 00AF     		add	r7, sp, #0
 894              		.cfi_def_cfa_register 7
 895 0006 0246     		mov	r2, r0
 896 0008 0B46     		mov	r3, r1
 897 000a FA80     		strh	r2, [r7, #6]	@ movhi
 898 000c BB80     		strh	r3, [r7, #4]	@ movhi
 650:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 651:.\Generated_Source\PSoC5/cyPm.c **** 
 652:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 653:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 899              		.loc 1 653 0
 900 000e FB88     		ldrh	r3, [r7, #6]
 901 0010 002B     		cmp	r3, #0
 902 0012 02D0     		beq	.L61
 903              		.loc 1 653 0 is_stmt 0 discriminator 1
 904 0014 0020     		movs	r0, #0
 905 0016 FFF7FEFF 		bl	CyHalt
 906              	.L61:
 654:.\Generated_Source\PSoC5/cyPm.c **** 
 655:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 656:.\Generated_Source\PSoC5/cyPm.c ****         {
 657:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 658:.\Generated_Source\PSoC5/cyPm.c ****         }
 659:.\Generated_Source\PSoC5/cyPm.c **** 
 660:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c **** 
 663:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 664:.\Generated_Source\PSoC5/cyPm.c **** 
 665:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 29


 666:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 667:.\Generated_Source\PSoC5/cyPm.c ****         {
 668:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 669:.\Generated_Source\PSoC5/cyPm.c **** 
 670:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 671:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 672:.\Generated_Source\PSoC5/cyPm.c ****         }
 673:.\Generated_Source\PSoC5/cyPm.c **** 
 674:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 675:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 676:.\Generated_Source\PSoC5/cyPm.c ****         {
 677:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 678:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 679:.\Generated_Source\PSoC5/cyPm.c **** 
 680:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 681:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 682:.\Generated_Source\PSoC5/cyPm.c ****         }
 683:.\Generated_Source\PSoC5/cyPm.c **** 
 684:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 685:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 686:.\Generated_Source\PSoC5/cyPm.c ****         {
 687:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 688:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 689:.\Generated_Source\PSoC5/cyPm.c **** 
 690:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 691:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 692:.\Generated_Source\PSoC5/cyPm.c ****         }
 693:.\Generated_Source\PSoC5/cyPm.c **** 
 694:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 695:.\Generated_Source\PSoC5/cyPm.c **** 
 696:.\Generated_Source\PSoC5/cyPm.c **** 
 697:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 698:.\Generated_Source\PSoC5/cyPm.c **** 
 699:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 700:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 907              		.loc 1 700 0 is_stmt 1
 908 001a 224B     		ldr	r3, .L62
 909 001c 1B78     		ldrb	r3, [r3]
 910 001e DAB2     		uxtb	r2, r3
 911 0020 214B     		ldr	r3, .L62+4
 912 0022 1A71     		strb	r2, [r3, #4]
 701:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 913              		.loc 1 701 0
 914 0024 1F4B     		ldr	r3, .L62
 915 0026 BA88     		ldrh	r2, [r7, #4]
 916 0028 1209     		lsrs	r2, r2, #4
 917 002a 92B2     		uxth	r2, r2
 918 002c D2B2     		uxtb	r2, r2
 919 002e 1A70     		strb	r2, [r3]
 702:.\Generated_Source\PSoC5/cyPm.c **** 
 703:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 704:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 920              		.loc 1 704 0
 921 0030 1E4B     		ldr	r3, .L62+8
 922 0032 1B78     		ldrb	r3, [r3]
 923 0034 DAB2     		uxtb	r2, r3
 924 0036 1C4B     		ldr	r3, .L62+4
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 30


 925 0038 5A71     		strb	r2, [r3, #5]
 705:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 926              		.loc 1 705 0
 927 003a 1C4B     		ldr	r3, .L62+8
 928 003c BA88     		ldrh	r2, [r7, #4]	@ movhi
 929 003e D2B2     		uxtb	r2, r2
 930 0040 02F00F02 		and	r2, r2, #15
 931 0044 D2B2     		uxtb	r2, r2
 932 0046 1A70     		strb	r2, [r3]
 706:.\Generated_Source\PSoC5/cyPm.c **** 
 707:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 708:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 933              		.loc 1 708 0
 934 0048 194B     		ldr	r3, .L62+12
 935 004a 1B78     		ldrb	r3, [r3]
 936 004c DAB2     		uxtb	r2, r3
 937 004e 164B     		ldr	r3, .L62+4
 938 0050 9A71     		strb	r2, [r3, #6]
 709:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 939              		.loc 1 709 0
 940 0052 174B     		ldr	r3, .L62+12
 941 0054 BA88     		ldrh	r2, [r7, #4]
 942 0056 120B     		lsrs	r2, r2, #12
 943 0058 92B2     		uxth	r2, r2
 944 005a D2B2     		uxtb	r2, r2
 945 005c 02F00102 		and	r2, r2, #1
 946 0060 D2B2     		uxtb	r2, r2
 947 0062 1A70     		strb	r2, [r3]
 710:.\Generated_Source\PSoC5/cyPm.c **** 
 711:.\Generated_Source\PSoC5/cyPm.c **** 
 712:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 713:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 948              		.loc 1 713 0
 949 0064 134B     		ldr	r3, .L62+16
 950 0066 134A     		ldr	r2, .L62+16
 951 0068 1278     		ldrb	r2, [r2]
 952 006a D2B2     		uxtb	r2, r2
 953 006c 22F00702 		bic	r2, r2, #7
 954 0070 D2B2     		uxtb	r2, r2
 955 0072 42F00102 		orr	r2, r2, #1
 956 0076 D2B2     		uxtb	r2, r2
 957 0078 1A70     		strb	r2, [r3]
 714:.\Generated_Source\PSoC5/cyPm.c **** 
 715:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 716:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 958              		.loc 1 716 0
 959 007a 0E4B     		ldr	r3, .L62+16
 960 007c 1B78     		ldrb	r3, [r3]
 717:.\Generated_Source\PSoC5/cyPm.c **** 
 718:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 719:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 961              		.loc 1 719 0
 962              	@ 719 ".\Generated_Source\PSoC5\cyPm.c" 1
 963 007e 00BF     		NOP
 964              	
 965              	@ 0 "" 2
 720:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 31


 966              		.loc 1 720 0
 967              	@ 720 ".\Generated_Source\PSoC5\cyPm.c" 1
 968 0080 00BF     		NOP
 969              	
 970              	@ 0 "" 2
 721:.\Generated_Source\PSoC5/cyPm.c **** 
 722:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 723:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 971              		.loc 1 723 0
 972              	@ 723 ".\Generated_Source\PSoC5\cyPm.c" 1
 973 0082 30BF     		WFI 
 974              	
 975              	@ 0 "" 2
 724:.\Generated_Source\PSoC5/cyPm.c **** 
 725:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 726:.\Generated_Source\PSoC5/cyPm.c **** 
 727:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 728:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 976              		.loc 1 728 0
 977              		.thumb
 978 0084 074B     		ldr	r3, .L62
 979 0086 084A     		ldr	r2, .L62+4
 980 0088 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 981 008a 1A70     		strb	r2, [r3]
 729:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 982              		.loc 1 729 0
 983 008c 074B     		ldr	r3, .L62+8
 984 008e 064A     		ldr	r2, .L62+4
 985 0090 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 986 0092 1A70     		strb	r2, [r3]
 730:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 987              		.loc 1 730 0
 988 0094 064B     		ldr	r3, .L62+12
 989 0096 044A     		ldr	r2, .L62+4
 990 0098 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 991 009a 1A70     		strb	r2, [r3]
 731:.\Generated_Source\PSoC5/cyPm.c **** }
 992              		.loc 1 731 0
 993 009c 0837     		adds	r7, r7, #8
 994 009e BD46     		mov	sp, r7
 995              		@ sp needed
 996 00a0 80BD     		pop	{r7, pc}
 997              	.L63:
 998 00a2 00BF     		.align	2
 999              	.L62:
 1000 00a4 98430040 		.word	1073759128
 1001 00a8 00000000 		.word	cyPmBackup
 1002 00ac 99430040 		.word	1073759129
 1003 00b0 9A430040 		.word	1073759130
 1004 00b4 93430040 		.word	1073759123
 1005              		.cfi_endproc
 1006              	.LFE2:
 1007              		.size	CyPmAltAct, .-CyPmAltAct
 1008              		.section	.text.CyPmSleep,"ax",%progbits
 1009              		.align	2
 1010              		.global	CyPmSleep
 1011              		.thumb
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 32


 1012              		.thumb_func
 1013              		.type	CyPmSleep, %function
 1014              	CyPmSleep:
 1015              	.LFB3:
 732:.\Generated_Source\PSoC5/cyPm.c **** 
 733:.\Generated_Source\PSoC5/cyPm.c **** 
 734:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 735:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 736:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 737:.\Generated_Source\PSoC5/cyPm.c **** *
 738:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 739:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 740:.\Generated_Source\PSoC5/cyPm.c **** *
 741:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 742:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 743:.\Generated_Source\PSoC5/cyPm.c **** *
 744:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 745:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 746:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 747:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 748:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 749:.\Generated_Source\PSoC5/cyPm.c **** *
 750:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 751:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 752:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 753:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 754:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 755:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 756:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 757:.\Generated_Source\PSoC5/cyPm.c **** *
 758:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 759:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 760:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 761:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 762:.\Generated_Source\PSoC5/cyPm.c **** *
 763:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 764:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 765:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 766:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 767:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 768:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 769:.\Generated_Source\PSoC5/cyPm.c **** *
 770:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 771:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 772:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 773:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 774:.\Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 775:.\Generated_Source\PSoC5/cyPm.c **** *
 776:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 777:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 778:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 779:.\Generated_Source\PSoC5/cyPm.c **** *
 780:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 781:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 782:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 783:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 784:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 33


 785:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 786:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 787:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 788:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 789:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 790:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 791:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 792:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 793:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 794:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 795:.\Generated_Source\PSoC5/cyPm.c **** *
 796:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 797:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 798:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 799:.\Generated_Source\PSoC5/cyPm.c **** *
 800:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 801:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 802:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 803:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 804:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 805:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 806:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 807:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 808:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 809:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 810:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 811:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 812:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 813:.\Generated_Source\PSoC5/cyPm.c **** *
 814:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 815:.\Generated_Source\PSoC5/cyPm.c **** *
 816:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 817:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 818:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 819:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 820:.\Generated_Source\PSoC5/cyPm.c **** *
 821:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 822:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 823:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 824:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 825:.\Generated_Source\PSoC5/cyPm.c **** *
 826:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 827:.\Generated_Source\PSoC5/cyPm.c **** *  None
 828:.\Generated_Source\PSoC5/cyPm.c **** *
 829:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 830:.\Generated_Source\PSoC5/cyPm.c **** *  No
 831:.\Generated_Source\PSoC5/cyPm.c **** *
 832:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 833:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 834:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 835:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 836:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 837:.\Generated_Source\PSoC5/cyPm.c **** *
 838:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 839:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 840:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 841:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 34


 842:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 843:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 844:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 845:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 846:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 847:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 848:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 849:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 850:.\Generated_Source\PSoC5/cyPm.c **** *
 851:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 852:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 853:.\Generated_Source\PSoC5/cyPm.c **** {
 1016              		.loc 1 853 0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 16
 1019              		@ frame_needed = 1, uses_anonymous_args = 0
 1020 0000 80B5     		push	{r7, lr}
 1021              		.cfi_def_cfa_offset 8
 1022              		.cfi_offset 7, -8
 1023              		.cfi_offset 14, -4
 1024 0002 84B0     		sub	sp, sp, #16
 1025              		.cfi_def_cfa_offset 24
 1026 0004 00AF     		add	r7, sp, #0
 1027              		.cfi_def_cfa_register 7
 1028 0006 0246     		mov	r2, r0
 1029 0008 0B46     		mov	r3, r1
 1030 000a FA71     		strb	r2, [r7, #7]
 1031 000c BB80     		strh	r3, [r7, #4]	@ movhi
 854:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 855:.\Generated_Source\PSoC5/cyPm.c **** 
 856:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 857:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1032              		.loc 1 857 0
 1033 000e FFF7FEFF 		bl	CyEnterCriticalSection
 1034 0012 0346     		mov	r3, r0
 1035 0014 FB73     		strb	r3, [r7, #15]
 858:.\Generated_Source\PSoC5/cyPm.c **** 
 859:.\Generated_Source\PSoC5/cyPm.c **** 
 860:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 861:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 862:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 863:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 864:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 865:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 866:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1036              		.loc 1 866 0
 1037 0016 4E4B     		ldr	r3, .L74
 1038 0018 1B78     		ldrb	r3, [r3]
 1039 001a DBB2     		uxtb	r3, r3
 1040 001c 03F00803 		and	r3, r3, #8
 1041 0020 002B     		cmp	r3, #0
 1042 0022 0BD1     		bne	.L65
 867:.\Generated_Source\PSoC5/cyPm.c ****     {
 868:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 869:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1043              		.loc 1 869 0
 1044 0024 4B4B     		ldr	r3, .L74+4
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 35


 1045 0026 4B4A     		ldr	r2, .L74+4
 1046 0028 1278     		ldrb	r2, [r2]
 1047 002a D2B2     		uxtb	r2, r2
 1048 002c 02F01F02 		and	r2, r2, #31
 1049 0030 D2B2     		uxtb	r2, r2
 1050 0032 1A70     		strb	r2, [r3]
 870:.\Generated_Source\PSoC5/cyPm.c ****     }
 871:.\Generated_Source\PSoC5/cyPm.c ****     else
 872:.\Generated_Source\PSoC5/cyPm.c ****     {
 873:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 874:.\Generated_Source\PSoC5/cyPm.c **** 
 875:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 876:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 877:.\Generated_Source\PSoC5/cyPm.c **** 
 878:.\Generated_Source\PSoC5/cyPm.c ****         return;
 879:.\Generated_Source\PSoC5/cyPm.c ****     }
 880:.\Generated_Source\PSoC5/cyPm.c **** 
 881:.\Generated_Source\PSoC5/cyPm.c **** 
 882:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 883:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 884:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 885:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 886:.\Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 887:.\Generated_Source\PSoC5/cyPm.c ****     *
 888:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 889:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 890:.\Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 891:.\Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 892:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 893:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 894:.\Generated_Source\PSoC5/cyPm.c **** 
 895:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 896:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 897:.\Generated_Source\PSoC5/cyPm.c ****         {
 898:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 899:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 900:.\Generated_Source\PSoC5/cyPm.c ****         }
 901:.\Generated_Source\PSoC5/cyPm.c **** 
 902:.\Generated_Source\PSoC5/cyPm.c **** 
 903:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 904:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 905:.\Generated_Source\PSoC5/cyPm.c ****         {
 906:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 907:.\Generated_Source\PSoC5/cyPm.c ****             {
 908:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 909:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 910:.\Generated_Source\PSoC5/cyPm.c ****             }
 911:.\Generated_Source\PSoC5/cyPm.c ****             else
 912:.\Generated_Source\PSoC5/cyPm.c ****             {
 913:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 914:.\Generated_Source\PSoC5/cyPm.c ****                 {
 915:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 916:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 917:.\Generated_Source\PSoC5/cyPm.c ****                 }
 918:.\Generated_Source\PSoC5/cyPm.c ****                 else
 919:.\Generated_Source\PSoC5/cyPm.c ****                 {
 920:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 36


 921:.\Generated_Source\PSoC5/cyPm.c ****                 }
 922:.\Generated_Source\PSoC5/cyPm.c ****             }
 923:.\Generated_Source\PSoC5/cyPm.c ****         }
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 926:.\Generated_Source\PSoC5/cyPm.c **** 
 927:.\Generated_Source\PSoC5/cyPm.c **** 
 928:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 929:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 930:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 931:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 932:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 933:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 934:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 935:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 936:.\Generated_Source\PSoC5/cyPm.c **** 
 937:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 938:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 1051              		.loc 1 938 0
 1052 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1053 0036 002B     		cmp	r3, #0
 1054 0038 08D0     		beq	.L72
 1055 003a 04E0     		b	.L73
 1056              	.L65:
 876:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 1057              		.loc 1 876 0
 1058 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1059 003e 1846     		mov	r0, r3
 1060 0040 FFF7FEFF 		bl	CyExitCriticalSection
 878:.\Generated_Source\PSoC5/cyPm.c ****         return;
 1061              		.loc 1 878 0
 1062 0044 81E0     		b	.L64
 1063              	.L73:
 1064              		.loc 1 938 0 discriminator 1
 1065 0046 0020     		movs	r0, #0
 1066 0048 FFF7FEFF 		bl	CyHalt
 1067              	.L72:
 939:.\Generated_Source\PSoC5/cyPm.c **** 
 940:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 941:.\Generated_Source\PSoC5/cyPm.c ****         {
 942:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 943:.\Generated_Source\PSoC5/cyPm.c ****         }
 944:.\Generated_Source\PSoC5/cyPm.c **** 
 945:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 946:.\Generated_Source\PSoC5/cyPm.c **** 
 947:.\Generated_Source\PSoC5/cyPm.c **** 
 948:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1068              		.loc 1 948 0
 1069 004c FFF7FEFF 		bl	CyPmHibSlpSaveSet
 949:.\Generated_Source\PSoC5/cyPm.c **** 
 950:.\Generated_Source\PSoC5/cyPm.c **** 
 951:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 952:.\Generated_Source\PSoC5/cyPm.c **** 
 953:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 954:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 955:.\Generated_Source\PSoC5/cyPm.c ****         {
 956:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 37


 957:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 958:.\Generated_Source\PSoC5/cyPm.c **** 
 959:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 960:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 961:.\Generated_Source\PSoC5/cyPm.c ****         }
 962:.\Generated_Source\PSoC5/cyPm.c **** 
 963:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 964:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 965:.\Generated_Source\PSoC5/cyPm.c ****         {
 966:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 967:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 968:.\Generated_Source\PSoC5/cyPm.c **** 
 969:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 970:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 971:.\Generated_Source\PSoC5/cyPm.c ****         }
 972:.\Generated_Source\PSoC5/cyPm.c **** 
 973:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 974:.\Generated_Source\PSoC5/cyPm.c **** 
 975:.\Generated_Source\PSoC5/cyPm.c **** 
 976:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 977:.\Generated_Source\PSoC5/cyPm.c **** 
 978:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 979:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1070              		.loc 1 979 0
 1071 0050 414B     		ldr	r3, .L74+8
 1072 0052 1B78     		ldrb	r3, [r3]
 1073 0054 DAB2     		uxtb	r2, r3
 1074 0056 414B     		ldr	r3, .L74+12
 1075 0058 1A71     		strb	r2, [r3, #4]
 980:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1076              		.loc 1 980 0
 1077 005a 3F4B     		ldr	r3, .L74+8
 1078 005c BA88     		ldrh	r2, [r7, #4]
 1079 005e 1209     		lsrs	r2, r2, #4
 1080 0060 92B2     		uxth	r2, r2
 1081 0062 D2B2     		uxtb	r2, r2
 1082 0064 1A70     		strb	r2, [r3]
 981:.\Generated_Source\PSoC5/cyPm.c **** 
 982:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 983:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1083              		.loc 1 983 0
 1084 0066 3E4B     		ldr	r3, .L74+16
 1085 0068 1B78     		ldrb	r3, [r3]
 1086 006a DAB2     		uxtb	r2, r3
 1087 006c 3B4B     		ldr	r3, .L74+12
 1088 006e 5A71     		strb	r2, [r3, #5]
 984:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1089              		.loc 1 984 0
 1090 0070 3B4B     		ldr	r3, .L74+16
 1091 0072 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1092 0074 D2B2     		uxtb	r2, r2
 1093 0076 02F00F02 		and	r2, r2, #15
 1094 007a D2B2     		uxtb	r2, r2
 1095 007c 1A70     		strb	r2, [r3]
 985:.\Generated_Source\PSoC5/cyPm.c **** 
 986:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 987:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 38


 1096              		.loc 1 987 0
 1097 007e 394B     		ldr	r3, .L74+20
 1098 0080 1B78     		ldrb	r3, [r3]
 1099 0082 DAB2     		uxtb	r2, r3
 1100 0084 354B     		ldr	r3, .L74+12
 1101 0086 9A71     		strb	r2, [r3, #6]
 988:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1102              		.loc 1 988 0
 1103 0088 364B     		ldr	r3, .L74+20
 1104 008a BA88     		ldrh	r2, [r7, #4]
 1105 008c 120B     		lsrs	r2, r2, #12
 1106 008e 92B2     		uxth	r2, r2
 1107 0090 D2B2     		uxtb	r2, r2
 1108 0092 02F00102 		and	r2, r2, #1
 1109 0096 D2B2     		uxtb	r2, r2
 1110 0098 1A70     		strb	r2, [r3]
 989:.\Generated_Source\PSoC5/cyPm.c **** 
 990:.\Generated_Source\PSoC5/cyPm.c **** 
 991:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 992:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 993:.\Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 994:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 995:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 996:.\Generated_Source\PSoC5/cyPm.c **** 
 997:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 998:.\Generated_Source\PSoC5/cyPm.c **** 
 999:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
1000:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
1001:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
1002:.\Generated_Source\PSoC5/cyPm.c **** 
1003:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1004:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1111              		.loc 1 1004 0
 1112 009a 334B     		ldr	r3, .L74+24
 1113 009c 1B78     		ldrb	r3, [r3]
 1114 009e DBB2     		uxtb	r3, r3
 1115 00a0 03F00703 		and	r3, r3, #7
 1116 00a4 002B     		cmp	r3, #0
 1117 00a6 04D1     		bne	.L69
1005:.\Generated_Source\PSoC5/cyPm.c ****     {
1006:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1007:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1118              		.loc 1 1007 0
 1119 00a8 2C4B     		ldr	r3, .L74+12
 1120 00aa 0122     		movs	r2, #1
 1121 00ac 83F82D20 		strb	r2, [r3, #45]
 1122 00b0 14E0     		b	.L70
 1123              	.L69:
1008:.\Generated_Source\PSoC5/cyPm.c ****     }
1009:.\Generated_Source\PSoC5/cyPm.c ****     else
1010:.\Generated_Source\PSoC5/cyPm.c ****     {
1011:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1012:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1124              		.loc 1 1012 0
 1125 00b2 2A4B     		ldr	r3, .L74+12
 1126 00b4 0022     		movs	r2, #0
 1127 00b6 83F82D20 		strb	r2, [r3, #45]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 39


1013:.\Generated_Source\PSoC5/cyPm.c **** 
1014:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1015:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1128              		.loc 1 1015 0
 1129 00ba 2B4B     		ldr	r3, .L74+24
 1130 00bc 1B78     		ldrb	r3, [r3]
 1131 00be DBB2     		uxtb	r3, r3
 1132 00c0 03F00703 		and	r3, r3, #7
 1133 00c4 DAB2     		uxtb	r2, r3
 1134 00c6 254B     		ldr	r3, .L74+12
 1135 00c8 83F82C20 		strb	r2, [r3, #44]
1016:.\Generated_Source\PSoC5/cyPm.c **** 
1017:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1018:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1136              		.loc 1 1018 0
 1137 00cc 264B     		ldr	r3, .L74+24
 1138 00ce 264A     		ldr	r2, .L74+24
 1139 00d0 1278     		ldrb	r2, [r2]
 1140 00d2 D2B2     		uxtb	r2, r2
 1141 00d4 22F00702 		bic	r2, r2, #7
 1142 00d8 D2B2     		uxtb	r2, r2
 1143 00da 1A70     		strb	r2, [r3]
 1144              	.L70:
1019:.\Generated_Source\PSoC5/cyPm.c ****     }
1020:.\Generated_Source\PSoC5/cyPm.c **** 
1021:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
1022:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1145              		.loc 1 1022 0
 1146 00dc 1C4B     		ldr	r3, .L74
 1147 00de 1C4A     		ldr	r2, .L74
 1148 00e0 1278     		ldrb	r2, [r2]
 1149 00e2 D2B2     		uxtb	r2, r2
 1150 00e4 22F00702 		bic	r2, r2, #7
 1151 00e8 D2B2     		uxtb	r2, r2
 1152 00ea 42F00302 		orr	r2, r2, #3
 1153 00ee D2B2     		uxtb	r2, r2
 1154 00f0 1A70     		strb	r2, [r3]
1023:.\Generated_Source\PSoC5/cyPm.c **** 
1024:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1025:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1155              		.loc 1 1025 0
 1156 00f2 174B     		ldr	r3, .L74
 1157 00f4 1B78     		ldrb	r3, [r3]
1026:.\Generated_Source\PSoC5/cyPm.c **** 
1027:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1028:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1158              		.loc 1 1028 0
 1159              	@ 1028 ".\Generated_Source\PSoC5\cyPm.c" 1
 1160 00f6 00BF     		NOP
 1161              	
 1162              	@ 0 "" 2
1029:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1163              		.loc 1 1029 0
 1164              	@ 1029 ".\Generated_Source\PSoC5\cyPm.c" 1
 1165 00f8 00BF     		NOP
 1166              	
 1167              	@ 0 "" 2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 40


1030:.\Generated_Source\PSoC5/cyPm.c **** 
1031:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1032:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1168              		.loc 1 1032 0
 1169              	@ 1032 ".\Generated_Source\PSoC5\cyPm.c" 1
 1170 00fa 30BF     		WFI 
 1171              	
 1172              	@ 0 "" 2
1033:.\Generated_Source\PSoC5/cyPm.c **** 
1034:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1035:.\Generated_Source\PSoC5/cyPm.c **** 
1036:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1037:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1173              		.loc 1 1037 0
 1174              		.thumb
 1175 00fc 174B     		ldr	r3, .L74+12
 1176 00fe 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1177 0102 012B     		cmp	r3, #1
 1178 0104 0FD0     		beq	.L71
1038:.\Generated_Source\PSoC5/cyPm.c ****     {
1039:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1179              		.loc 1 1039 0
 1180 0106 184B     		ldr	r3, .L74+24
 1181 0108 174A     		ldr	r2, .L74+24
 1182 010a 1278     		ldrb	r2, [r2]
 1183 010c D2B2     		uxtb	r2, r2
 1184 010e D2B2     		uxtb	r2, r2
 1185 0110 22F00702 		bic	r2, r2, #7
 1186 0114 D1B2     		uxtb	r1, r2
1040:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1187              		.loc 1 1040 0
 1188 0116 114A     		ldr	r2, .L74+12
 1189 0118 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1039:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1190              		.loc 1 1039 0
 1191 011c D2B2     		uxtb	r2, r2
 1192 011e 0A43     		orrs	r2, r2, r1
 1193 0120 D2B2     		uxtb	r2, r2
 1194 0122 D2B2     		uxtb	r2, r2
 1195 0124 1A70     		strb	r2, [r3]
 1196              	.L71:
1041:.\Generated_Source\PSoC5/cyPm.c ****     }
1042:.\Generated_Source\PSoC5/cyPm.c **** 
1043:.\Generated_Source\PSoC5/cyPm.c **** 
1044:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1045:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1046:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1047:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1048:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1049:.\Generated_Source\PSoC5/cyPm.c **** 
1050:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1051:.\Generated_Source\PSoC5/cyPm.c **** 
1052:.\Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1053:.\Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1054:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1055:.\Generated_Source\PSoC5/cyPm.c **** 
1056:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 41


1057:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1197              		.loc 1 1057 0
 1198 0126 FFF7FEFF 		bl	CyPmHibSlpRestore
1058:.\Generated_Source\PSoC5/cyPm.c **** 
1059:.\Generated_Source\PSoC5/cyPm.c **** 
1060:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1061:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1062:.\Generated_Source\PSoC5/cyPm.c **** 
1063:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1064:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1065:.\Generated_Source\PSoC5/cyPm.c ****         {
1066:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1067:.\Generated_Source\PSoC5/cyPm.c ****             {
1068:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1069:.\Generated_Source\PSoC5/cyPm.c ****                 {
1070:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1071:.\Generated_Source\PSoC5/cyPm.c ****                 }
1072:.\Generated_Source\PSoC5/cyPm.c ****             }
1073:.\Generated_Source\PSoC5/cyPm.c ****         }
1074:.\Generated_Source\PSoC5/cyPm.c **** 
1075:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1076:.\Generated_Source\PSoC5/cyPm.c **** 
1077:.\Generated_Source\PSoC5/cyPm.c **** 
1078:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1079:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1199              		.loc 1 1079 0
 1200 012a 0B4B     		ldr	r3, .L74+8
 1201 012c 0B4A     		ldr	r2, .L74+12
 1202 012e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1203 0130 1A70     		strb	r2, [r3]
1080:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1204              		.loc 1 1080 0
 1205 0132 0B4B     		ldr	r3, .L74+16
 1206 0134 094A     		ldr	r2, .L74+12
 1207 0136 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1208 0138 1A70     		strb	r2, [r3]
1081:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1209              		.loc 1 1081 0
 1210 013a 0A4B     		ldr	r3, .L74+20
 1211 013c 074A     		ldr	r2, .L74+12
 1212 013e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1213 0140 1A70     		strb	r2, [r3]
1082:.\Generated_Source\PSoC5/cyPm.c **** 
1083:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1084:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1214              		.loc 1 1084 0
 1215 0142 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1216 0144 1846     		mov	r0, r3
 1217 0146 FFF7FEFF 		bl	CyExitCriticalSection
 1218              	.L64:
1085:.\Generated_Source\PSoC5/cyPm.c **** }
 1219              		.loc 1 1085 0
 1220 014a 1037     		adds	r7, r7, #16
 1221 014c BD46     		mov	sp, r7
 1222              		@ sp needed
 1223 014e 80BD     		pop	{r7, pc}
 1224              	.L75:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 42


 1225              		.align	2
 1226              	.L74:
 1227 0150 93430040 		.word	1073759123
 1228 0154 83460040 		.word	1073759875
 1229 0158 98430040 		.word	1073759128
 1230 015c 00000000 		.word	cyPmBackup
 1231 0160 99430040 		.word	1073759129
 1232 0164 9A430040 		.word	1073759130
 1233 0168 00420040 		.word	1073758720
 1234              		.cfi_endproc
 1235              	.LFE3:
 1236              		.size	CyPmSleep, .-CyPmSleep
 1237              		.section	.text.CyPmHibernate,"ax",%progbits
 1238              		.align	2
 1239              		.global	CyPmHibernate
 1240              		.thumb
 1241              		.thumb_func
 1242              		.type	CyPmHibernate, %function
 1243              	CyPmHibernate:
 1244              	.LFB4:
1086:.\Generated_Source\PSoC5/cyPm.c **** 
1087:.\Generated_Source\PSoC5/cyPm.c **** 
1088:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1089:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1090:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1091:.\Generated_Source\PSoC5/cyPm.c **** *
1092:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1093:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1094:.\Generated_Source\PSoC5/cyPm.c **** *
1095:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1096:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1097:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1098:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1099:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1100:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1101:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1102:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1103:.\Generated_Source\PSoC5/cyPm.c **** *
1104:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1105:.\Generated_Source\PSoC5/cyPm.c **** *  None
1106:.\Generated_Source\PSoC5/cyPm.c **** *
1107:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1108:.\Generated_Source\PSoC5/cyPm.c **** *  None
1109:.\Generated_Source\PSoC5/cyPm.c **** *
1110:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1111:.\Generated_Source\PSoC5/cyPm.c **** *  No
1112:.\Generated_Source\PSoC5/cyPm.c **** *
1113:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1114:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1115:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1116:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1117:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1118:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1119:.\Generated_Source\PSoC5/cyPm.c **** *
1120:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1121:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1122:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 43


1123:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1124:.\Generated_Source\PSoC5/cyPm.c **** *
1125:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1126:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1127:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1128:.\Generated_Source\PSoC5/cyPm.c **** *
1129:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1130:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1131:.\Generated_Source\PSoC5/cyPm.c **** {
 1245              		.loc 1 1131 0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 1, uses_anonymous_args = 0
 1249 0000 80B5     		push	{r7, lr}
 1250              		.cfi_def_cfa_offset 8
 1251              		.cfi_offset 7, -8
 1252              		.cfi_offset 14, -4
 1253 0002 00AF     		add	r7, sp, #0
 1254              		.cfi_def_cfa_register 7
1132:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1255              		.loc 1 1132 0
 1256 0004 4020     		movs	r0, #64
 1257 0006 FFF7FEFF 		bl	CyPmHibernateEx
1133:.\Generated_Source\PSoC5/cyPm.c **** }
 1258              		.loc 1 1133 0
 1259 000a 80BD     		pop	{r7, pc}
 1260              		.cfi_endproc
 1261              	.LFE4:
 1262              		.size	CyPmHibernate, .-CyPmHibernate
 1263              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1264              		.align	2
 1265              		.global	CyPmHibernateEx
 1266              		.thumb
 1267              		.thumb_func
 1268              		.type	CyPmHibernateEx, %function
 1269              	CyPmHibernateEx:
 1270              	.LFB5:
1134:.\Generated_Source\PSoC5/cyPm.c **** 
1135:.\Generated_Source\PSoC5/cyPm.c **** 
1136:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1137:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1138:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1139:.\Generated_Source\PSoC5/cyPm.c **** *
1140:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1141:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1142:.\Generated_Source\PSoC5/cyPm.c **** *
1143:.\Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1144:.\Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1145:.\Generated_Source\PSoC5/cyPm.c **** *
1146:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1147:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1148:.\Generated_Source\PSoC5/cyPm.c **** *
1149:.\Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1150:.\Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1151:.\Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1152:.\Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1153:.\Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 44


1154:.\Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1155:.\Generated_Source\PSoC5/cyPm.c **** *
1156:.\Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1157:.\Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1158:.\Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1159:.\Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1160:.\Generated_Source\PSoC5/cyPm.c **** *
1161:.\Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1162:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1163:.\Generated_Source\PSoC5/cyPm.c **** *
1164:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1165:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource:
1166:.\Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1167:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1168:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1169:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1170:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1171:.\Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1172:.\Generated_Source\PSoC5/cyPm.c **** *
1173:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1174:.\Generated_Source\PSoC5/cyPm.c **** *  None
1175:.\Generated_Source\PSoC5/cyPm.c **** *
1176:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1177:.\Generated_Source\PSoC5/cyPm.c **** *  No
1178:.\Generated_Source\PSoC5/cyPm.c **** *
1179:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1180:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1181:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1182:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1183:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1184:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1185:.\Generated_Source\PSoC5/cyPm.c **** *
1186:.\Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1187:.\Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1188:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1189:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1190:.\Generated_Source\PSoC5/cyPm.c **** *
1191:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1192:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1193:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1194:.\Generated_Source\PSoC5/cyPm.c **** *
1195:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1196:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1197:.\Generated_Source\PSoC5/cyPm.c **** {
 1271              		.loc 1 1197 0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 16
 1274              		@ frame_needed = 1, uses_anonymous_args = 0
 1275 0000 80B5     		push	{r7, lr}
 1276              		.cfi_def_cfa_offset 8
 1277              		.cfi_offset 7, -8
 1278              		.cfi_offset 14, -4
 1279 0002 84B0     		sub	sp, sp, #16
 1280              		.cfi_def_cfa_offset 24
 1281 0004 00AF     		add	r7, sp, #0
 1282              		.cfi_def_cfa_register 7
 1283 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 45


 1284 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1198:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1199:.\Generated_Source\PSoC5/cyPm.c **** 
1200:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1201:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1285              		.loc 1 1201 0
 1286 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1287 000e 0346     		mov	r3, r0
 1288 0010 FB73     		strb	r3, [r7, #15]
1202:.\Generated_Source\PSoC5/cyPm.c **** 
1203:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1204:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1205:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1206:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1207:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1208:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1209:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1289              		.loc 1 1209 0
 1290 0012 4A4B     		ldr	r3, .L85
 1291 0014 1B78     		ldrb	r3, [r3]
 1292 0016 DBB2     		uxtb	r3, r3
 1293 0018 03F00803 		and	r3, r3, #8
 1294 001c 002B     		cmp	r3, #0
 1295 001e 33D1     		bne	.L78
1210:.\Generated_Source\PSoC5/cyPm.c ****         {
1211:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1212:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1296              		.loc 1 1212 0
 1297 0020 474B     		ldr	r3, .L85+4
 1298 0022 474A     		ldr	r2, .L85+4
 1299 0024 1278     		ldrb	r2, [r2]
 1300 0026 D2B2     		uxtb	r2, r2
 1301 0028 02F01F02 		and	r2, r2, #31
 1302 002c D2B2     		uxtb	r2, r2
 1303 002e 1A70     		strb	r2, [r3]
1213:.\Generated_Source\PSoC5/cyPm.c ****         }
1214:.\Generated_Source\PSoC5/cyPm.c ****         else
1215:.\Generated_Source\PSoC5/cyPm.c ****         {
1216:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1217:.\Generated_Source\PSoC5/cyPm.c **** 
1218:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1219:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1220:.\Generated_Source\PSoC5/cyPm.c **** 
1221:.\Generated_Source\PSoC5/cyPm.c ****             return;
1222:.\Generated_Source\PSoC5/cyPm.c ****         }
1223:.\Generated_Source\PSoC5/cyPm.c **** 
1224:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1304              		.loc 1 1224 0
 1305 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1225:.\Generated_Source\PSoC5/cyPm.c **** 
1226:.\Generated_Source\PSoC5/cyPm.c **** 
1227:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1228:.\Generated_Source\PSoC5/cyPm.c **** 
1229:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1230:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1306              		.loc 1 1230 0
 1307 0034 434B     		ldr	r3, .L85+8
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 46


 1308 0036 1B78     		ldrb	r3, [r3]
 1309 0038 DAB2     		uxtb	r2, r3
 1310 003a 434B     		ldr	r3, .L85+12
 1311 003c 1A71     		strb	r2, [r3, #4]
1231:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1312              		.loc 1 1231 0
 1313 003e 414B     		ldr	r3, .L85+8
 1314 0040 FA88     		ldrh	r2, [r7, #6]
 1315 0042 1209     		lsrs	r2, r2, #4
 1316 0044 92B2     		uxth	r2, r2
 1317 0046 D2B2     		uxtb	r2, r2
 1318 0048 02F00402 		and	r2, r2, #4
 1319 004c D2B2     		uxtb	r2, r2
 1320 004e 1A70     		strb	r2, [r3]
1232:.\Generated_Source\PSoC5/cyPm.c **** 
1233:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1234:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1321              		.loc 1 1234 0
 1322 0050 3E4B     		ldr	r3, .L85+16
 1323 0052 1B78     		ldrb	r3, [r3]
 1324 0054 DAB2     		uxtb	r2, r3
 1325 0056 3C4B     		ldr	r3, .L85+12
 1326 0058 5A71     		strb	r2, [r3, #5]
1235:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1327              		.loc 1 1235 0
 1328 005a 3C4B     		ldr	r3, .L85+16
 1329 005c FA88     		ldrh	r2, [r7, #6]	@ movhi
 1330 005e D2B2     		uxtb	r2, r2
 1331 0060 02F00F02 		and	r2, r2, #15
 1332 0064 D2B2     		uxtb	r2, r2
 1333 0066 1A70     		strb	r2, [r3]
1236:.\Generated_Source\PSoC5/cyPm.c **** 
1237:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1334              		.loc 1 1237 0
 1335 0068 394B     		ldr	r3, .L85+20
 1336 006a 1B78     		ldrb	r3, [r3]
 1337 006c DAB2     		uxtb	r2, r3
 1338 006e 364B     		ldr	r3, .L85+12
 1339 0070 9A71     		strb	r2, [r3, #6]
1238:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
 1340              		.loc 1 1238 0
 1341 0072 374B     		ldr	r3, .L85+20
 1342 0074 0022     		movs	r2, #0
 1343 0076 1A70     		strb	r2, [r3]
1239:.\Generated_Source\PSoC5/cyPm.c **** 
1240:.\Generated_Source\PSoC5/cyPm.c **** 
1241:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1242:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1344              		.loc 1 1242 0
 1345 0078 364B     		ldr	r3, .L85+24
 1346 007a 1B78     		ldrb	r3, [r3]
 1347 007c DBB2     		uxtb	r3, r3
 1348 007e 03F00703 		and	r3, r3, #7
 1349 0082 002B     		cmp	r3, #0
 1350 0084 0AD1     		bne	.L81
 1351 0086 04E0     		b	.L84
 1352              	.L78:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 47


1219:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
 1353              		.loc 1 1219 0
 1354 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1355 008a 1846     		mov	r0, r3
 1356 008c FFF7FEFF 		bl	CyExitCriticalSection
1221:.\Generated_Source\PSoC5/cyPm.c ****             return;
 1357              		.loc 1 1221 0
 1358 0090 50E0     		b	.L77
 1359              	.L84:
1243:.\Generated_Source\PSoC5/cyPm.c ****     {
1244:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1245:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1360              		.loc 1 1245 0
 1361 0092 2D4B     		ldr	r3, .L85+12
 1362 0094 0122     		movs	r2, #1
 1363 0096 83F82D20 		strb	r2, [r3, #45]
 1364 009a 14E0     		b	.L82
 1365              	.L81:
1246:.\Generated_Source\PSoC5/cyPm.c ****     }
1247:.\Generated_Source\PSoC5/cyPm.c ****     else
1248:.\Generated_Source\PSoC5/cyPm.c ****     {
1249:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1250:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1366              		.loc 1 1250 0
 1367 009c 2A4B     		ldr	r3, .L85+12
 1368 009e 0022     		movs	r2, #0
 1369 00a0 83F82D20 		strb	r2, [r3, #45]
1251:.\Generated_Source\PSoC5/cyPm.c **** 
1252:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1253:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1370              		.loc 1 1253 0
 1371 00a4 2B4B     		ldr	r3, .L85+24
 1372 00a6 1B78     		ldrb	r3, [r3]
 1373 00a8 DBB2     		uxtb	r3, r3
 1374 00aa 03F00703 		and	r3, r3, #7
 1375 00ae DAB2     		uxtb	r2, r3
 1376 00b0 254B     		ldr	r3, .L85+12
 1377 00b2 83F82C20 		strb	r2, [r3, #44]
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
1256:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1378              		.loc 1 1256 0
 1379 00b6 274B     		ldr	r3, .L85+24
 1380 00b8 264A     		ldr	r2, .L85+24
 1381 00ba 1278     		ldrb	r2, [r2]
 1382 00bc D2B2     		uxtb	r2, r2
 1383 00be 22F00702 		bic	r2, r2, #7
 1384 00c2 D2B2     		uxtb	r2, r2
 1385 00c4 1A70     		strb	r2, [r3]
 1386              	.L82:
1257:.\Generated_Source\PSoC5/cyPm.c ****     }
1258:.\Generated_Source\PSoC5/cyPm.c **** 
1259:.\Generated_Source\PSoC5/cyPm.c **** 
1260:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1261:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1387              		.loc 1 1261 0
 1388 00c6 1D4B     		ldr	r3, .L85
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 48


 1389 00c8 1C4A     		ldr	r2, .L85
 1390 00ca 1278     		ldrb	r2, [r2]
 1391 00cc D2B2     		uxtb	r2, r2
 1392 00ce 22F00702 		bic	r2, r2, #7
 1393 00d2 D2B2     		uxtb	r2, r2
 1394 00d4 42F00402 		orr	r2, r2, #4
 1395 00d8 D2B2     		uxtb	r2, r2
 1396 00da 1A70     		strb	r2, [r3]
1262:.\Generated_Source\PSoC5/cyPm.c **** 
1263:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1264:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1397              		.loc 1 1264 0
 1398 00dc 174B     		ldr	r3, .L85
 1399 00de 1B78     		ldrb	r3, [r3]
1265:.\Generated_Source\PSoC5/cyPm.c **** 
1266:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1267:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1400              		.loc 1 1267 0
 1401              	@ 1267 ".\Generated_Source\PSoC5\cyPm.c" 1
 1402 00e0 00BF     		NOP
 1403              	
 1404              	@ 0 "" 2
1268:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1405              		.loc 1 1268 0
 1406              	@ 1268 ".\Generated_Source\PSoC5\cyPm.c" 1
 1407 00e2 00BF     		NOP
 1408              	
 1409              	@ 0 "" 2
1269:.\Generated_Source\PSoC5/cyPm.c **** 
1270:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1271:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1410              		.loc 1 1271 0
 1411              	@ 1271 ".\Generated_Source\PSoC5\cyPm.c" 1
 1412 00e4 30BF     		WFI 
 1413              	
 1414              	@ 0 "" 2
1272:.\Generated_Source\PSoC5/cyPm.c **** 
1273:.\Generated_Source\PSoC5/cyPm.c **** 
1274:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1275:.\Generated_Source\PSoC5/cyPm.c **** 
1276:.\Generated_Source\PSoC5/cyPm.c **** 
1277:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1278:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1415              		.loc 1 1278 0
 1416              		.thumb
 1417 00e6 184B     		ldr	r3, .L85+12
 1418 00e8 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1419 00ec 012B     		cmp	r3, #1
 1420 00ee 0FD0     		beq	.L83
1279:.\Generated_Source\PSoC5/cyPm.c ****     {
1280:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1421              		.loc 1 1280 0
 1422 00f0 184B     		ldr	r3, .L85+24
 1423 00f2 184A     		ldr	r2, .L85+24
 1424 00f4 1278     		ldrb	r2, [r2]
 1425 00f6 D2B2     		uxtb	r2, r2
 1426 00f8 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 49


 1427 00fa 22F00702 		bic	r2, r2, #7
 1428 00fe D1B2     		uxtb	r1, r2
1281:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1429              		.loc 1 1281 0
 1430 0100 114A     		ldr	r2, .L85+12
 1431 0102 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1280:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1432              		.loc 1 1280 0
 1433 0106 D2B2     		uxtb	r2, r2
 1434 0108 0A43     		orrs	r2, r2, r1
 1435 010a D2B2     		uxtb	r2, r2
 1436 010c D2B2     		uxtb	r2, r2
 1437 010e 1A70     		strb	r2, [r3]
 1438              	.L83:
1282:.\Generated_Source\PSoC5/cyPm.c ****     }
1283:.\Generated_Source\PSoC5/cyPm.c **** 
1284:.\Generated_Source\PSoC5/cyPm.c **** 
1285:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1286:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1439              		.loc 1 1286 0
 1440 0110 FFF7FEFF 		bl	CyPmHibRestore
1287:.\Generated_Source\PSoC5/cyPm.c **** 
1288:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1289:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1441              		.loc 1 1289 0
 1442 0114 0B4B     		ldr	r3, .L85+8
 1443 0116 0C4A     		ldr	r2, .L85+12
 1444 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1445 011a 1A70     		strb	r2, [r3]
1290:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1446              		.loc 1 1290 0
 1447 011c 0B4B     		ldr	r3, .L85+16
 1448 011e 0A4A     		ldr	r2, .L85+12
 1449 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1450 0122 1A70     		strb	r2, [r3]
1291:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1451              		.loc 1 1291 0
 1452 0124 0A4B     		ldr	r3, .L85+20
 1453 0126 084A     		ldr	r2, .L85+12
 1454 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1455 012a 1A70     		strb	r2, [r3]
1292:.\Generated_Source\PSoC5/cyPm.c **** 
1293:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1294:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1456              		.loc 1 1294 0
 1457 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1458 012e 1846     		mov	r0, r3
 1459 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1460              	.L77:
1295:.\Generated_Source\PSoC5/cyPm.c **** }
 1461              		.loc 1 1295 0
 1462 0134 1037     		adds	r7, r7, #16
 1463 0136 BD46     		mov	sp, r7
 1464              		@ sp needed
 1465 0138 80BD     		pop	{r7, pc}
 1466              	.L86:
 1467 013a 00BF     		.align	2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 50


 1468              	.L85:
 1469 013c 93430040 		.word	1073759123
 1470 0140 83460040 		.word	1073759875
 1471 0144 98430040 		.word	1073759128
 1472 0148 00000000 		.word	cyPmBackup
 1473 014c 99430040 		.word	1073759129
 1474 0150 9A430040 		.word	1073759130
 1475 0154 00420040 		.word	1073758720
 1476              		.cfi_endproc
 1477              	.LFE5:
 1478              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1479              		.section	.text.CyPmReadStatus,"ax",%progbits
 1480              		.align	2
 1481              		.global	CyPmReadStatus
 1482              		.thumb
 1483              		.thumb_func
 1484              		.type	CyPmReadStatus, %function
 1485              	CyPmReadStatus:
 1486              	.LFB6:
1296:.\Generated_Source\PSoC5/cyPm.c **** 
1297:.\Generated_Source\PSoC5/cyPm.c **** 
1298:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1299:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1300:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1301:.\Generated_Source\PSoC5/cyPm.c **** *
1302:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1303:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1304:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1305:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1306:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1307:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1308:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1309:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1310:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1311:.\Generated_Source\PSoC5/cyPm.c **** *
1312:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1313:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1314:.\Generated_Source\PSoC5/cyPm.c **** *
1315:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1316:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
1317:.\Generated_Source\PSoC5/cyPm.c **** *
1318:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1319:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1320:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1321:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1322:.\Generated_Source\PSoC5/cyPm.c **** *
1323:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1324:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1325:.\Generated_Source\PSoC5/cyPm.c **** *
1326:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1327:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1328:.\Generated_Source\PSoC5/cyPm.c **** {
 1487              		.loc 1 1328 0
 1488              		.cfi_startproc
 1489              		@ args = 0, pretend = 0, frame = 16
 1490              		@ frame_needed = 1, uses_anonymous_args = 0
 1491 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 51


 1492              		.cfi_def_cfa_offset 8
 1493              		.cfi_offset 7, -8
 1494              		.cfi_offset 14, -4
 1495 0002 84B0     		sub	sp, sp, #16
 1496              		.cfi_def_cfa_offset 24
 1497 0004 00AF     		add	r7, sp, #0
 1498              		.cfi_def_cfa_register 7
 1499 0006 0346     		mov	r3, r0
 1500 0008 FB71     		strb	r3, [r7, #7]
1329:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1330:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1331:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1332:.\Generated_Source\PSoC5/cyPm.c **** 
1333:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1334:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1501              		.loc 1 1334 0
 1502 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1503 000e 0346     		mov	r3, r0
 1504 0010 FB73     		strb	r3, [r7, #15]
1335:.\Generated_Source\PSoC5/cyPm.c **** 
1336:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1337:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1505              		.loc 1 1337 0
 1506 0012 104B     		ldr	r3, .L89
 1507 0014 1B78     		ldrb	r3, [r3]
 1508 0016 DAB2     		uxtb	r2, r3
 1509 0018 0F4B     		ldr	r3, .L89+4
 1510 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1511 001c 1343     		orrs	r3, r3, r2
 1512 001e DAB2     		uxtb	r2, r3
 1513 0020 0D4B     		ldr	r3, .L89+4
 1514 0022 1A70     		strb	r2, [r3]
1338:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1515              		.loc 1 1338 0
 1516 0024 0C4B     		ldr	r3, .L89+4
 1517 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1518 0028 03F00703 		and	r3, r3, #7
 1519 002c BB73     		strb	r3, [r7, #14]
1339:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1520              		.loc 1 1339 0
 1521 002e FB79     		ldrb	r3, [r7, #7]
 1522 0030 DB43     		mvns	r3, r3
 1523 0032 DAB2     		uxtb	r2, r3
 1524 0034 084B     		ldr	r3, .L89+4
 1525 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1526 0038 1340     		ands	r3, r3, r2
 1527 003a DAB2     		uxtb	r2, r3
 1528 003c 064B     		ldr	r3, .L89+4
 1529 003e 1A70     		strb	r2, [r3]
1340:.\Generated_Source\PSoC5/cyPm.c **** 
1341:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1342:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1530              		.loc 1 1342 0
 1531 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1532 0042 1846     		mov	r0, r3
 1533 0044 FFF7FEFF 		bl	CyExitCriticalSection
1343:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 52


1344:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1534              		.loc 1 1344 0
 1535 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1345:.\Generated_Source\PSoC5/cyPm.c **** }
 1536              		.loc 1 1345 0
 1537 004a 1846     		mov	r0, r3
 1538 004c 1037     		adds	r7, r7, #16
 1539 004e BD46     		mov	sp, r7
 1540              		@ sp needed
 1541 0050 80BD     		pop	{r7, pc}
 1542              	.L90:
 1543 0052 00BF     		.align	2
 1544              	.L89:
 1545 0054 90430040 		.word	1073759120
 1546 0058 42000000 		.word	interruptStatus.4855
 1547              		.cfi_endproc
 1548              	.LFE6:
 1549              		.size	CyPmReadStatus, .-CyPmReadStatus
 1550              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1551              		.align	2
 1552              		.thumb
 1553              		.thumb_func
 1554              		.type	CyPmHibSaveSet, %function
 1555              	CyPmHibSaveSet:
 1556              	.LFB7:
1346:.\Generated_Source\PSoC5/cyPm.c **** 
1347:.\Generated_Source\PSoC5/cyPm.c **** 
1348:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1349:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1350:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1351:.\Generated_Source\PSoC5/cyPm.c **** *
1352:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1353:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1354:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1355:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1356:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1357:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1358:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1359:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1360:.\Generated_Source\PSoC5/cyPm.c **** *
1361:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1362:.\Generated_Source\PSoC5/cyPm.c **** *  None
1363:.\Generated_Source\PSoC5/cyPm.c **** *
1364:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1365:.\Generated_Source\PSoC5/cyPm.c **** *  None
1366:.\Generated_Source\PSoC5/cyPm.c **** *
1367:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1368:.\Generated_Source\PSoC5/cyPm.c **** *  No
1369:.\Generated_Source\PSoC5/cyPm.c **** *
1370:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1371:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1372:.\Generated_Source\PSoC5/cyPm.c **** {
 1557              		.loc 1 1372 0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 1, uses_anonymous_args = 0
 1561 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 53


 1562              		.cfi_def_cfa_offset 8
 1563              		.cfi_offset 7, -8
 1564              		.cfi_offset 14, -4
 1565 0002 00AF     		add	r7, sp, #0
 1566              		.cfi_def_cfa_register 7
1373:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1374:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1567              		.loc 1 1374 0
 1568 0004 2D4B     		ldr	r3, .L95
 1569 0006 1B78     		ldrb	r3, [r3]
 1570 0008 DBB2     		uxtb	r3, r3
 1571 000a 03F00403 		and	r3, r3, #4
 1572 000e 002B     		cmp	r3, #0
 1573 0010 07D0     		beq	.L92
1375:.\Generated_Source\PSoC5/cyPm.c ****     {
1376:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1377:.\Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1378:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1379:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1380:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1381:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1382:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1383:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1384:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1385:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1386:.\Generated_Source\PSoC5/cyPm.c **** 
1387:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1388:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1574              		.loc 1 1388 0
 1575 0012 2A4B     		ldr	r3, .L95
 1576 0014 294A     		ldr	r2, .L95
 1577 0016 1278     		ldrb	r2, [r2]
 1578 0018 D2B2     		uxtb	r2, r2
 1579 001a 22F00402 		bic	r2, r2, #4
 1580 001e D2B2     		uxtb	r2, r2
 1581 0020 1A70     		strb	r2, [r3]
 1582              	.L92:
1389:.\Generated_Source\PSoC5/cyPm.c ****     }
1390:.\Generated_Source\PSoC5/cyPm.c **** 
1391:.\Generated_Source\PSoC5/cyPm.c **** 
1392:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1393:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1583              		.loc 1 1393 0
 1584 0022 0120     		movs	r0, #1
 1585 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1586 0028 0346     		mov	r3, r0
 1587 002a 1A46     		mov	r2, r3
 1588 002c 244B     		ldr	r3, .L95+4
 1589 002e 1A70     		strb	r2, [r3]
1394:.\Generated_Source\PSoC5/cyPm.c **** 
1395:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1396:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1590              		.loc 1 1396 0
 1591 0030 244B     		ldr	r3, .L95+8
 1592 0032 1B78     		ldrb	r3, [r3]
 1593 0034 DBB2     		uxtb	r3, r3
 1594 0036 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 54


1397:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1595              		.loc 1 1397 0
 1596 003a 002B     		cmp	r3, #0
 1597 003c 0CBF     		ite	eq
 1598 003e 0023     		moveq	r3, #0
 1599 0040 0123     		movne	r3, #1
 1600 0042 DBB2     		uxtb	r3, r3
 1601 0044 1A46     		mov	r2, r3
1396:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1602              		.loc 1 1396 0
 1603 0046 1E4B     		ldr	r3, .L95+4
 1604 0048 5A70     		strb	r2, [r3, #1]
1398:.\Generated_Source\PSoC5/cyPm.c **** 
1399:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1400:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1605              		.loc 1 1400 0
 1606 004a 1E4B     		ldr	r3, .L95+8
 1607 004c 1B78     		ldrb	r3, [r3]
 1608 004e DBB2     		uxtb	r3, r3
 1609 0050 03F00403 		and	r3, r3, #4
1401:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1610              		.loc 1 1401 0
 1611 0054 002B     		cmp	r3, #0
 1612 0056 0CBF     		ite	eq
 1613 0058 0023     		moveq	r3, #0
 1614 005a 0123     		movne	r3, #1
 1615 005c DBB2     		uxtb	r3, r3
 1616 005e 1A46     		mov	r2, r3
1400:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1617              		.loc 1 1400 0
 1618 0060 174B     		ldr	r3, .L95+4
 1619 0062 9A70     		strb	r2, [r3, #2]
1402:.\Generated_Source\PSoC5/cyPm.c **** 
1403:.\Generated_Source\PSoC5/cyPm.c **** 
1404:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1405:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1620              		.loc 1 1405 0
 1621 0064 184B     		ldr	r3, .L95+12
 1622 0066 1B78     		ldrb	r3, [r3]
 1623 0068 DBB2     		uxtb	r3, r3
 1624 006a 03F01003 		and	r3, r3, #16
 1625 006e 002B     		cmp	r3, #0
 1626 0070 0BD1     		bne	.L93
1406:.\Generated_Source\PSoC5/cyPm.c ****     {
1407:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1408:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1627              		.loc 1 1408 0
 1628 0072 134B     		ldr	r3, .L95+4
 1629 0074 0022     		movs	r2, #0
 1630 0076 DA70     		strb	r2, [r3, #3]
1409:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1631              		.loc 1 1409 0
 1632 0078 134B     		ldr	r3, .L95+12
 1633 007a 134A     		ldr	r2, .L95+12
 1634 007c 1278     		ldrb	r2, [r2]
 1635 007e D2B2     		uxtb	r2, r2
 1636 0080 42F01002 		orr	r2, r2, #16
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 55


 1637 0084 D2B2     		uxtb	r2, r2
 1638 0086 1A70     		strb	r2, [r3]
 1639 0088 02E0     		b	.L94
 1640              	.L93:
1410:.\Generated_Source\PSoC5/cyPm.c ****     }
1411:.\Generated_Source\PSoC5/cyPm.c ****     else
1412:.\Generated_Source\PSoC5/cyPm.c ****     {
1413:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1641              		.loc 1 1413 0
 1642 008a 0D4B     		ldr	r3, .L95+4
 1643 008c 0122     		movs	r2, #1
 1644 008e DA70     		strb	r2, [r3, #3]
 1645              	.L94:
1414:.\Generated_Source\PSoC5/cyPm.c ****     }
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1417:.\Generated_Source\PSoC5/cyPm.c **** 
1418:.\Generated_Source\PSoC5/cyPm.c **** 
1419:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1420:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1421:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1422:.\Generated_Source\PSoC5/cyPm.c **** 
1423:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1424:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1646              		.loc 1 1424 0
 1647 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1425:.\Generated_Source\PSoC5/cyPm.c **** 
1426:.\Generated_Source\PSoC5/cyPm.c **** 
1427:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1428:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1648              		.loc 1 1428 0
 1649 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1429:.\Generated_Source\PSoC5/cyPm.c **** 
1430:.\Generated_Source\PSoC5/cyPm.c **** 
1431:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1432:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1433:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1434:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1650              		.loc 1 1434 0
 1651 0098 0C4B     		ldr	r3, .L95+16
 1652 009a 1B78     		ldrb	r3, [r3]
 1653 009c DAB2     		uxtb	r2, r3
 1654 009e 084B     		ldr	r3, .L95+4
 1655 00a0 DA71     		strb	r2, [r3, #7]
1435:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1656              		.loc 1 1435 0
 1657 00a2 0B4B     		ldr	r3, .L95+20
 1658 00a4 1B78     		ldrb	r3, [r3]
 1659 00a6 DAB2     		uxtb	r2, r3
 1660 00a8 054B     		ldr	r3, .L95+4
 1661 00aa 1A72     		strb	r2, [r3, #8]
1436:.\Generated_Source\PSoC5/cyPm.c **** 
1437:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1662              		.loc 1 1437 0
 1663 00ac 074B     		ldr	r3, .L95+16
 1664 00ae FF22     		movs	r2, #255
 1665 00b0 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 56


1438:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1666              		.loc 1 1438 0
 1667 00b2 074B     		ldr	r3, .L95+20
 1668 00b4 B022     		movs	r2, #176
 1669 00b6 1A70     		strb	r2, [r3]
1439:.\Generated_Source\PSoC5/cyPm.c **** }
 1670              		.loc 1 1439 0
 1671 00b8 80BD     		pop	{r7, pc}
 1672              	.L96:
 1673 00ba 00BF     		.align	2
 1674              	.L95:
 1675 00bc 31430040 		.word	1073759025
 1676 00c0 00000000 		.word	cyPmBackup
 1677 00c4 00430040 		.word	1073758976
 1678 00c8 83460040 		.word	1073759875
 1679 00cc 85460040 		.word	1073759877
 1680 00d0 86460040 		.word	1073759878
 1681              		.cfi_endproc
 1682              	.LFE7:
 1683              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1684              		.section	.text.CyPmHibRestore,"ax",%progbits
 1685              		.align	2
 1686              		.thumb
 1687              		.thumb_func
 1688              		.type	CyPmHibRestore, %function
 1689              	CyPmHibRestore:
 1690              	.LFB8:
1440:.\Generated_Source\PSoC5/cyPm.c **** 
1441:.\Generated_Source\PSoC5/cyPm.c **** 
1442:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1443:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1444:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1445:.\Generated_Source\PSoC5/cyPm.c **** *
1446:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1447:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1448:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1449:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1450:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1451:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1452:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1453:.\Generated_Source\PSoC5/cyPm.c **** *
1454:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1455:.\Generated_Source\PSoC5/cyPm.c **** *  None
1456:.\Generated_Source\PSoC5/cyPm.c **** *
1457:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1458:.\Generated_Source\PSoC5/cyPm.c **** *  None
1459:.\Generated_Source\PSoC5/cyPm.c **** *
1460:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1461:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1462:.\Generated_Source\PSoC5/cyPm.c **** {
 1691              		.loc 1 1462 0
 1692              		.cfi_startproc
 1693              		@ args = 0, pretend = 0, frame = 0
 1694              		@ frame_needed = 1, uses_anonymous_args = 0
 1695 0000 80B5     		push	{r7, lr}
 1696              		.cfi_def_cfa_offset 8
 1697              		.cfi_offset 7, -8
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 57


 1698              		.cfi_offset 14, -4
 1699 0002 00AF     		add	r7, sp, #0
 1700              		.cfi_def_cfa_register 7
1463:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1464:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1701              		.loc 1 1464 0
 1702 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1465:.\Generated_Source\PSoC5/cyPm.c **** 
1466:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1467:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1703              		.loc 1 1467 0
 1704 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1468:.\Generated_Source\PSoC5/cyPm.c **** 
1469:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1470:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1705              		.loc 1 1470 0
 1706 000c 124B     		ldr	r3, .L101
 1707 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1708 0010 012B     		cmp	r3, #1
 1709 0012 01D1     		bne	.L98
1471:.\Generated_Source\PSoC5/cyPm.c ****     {
1472:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1473:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1710              		.loc 1 1473 0
 1711 0014 FFF7FEFF 		bl	CyILO_Start1K
 1712              	.L98:
1474:.\Generated_Source\PSoC5/cyPm.c ****     }
1475:.\Generated_Source\PSoC5/cyPm.c **** 
1476:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1477:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1713              		.loc 1 1477 0
 1714 0018 0F4B     		ldr	r3, .L101
 1715 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1716 001c 012B     		cmp	r3, #1
 1717 001e 01D1     		bne	.L99
1478:.\Generated_Source\PSoC5/cyPm.c ****     {
1479:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1480:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1718              		.loc 1 1480 0
 1719 0020 FFF7FEFF 		bl	CyILO_Start100K
 1720              	.L99:
1481:.\Generated_Source\PSoC5/cyPm.c ****     }
1482:.\Generated_Source\PSoC5/cyPm.c **** 
1483:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1484:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1721              		.loc 1 1484 0
 1722 0024 0C4B     		ldr	r3, .L101
 1723 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1724 0028 1846     		mov	r0, r3
 1725 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1485:.\Generated_Source\PSoC5/cyPm.c **** 
1486:.\Generated_Source\PSoC5/cyPm.c **** 
1487:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1726              		.loc 1 1487 0
 1727 002e 0A4B     		ldr	r3, .L101
 1728 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1729 0032 002B     		cmp	r3, #0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 58


 1730 0034 07D1     		bne	.L100
1488:.\Generated_Source\PSoC5/cyPm.c ****     {
1489:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1490:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1731              		.loc 1 1490 0
 1732 0036 094B     		ldr	r3, .L101+4
 1733 0038 084A     		ldr	r2, .L101+4
 1734 003a 1278     		ldrb	r2, [r2]
 1735 003c D2B2     		uxtb	r2, r2
 1736 003e 22F01002 		bic	r2, r2, #16
 1737 0042 D2B2     		uxtb	r2, r2
 1738 0044 1A70     		strb	r2, [r3]
 1739              	.L100:
1491:.\Generated_Source\PSoC5/cyPm.c ****     }
1492:.\Generated_Source\PSoC5/cyPm.c **** 
1493:.\Generated_Source\PSoC5/cyPm.c **** 
1494:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1495:.\Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1496:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1497:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1740              		.loc 1 1497 0
 1741 0046 064B     		ldr	r3, .L101+8
 1742 0048 034A     		ldr	r2, .L101
 1743 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1744 004c 1A70     		strb	r2, [r3]
1498:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1745              		.loc 1 1498 0
 1746 004e 054B     		ldr	r3, .L101+12
 1747 0050 014A     		ldr	r2, .L101
 1748 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1749 0054 1A70     		strb	r2, [r3]
1499:.\Generated_Source\PSoC5/cyPm.c **** }
 1750              		.loc 1 1499 0
 1751 0056 80BD     		pop	{r7, pc}
 1752              	.L102:
 1753              		.align	2
 1754              	.L101:
 1755 0058 00000000 		.word	cyPmBackup
 1756 005c 83460040 		.word	1073759875
 1757 0060 85460040 		.word	1073759877
 1758 0064 86460040 		.word	1073759878
 1759              		.cfi_endproc
 1760              	.LFE8:
 1761              		.size	CyPmHibRestore, .-CyPmHibRestore
 1762              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1763              		.align	2
 1764              		.global	CyPmCtwSetInterval
 1765              		.thumb
 1766              		.thumb_func
 1767              		.type	CyPmCtwSetInterval, %function
 1768              	CyPmCtwSetInterval:
 1769              	.LFB9:
1500:.\Generated_Source\PSoC5/cyPm.c **** 
1501:.\Generated_Source\PSoC5/cyPm.c **** 
1502:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1503:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1504:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 59


1505:.\Generated_Source\PSoC5/cyPm.c **** *
1506:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1507:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1508:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1509:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1510:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1511:.\Generated_Source\PSoC5/cyPm.c **** *
1512:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1513:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1514:.\Generated_Source\PSoC5/cyPm.c **** *
1515:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1516:.\Generated_Source\PSoC5/cyPm.c **** *  None
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1522:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1523:.\Generated_Source\PSoC5/cyPm.c **** {
 1770              		.loc 1 1523 0
 1771              		.cfi_startproc
 1772              		@ args = 0, pretend = 0, frame = 8
 1773              		@ frame_needed = 1, uses_anonymous_args = 0
 1774 0000 80B5     		push	{r7, lr}
 1775              		.cfi_def_cfa_offset 8
 1776              		.cfi_offset 7, -8
 1777              		.cfi_offset 14, -4
 1778 0002 82B0     		sub	sp, sp, #8
 1779              		.cfi_def_cfa_offset 16
 1780 0004 00AF     		add	r7, sp, #0
 1781              		.cfi_def_cfa_register 7
 1782 0006 0346     		mov	r3, r0
 1783 0008 FB71     		strb	r3, [r7, #7]
1524:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1525:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1784              		.loc 1 1525 0
 1785 000a 1F4B     		ldr	r3, .L108
 1786 000c 1E4A     		ldr	r2, .L108
 1787 000e 1278     		ldrb	r2, [r2]
 1788 0010 D2B2     		uxtb	r2, r2
 1789 0012 22F00802 		bic	r2, r2, #8
 1790 0016 D2B2     		uxtb	r2, r2
 1791 0018 1A70     		strb	r2, [r3]
1526:.\Generated_Source\PSoC5/cyPm.c **** 
1527:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1528:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1792              		.loc 1 1528 0
 1793 001a FFF7FEFF 		bl	CyILO_Start1K
1529:.\Generated_Source\PSoC5/cyPm.c **** 
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1531:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1794              		.loc 1 1531 0
 1795 001e 1A4B     		ldr	r3, .L108
 1796 0020 1B78     		ldrb	r3, [r3]
 1797 0022 DBB2     		uxtb	r3, r3
 1798 0024 03F00403 		and	r3, r3, #4
 1799 0028 002B     		cmp	r3, #0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 60


 1800 002a 19D0     		beq	.L104
1532:.\Generated_Source\PSoC5/cyPm.c ****     {
1533:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1534:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1801              		.loc 1 1534 0
 1802 002c 174B     		ldr	r3, .L108+4
 1803 002e 1B78     		ldrb	r3, [r3]
 1804 0030 DBB2     		uxtb	r3, r3
 1805 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1806 0034 9A42     		cmp	r2, r3
 1807 0036 24D0     		beq	.L103
1535:.\Generated_Source\PSoC5/cyPm.c ****         {
1536:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1537:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1808              		.loc 1 1537 0
 1809 0038 134B     		ldr	r3, .L108
 1810 003a 134A     		ldr	r2, .L108
 1811 003c 1278     		ldrb	r2, [r2]
 1812 003e D2B2     		uxtb	r2, r2
 1813 0040 22F00402 		bic	r2, r2, #4
 1814 0044 D2B2     		uxtb	r2, r2
 1815 0046 1A70     		strb	r2, [r3]
1538:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1816              		.loc 1 1538 0
 1817 0048 104B     		ldr	r3, .L108+4
 1818 004a FA79     		ldrb	r2, [r7, #7]
 1819 004c 1A70     		strb	r2, [r3]
1539:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1820              		.loc 1 1539 0
 1821 004e 0E4B     		ldr	r3, .L108
 1822 0050 0D4A     		ldr	r2, .L108
 1823 0052 1278     		ldrb	r2, [r2]
 1824 0054 D2B2     		uxtb	r2, r2
 1825 0056 42F00402 		orr	r2, r2, #4
 1826 005a D2B2     		uxtb	r2, r2
 1827 005c 1A70     		strb	r2, [r3]
 1828 005e 10E0     		b	.L103
 1829              	.L104:
1540:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1541:.\Generated_Source\PSoC5/cyPm.c ****     }
1542:.\Generated_Source\PSoC5/cyPm.c ****     else
1543:.\Generated_Source\PSoC5/cyPm.c ****     {
1544:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1545:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1830              		.loc 1 1545 0
 1831 0060 0A4B     		ldr	r3, .L108+4
 1832 0062 1B78     		ldrb	r3, [r3]
 1833 0064 DBB2     		uxtb	r3, r3
 1834 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1835 0068 9A42     		cmp	r2, r3
 1836 006a 02D0     		beq	.L107
1546:.\Generated_Source\PSoC5/cyPm.c ****         {
1547:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1548:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1837              		.loc 1 1548 0
 1838 006c 074B     		ldr	r3, .L108+4
 1839 006e FA79     		ldrb	r2, [r7, #7]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 61


 1840 0070 1A70     		strb	r2, [r3]
 1841              	.L107:
1549:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1550:.\Generated_Source\PSoC5/cyPm.c **** 
1551:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1552:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1842              		.loc 1 1552 0
 1843 0072 054B     		ldr	r3, .L108
 1844 0074 044A     		ldr	r2, .L108
 1845 0076 1278     		ldrb	r2, [r2]
 1846 0078 D2B2     		uxtb	r2, r2
 1847 007a 42F00402 		orr	r2, r2, #4
 1848 007e D2B2     		uxtb	r2, r2
 1849 0080 1A70     		strb	r2, [r3]
 1850              	.L103:
1553:.\Generated_Source\PSoC5/cyPm.c ****     }
1554:.\Generated_Source\PSoC5/cyPm.c **** }
 1851              		.loc 1 1554 0
 1852 0082 0837     		adds	r7, r7, #8
 1853 0084 BD46     		mov	sp, r7
 1854              		@ sp needed
 1855 0086 80BD     		pop	{r7, pc}
 1856              	.L109:
 1857              		.align	2
 1858              	.L108:
 1859 0088 82430040 		.word	1073759106
 1860 008c 81430040 		.word	1073759105
 1861              		.cfi_endproc
 1862              	.LFE9:
 1863              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1864              		.section	.text.CyPmOppsSet,"ax",%progbits
 1865              		.align	2
 1866              		.global	CyPmOppsSet
 1867              		.thumb
 1868              		.thumb_func
 1869              		.type	CyPmOppsSet, %function
 1870              	CyPmOppsSet:
 1871              	.LFB10:
1555:.\Generated_Source\PSoC5/cyPm.c **** 
1556:.\Generated_Source\PSoC5/cyPm.c **** 
1557:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1558:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1559:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1560:.\Generated_Source\PSoC5/cyPm.c **** *
1561:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1562:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1563:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1564:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1565:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1566:.\Generated_Source\PSoC5/cyPm.c **** *
1567:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1568:.\Generated_Source\PSoC5/cyPm.c **** *  None
1569:.\Generated_Source\PSoC5/cyPm.c **** *
1570:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1571:.\Generated_Source\PSoC5/cyPm.c **** *  None
1572:.\Generated_Source\PSoC5/cyPm.c **** *
1573:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 62


1574:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1575:.\Generated_Source\PSoC5/cyPm.c **** {
 1872              		.loc 1 1575 0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 0
 1875              		@ frame_needed = 1, uses_anonymous_args = 0
 1876 0000 80B5     		push	{r7, lr}
 1877              		.cfi_def_cfa_offset 8
 1878              		.cfi_offset 7, -8
 1879              		.cfi_offset 14, -4
 1880 0002 00AF     		add	r7, sp, #0
 1881              		.cfi_def_cfa_register 7
1576:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1577:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1882              		.loc 1 1577 0
 1883 0004 0C4B     		ldr	r3, .L112
 1884 0006 1B78     		ldrb	r3, [r3]
 1885 0008 DBB2     		uxtb	r3, r3
 1886 000a 03F00103 		and	r3, r3, #1
 1887 000e 002B     		cmp	r3, #0
 1888 0010 01D1     		bne	.L111
1578:.\Generated_Source\PSoC5/cyPm.c ****     {
1579:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1580:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1889              		.loc 1 1580 0
 1890 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1891              	.L111:
1581:.\Generated_Source\PSoC5/cyPm.c ****     }
1582:.\Generated_Source\PSoC5/cyPm.c **** 
1583:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1584:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1892              		.loc 1 1584 0
 1893 0016 094B     		ldr	r3, .L112+4
 1894 0018 084A     		ldr	r2, .L112+4
 1895 001a 1278     		ldrb	r2, [r2]
 1896 001c D2B2     		uxtb	r2, r2
 1897 001e 22F02002 		bic	r2, r2, #32
 1898 0022 D2B2     		uxtb	r2, r2
 1899 0024 1A70     		strb	r2, [r3]
1585:.\Generated_Source\PSoC5/cyPm.c **** 
1586:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1587:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1900              		.loc 1 1587 0
 1901 0026 054B     		ldr	r3, .L112+4
 1902 0028 044A     		ldr	r2, .L112+4
 1903 002a 1278     		ldrb	r2, [r2]
 1904 002c D2B2     		uxtb	r2, r2
 1905 002e 42F01002 		orr	r2, r2, #16
 1906 0032 D2B2     		uxtb	r2, r2
 1907 0034 1A70     		strb	r2, [r3]
1588:.\Generated_Source\PSoC5/cyPm.c **** }
 1908              		.loc 1 1588 0
 1909 0036 80BD     		pop	{r7, pc}
 1910              	.L113:
 1911              		.align	2
 1912              	.L112:
 1913 0038 08430040 		.word	1073758984
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 63


 1914 003c 82430040 		.word	1073759106
 1915              		.cfi_endproc
 1916              	.LFE10:
 1917              		.size	CyPmOppsSet, .-CyPmOppsSet
 1918              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1919              		.align	2
 1920              		.global	CyPmFtwSetInterval
 1921              		.thumb
 1922              		.thumb_func
 1923              		.type	CyPmFtwSetInterval, %function
 1924              	CyPmFtwSetInterval:
 1925              	.LFB11:
1589:.\Generated_Source\PSoC5/cyPm.c **** 
1590:.\Generated_Source\PSoC5/cyPm.c **** 
1591:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1592:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1593:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1594:.\Generated_Source\PSoC5/cyPm.c **** *
1595:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1596:.\Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1597:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1598:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1599:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1600:.\Generated_Source\PSoC5/cyPm.c **** *
1601:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1602:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1603:.\Generated_Source\PSoC5/cyPm.c **** *
1604:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1605:.\Generated_Source\PSoC5/cyPm.c **** *  None
1606:.\Generated_Source\PSoC5/cyPm.c **** *
1607:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1608:.\Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1609:.\Generated_Source\PSoC5/cyPm.c **** *
1610:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1611:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1612:.\Generated_Source\PSoC5/cyPm.c **** {
 1926              		.loc 1 1612 0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 8
 1929              		@ frame_needed = 1, uses_anonymous_args = 0
 1930 0000 80B5     		push	{r7, lr}
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 7, -8
 1933              		.cfi_offset 14, -4
 1934 0002 82B0     		sub	sp, sp, #8
 1935              		.cfi_def_cfa_offset 16
 1936 0004 00AF     		add	r7, sp, #0
 1937              		.cfi_def_cfa_register 7
 1938 0006 0346     		mov	r3, r0
 1939 0008 FB71     		strb	r3, [r7, #7]
1613:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1614:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1940              		.loc 1 1614 0
 1941 000a 1F4B     		ldr	r3, .L119
 1942 000c 1E4A     		ldr	r2, .L119
 1943 000e 1278     		ldrb	r2, [r2]
 1944 0010 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 64


 1945 0012 22F00202 		bic	r2, r2, #2
 1946 0016 D2B2     		uxtb	r2, r2
 1947 0018 1A70     		strb	r2, [r3]
1615:.\Generated_Source\PSoC5/cyPm.c **** 
1616:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1617:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1948              		.loc 1 1617 0
 1949 001a FFF7FEFF 		bl	CyILO_Start100K
1618:.\Generated_Source\PSoC5/cyPm.c **** 
1619:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
1620:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1950              		.loc 1 1620 0
 1951 001e 1A4B     		ldr	r3, .L119
 1952 0020 1B78     		ldrb	r3, [r3]
 1953 0022 DBB2     		uxtb	r3, r3
 1954 0024 03F00103 		and	r3, r3, #1
 1955 0028 002B     		cmp	r3, #0
 1956 002a 19D0     		beq	.L115
1621:.\Generated_Source\PSoC5/cyPm.c ****     {
1622:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1623:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1957              		.loc 1 1623 0
 1958 002c 174B     		ldr	r3, .L119+4
 1959 002e 1B78     		ldrb	r3, [r3]
 1960 0030 DBB2     		uxtb	r3, r3
 1961 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1962 0034 9A42     		cmp	r2, r3
 1963 0036 24D0     		beq	.L114
1624:.\Generated_Source\PSoC5/cyPm.c ****         {
1625:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1626:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1964              		.loc 1 1626 0
 1965 0038 134B     		ldr	r3, .L119
 1966 003a 134A     		ldr	r2, .L119
 1967 003c 1278     		ldrb	r2, [r2]
 1968 003e D2B2     		uxtb	r2, r2
 1969 0040 22F00102 		bic	r2, r2, #1
 1970 0044 D2B2     		uxtb	r2, r2
 1971 0046 1A70     		strb	r2, [r3]
1627:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1972              		.loc 1 1627 0
 1973 0048 104B     		ldr	r3, .L119+4
 1974 004a FA79     		ldrb	r2, [r7, #7]
 1975 004c 1A70     		strb	r2, [r3]
1628:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1976              		.loc 1 1628 0
 1977 004e 0E4B     		ldr	r3, .L119
 1978 0050 0D4A     		ldr	r2, .L119
 1979 0052 1278     		ldrb	r2, [r2]
 1980 0054 D2B2     		uxtb	r2, r2
 1981 0056 42F00102 		orr	r2, r2, #1
 1982 005a D2B2     		uxtb	r2, r2
 1983 005c 1A70     		strb	r2, [r3]
 1984 005e 10E0     		b	.L114
 1985              	.L115:
1629:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1630:.\Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 65


1631:.\Generated_Source\PSoC5/cyPm.c ****     else
1632:.\Generated_Source\PSoC5/cyPm.c ****     {
1633:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1634:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1986              		.loc 1 1634 0
 1987 0060 0A4B     		ldr	r3, .L119+4
 1988 0062 1B78     		ldrb	r3, [r3]
 1989 0064 DBB2     		uxtb	r3, r3
 1990 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1991 0068 9A42     		cmp	r2, r3
 1992 006a 02D0     		beq	.L118
1635:.\Generated_Source\PSoC5/cyPm.c ****         {
1636:.\Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1637:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1993              		.loc 1 1637 0
 1994 006c 074B     		ldr	r3, .L119+4
 1995 006e FA79     		ldrb	r2, [r7, #7]
 1996 0070 1A70     		strb	r2, [r3]
 1997              	.L118:
1638:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1639:.\Generated_Source\PSoC5/cyPm.c **** 
1640:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1641:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1998              		.loc 1 1641 0
 1999 0072 054B     		ldr	r3, .L119
 2000 0074 044A     		ldr	r2, .L119
 2001 0076 1278     		ldrb	r2, [r2]
 2002 0078 D2B2     		uxtb	r2, r2
 2003 007a 42F00102 		orr	r2, r2, #1
 2004 007e D2B2     		uxtb	r2, r2
 2005 0080 1A70     		strb	r2, [r3]
 2006              	.L114:
1642:.\Generated_Source\PSoC5/cyPm.c ****     }
1643:.\Generated_Source\PSoC5/cyPm.c **** }
 2007              		.loc 1 1643 0
 2008 0082 0837     		adds	r7, r7, #8
 2009 0084 BD46     		mov	sp, r7
 2010              		@ sp needed
 2011 0086 80BD     		pop	{r7, pc}
 2012              	.L120:
 2013              		.align	2
 2014              	.L119:
 2015 0088 82430040 		.word	1073759106
 2016 008c 80430040 		.word	1073759104
 2017              		.cfi_endproc
 2018              	.LFE11:
 2019              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2020              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2021              		.align	2
 2022              		.thumb
 2023              		.thumb_func
 2024              		.type	CyPmHibSlpSaveSet, %function
 2025              	CyPmHibSlpSaveSet:
 2026              	.LFB12:
1644:.\Generated_Source\PSoC5/cyPm.c **** 
1645:.\Generated_Source\PSoC5/cyPm.c **** 
1646:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 66


1647:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1648:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1649:.\Generated_Source\PSoC5/cyPm.c **** *
1650:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1651:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1652:.\Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1653:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1654:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1655:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
1656:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1657:.\Generated_Source\PSoC5/cyPm.c **** *
1658:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1659:.\Generated_Source\PSoC5/cyPm.c **** *  None
1660:.\Generated_Source\PSoC5/cyPm.c **** *
1661:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1662:.\Generated_Source\PSoC5/cyPm.c **** *  None
1663:.\Generated_Source\PSoC5/cyPm.c **** *
1664:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1665:.\Generated_Source\PSoC5/cyPm.c **** *  No
1666:.\Generated_Source\PSoC5/cyPm.c **** *
1667:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1668:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1669:.\Generated_Source\PSoC5/cyPm.c **** {
 2027              		.loc 1 1669 0
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 0
 2030              		@ frame_needed = 1, uses_anonymous_args = 0
 2031              		@ link register save eliminated.
 2032 0000 80B4     		push	{r7}
 2033              		.cfi_def_cfa_offset 4
 2034              		.cfi_offset 7, -4
 2035 0002 00AF     		add	r7, sp, #0
 2036              		.cfi_def_cfa_register 7
1670:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1671:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2037              		.loc 1 1671 0
 2038 0004 804B     		ldr	r3, .L124
 2039 0006 1B78     		ldrb	r3, [r3]
 2040 0008 DAB2     		uxtb	r2, r3
 2041 000a 804B     		ldr	r3, .L124+4
 2042 000c 5A72     		strb	r2, [r3, #9]
1672:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2043              		.loc 1 1672 0
 2044 000e 804B     		ldr	r3, .L124+8
 2045 0010 1B78     		ldrb	r3, [r3]
 2046 0012 DAB2     		uxtb	r2, r3
 2047 0014 7D4B     		ldr	r3, .L124+4
 2048 0016 9A72     		strb	r2, [r3, #10]
1673:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2049              		.loc 1 1673 0
 2050 0018 7E4B     		ldr	r3, .L124+12
 2051 001a 1B78     		ldrb	r3, [r3]
 2052 001c DAB2     		uxtb	r2, r3
 2053 001e 7B4B     		ldr	r3, .L124+4
 2054 0020 DA72     		strb	r2, [r3, #11]
1674:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2055              		.loc 1 1674 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 67


 2056 0022 7D4B     		ldr	r3, .L124+16
 2057 0024 1B78     		ldrb	r3, [r3]
 2058 0026 DAB2     		uxtb	r2, r3
 2059 0028 784B     		ldr	r3, .L124+4
 2060 002a 1A73     		strb	r2, [r3, #12]
1675:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2061              		.loc 1 1675 0
 2062 002c 7B4B     		ldr	r3, .L124+20
 2063 002e 1B78     		ldrb	r3, [r3]
 2064 0030 DAB2     		uxtb	r2, r3
 2065 0032 764B     		ldr	r3, .L124+4
 2066 0034 5A73     		strb	r2, [r3, #13]
1676:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2067              		.loc 1 1676 0
 2068 0036 7A4B     		ldr	r3, .L124+24
 2069 0038 1B78     		ldrb	r3, [r3]
 2070 003a DAB2     		uxtb	r2, r3
 2071 003c 734B     		ldr	r3, .L124+4
 2072 003e 9A73     		strb	r2, [r3, #14]
1677:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2073              		.loc 1 1677 0
 2074 0040 784B     		ldr	r3, .L124+28
 2075 0042 1B78     		ldrb	r3, [r3]
 2076 0044 DAB2     		uxtb	r2, r3
 2077 0046 714B     		ldr	r3, .L124+4
 2078 0048 DA73     		strb	r2, [r3, #15]
1678:.\Generated_Source\PSoC5/cyPm.c **** 
1679:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2079              		.loc 1 1679 0
 2080 004a 774B     		ldr	r3, .L124+32
 2081 004c 1B78     		ldrb	r3, [r3]
 2082 004e DAB2     		uxtb	r2, r3
 2083 0050 6E4B     		ldr	r3, .L124+4
 2084 0052 1A74     		strb	r2, [r3, #16]
1680:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2085              		.loc 1 1680 0
 2086 0054 754B     		ldr	r3, .L124+36
 2087 0056 1B78     		ldrb	r3, [r3]
 2088 0058 DAB2     		uxtb	r2, r3
 2089 005a 6C4B     		ldr	r3, .L124+4
 2090 005c 5A74     		strb	r2, [r3, #17]
1681:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2091              		.loc 1 1681 0
 2092 005e 744B     		ldr	r3, .L124+40
 2093 0060 1B78     		ldrb	r3, [r3]
 2094 0062 DAB2     		uxtb	r2, r3
 2095 0064 694B     		ldr	r3, .L124+4
 2096 0066 9A74     		strb	r2, [r3, #18]
1682:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2097              		.loc 1 1682 0
 2098 0068 724B     		ldr	r3, .L124+44
 2099 006a 1B78     		ldrb	r3, [r3]
 2100 006c DAB2     		uxtb	r2, r3
 2101 006e 674B     		ldr	r3, .L124+4
 2102 0070 DA74     		strb	r2, [r3, #19]
1683:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2103              		.loc 1 1683 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 68


 2104 0072 714B     		ldr	r3, .L124+48
 2105 0074 1B78     		ldrb	r3, [r3]
 2106 0076 DAB2     		uxtb	r2, r3
 2107 0078 644B     		ldr	r3, .L124+4
 2108 007a 1A75     		strb	r2, [r3, #20]
1684:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2109              		.loc 1 1684 0
 2110 007c 6F4B     		ldr	r3, .L124+52
 2111 007e 1B78     		ldrb	r3, [r3]
 2112 0080 DAB2     		uxtb	r2, r3
 2113 0082 624B     		ldr	r3, .L124+4
 2114 0084 5A75     		strb	r2, [r3, #21]
1685:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2115              		.loc 1 1685 0
 2116 0086 6E4B     		ldr	r3, .L124+56
 2117 0088 1B78     		ldrb	r3, [r3]
 2118 008a DAB2     		uxtb	r2, r3
 2119 008c 5F4B     		ldr	r3, .L124+4
 2120 008e 9A75     		strb	r2, [r3, #22]
1686:.\Generated_Source\PSoC5/cyPm.c **** 
1687:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2121              		.loc 1 1687 0
 2122 0090 6C4B     		ldr	r3, .L124+60
 2123 0092 1B78     		ldrb	r3, [r3]
 2124 0094 DAB2     		uxtb	r2, r3
 2125 0096 5D4B     		ldr	r3, .L124+4
 2126 0098 DA75     		strb	r2, [r3, #23]
1688:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2127              		.loc 1 1688 0
 2128 009a 6B4B     		ldr	r3, .L124+64
 2129 009c 1B78     		ldrb	r3, [r3]
 2130 009e DAB2     		uxtb	r2, r3
 2131 00a0 5A4B     		ldr	r3, .L124+4
 2132 00a2 1A76     		strb	r2, [r3, #24]
1689:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2133              		.loc 1 1689 0
 2134 00a4 694B     		ldr	r3, .L124+68
 2135 00a6 1B78     		ldrb	r3, [r3]
 2136 00a8 DAB2     		uxtb	r2, r3
 2137 00aa 584B     		ldr	r3, .L124+4
 2138 00ac 5A76     		strb	r2, [r3, #25]
1690:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2139              		.loc 1 1690 0
 2140 00ae 684B     		ldr	r3, .L124+72
 2141 00b0 1B78     		ldrb	r3, [r3]
 2142 00b2 DAB2     		uxtb	r2, r3
 2143 00b4 554B     		ldr	r3, .L124+4
 2144 00b6 9A76     		strb	r2, [r3, #26]
1691:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2145              		.loc 1 1691 0
 2146 00b8 664B     		ldr	r3, .L124+76
 2147 00ba 1B78     		ldrb	r3, [r3]
 2148 00bc DAB2     		uxtb	r2, r3
 2149 00be 534B     		ldr	r3, .L124+4
 2150 00c0 DA76     		strb	r2, [r3, #27]
1692:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2151              		.loc 1 1692 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 69


 2152 00c2 654B     		ldr	r3, .L124+80
 2153 00c4 1B78     		ldrb	r3, [r3]
 2154 00c6 DAB2     		uxtb	r2, r3
 2155 00c8 504B     		ldr	r3, .L124+4
 2156 00ca 1A77     		strb	r2, [r3, #28]
1693:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2157              		.loc 1 1693 0
 2158 00cc 634B     		ldr	r3, .L124+84
 2159 00ce 1B78     		ldrb	r3, [r3]
 2160 00d0 DAB2     		uxtb	r2, r3
 2161 00d2 4E4B     		ldr	r3, .L124+4
 2162 00d4 5A77     		strb	r2, [r3, #29]
1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2163              		.loc 1 1695 0
 2164 00d6 624B     		ldr	r3, .L124+88
 2165 00d8 1B78     		ldrb	r3, [r3]
 2166 00da DAB2     		uxtb	r2, r3
 2167 00dc 4B4B     		ldr	r3, .L124+4
 2168 00de 9A77     		strb	r2, [r3, #30]
1696:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2169              		.loc 1 1696 0
 2170 00e0 604B     		ldr	r3, .L124+92
 2171 00e2 1B78     		ldrb	r3, [r3]
 2172 00e4 DAB2     		uxtb	r2, r3
 2173 00e6 494B     		ldr	r3, .L124+4
 2174 00e8 DA77     		strb	r2, [r3, #31]
1697:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2175              		.loc 1 1697 0
 2176 00ea 5F4B     		ldr	r3, .L124+96
 2177 00ec 1B78     		ldrb	r3, [r3]
 2178 00ee DAB2     		uxtb	r2, r3
 2179 00f0 464B     		ldr	r3, .L124+4
 2180 00f2 83F82020 		strb	r2, [r3, #32]
1698:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2181              		.loc 1 1698 0
 2182 00f6 5D4B     		ldr	r3, .L124+100
 2183 00f8 1B78     		ldrb	r3, [r3]
 2184 00fa DAB2     		uxtb	r2, r3
 2185 00fc 434B     		ldr	r3, .L124+4
 2186 00fe 83F82120 		strb	r2, [r3, #33]
1699:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2187              		.loc 1 1699 0
 2188 0102 5B4B     		ldr	r3, .L124+104
 2189 0104 1B78     		ldrb	r3, [r3]
 2190 0106 DAB2     		uxtb	r2, r3
 2191 0108 404B     		ldr	r3, .L124+4
 2192 010a 83F82220 		strb	r2, [r3, #34]
1700:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2193              		.loc 1 1700 0
 2194 010e 594B     		ldr	r3, .L124+108
 2195 0110 1B78     		ldrb	r3, [r3]
 2196 0112 DAB2     		uxtb	r2, r3
 2197 0114 3D4B     		ldr	r3, .L124+4
 2198 0116 83F82320 		strb	r2, [r3, #35]
1701:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2199              		.loc 1 1701 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 70


 2200 011a 574B     		ldr	r3, .L124+112
 2201 011c 1B78     		ldrb	r3, [r3]
 2202 011e DAB2     		uxtb	r2, r3
 2203 0120 3A4B     		ldr	r3, .L124+4
 2204 0122 83F82420 		strb	r2, [r3, #36]
1702:.\Generated_Source\PSoC5/cyPm.c **** 
1703:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2205              		.loc 1 1703 0
 2206 0126 384B     		ldr	r3, .L124
 2207 0128 0022     		movs	r2, #0
 2208 012a 1A70     		strb	r2, [r3]
1704:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2209              		.loc 1 1704 0
 2210 012c 384B     		ldr	r3, .L124+8
 2211 012e 0022     		movs	r2, #0
 2212 0130 1A70     		strb	r2, [r3]
1705:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2213              		.loc 1 1705 0
 2214 0132 384B     		ldr	r3, .L124+12
 2215 0134 0022     		movs	r2, #0
 2216 0136 1A70     		strb	r2, [r3]
1706:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2217              		.loc 1 1706 0
 2218 0138 374B     		ldr	r3, .L124+16
 2219 013a 0022     		movs	r2, #0
 2220 013c 1A70     		strb	r2, [r3]
1707:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2221              		.loc 1 1707 0
 2222 013e 374B     		ldr	r3, .L124+20
 2223 0140 0022     		movs	r2, #0
 2224 0142 1A70     		strb	r2, [r3]
1708:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2225              		.loc 1 1708 0
 2226 0144 364B     		ldr	r3, .L124+24
 2227 0146 0022     		movs	r2, #0
 2228 0148 1A70     		strb	r2, [r3]
1709:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2229              		.loc 1 1709 0
 2230 014a 364B     		ldr	r3, .L124+28
 2231 014c 0022     		movs	r2, #0
 2232 014e 1A70     		strb	r2, [r3]
1710:.\Generated_Source\PSoC5/cyPm.c **** 
1711:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2233              		.loc 1 1711 0
 2234 0150 354B     		ldr	r3, .L124+32
 2235 0152 0022     		movs	r2, #0
 2236 0154 1A70     		strb	r2, [r3]
1712:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2237              		.loc 1 1712 0
 2238 0156 354B     		ldr	r3, .L124+36
 2239 0158 0022     		movs	r2, #0
 2240 015a 1A70     		strb	r2, [r3]
1713:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2241              		.loc 1 1713 0
 2242 015c 344B     		ldr	r3, .L124+40
 2243 015e 0022     		movs	r2, #0
 2244 0160 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 71


1714:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2245              		.loc 1 1714 0
 2246 0162 344B     		ldr	r3, .L124+44
 2247 0164 0022     		movs	r2, #0
 2248 0166 1A70     		strb	r2, [r3]
1715:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2249              		.loc 1 1715 0
 2250 0168 334B     		ldr	r3, .L124+48
 2251 016a 0022     		movs	r2, #0
 2252 016c 1A70     		strb	r2, [r3]
1716:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2253              		.loc 1 1716 0
 2254 016e 334B     		ldr	r3, .L124+52
 2255 0170 0022     		movs	r2, #0
 2256 0172 1A70     		strb	r2, [r3]
1717:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2257              		.loc 1 1717 0
 2258 0174 324B     		ldr	r3, .L124+56
 2259 0176 0022     		movs	r2, #0
 2260 0178 1A70     		strb	r2, [r3]
1718:.\Generated_Source\PSoC5/cyPm.c **** 
1719:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2261              		.loc 1 1719 0
 2262 017a 324B     		ldr	r3, .L124+60
 2263 017c 0022     		movs	r2, #0
 2264 017e 1A70     		strb	r2, [r3]
1720:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2265              		.loc 1 1720 0
 2266 0180 314B     		ldr	r3, .L124+64
 2267 0182 0022     		movs	r2, #0
 2268 0184 1A70     		strb	r2, [r3]
1721:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2269              		.loc 1 1721 0
 2270 0186 314B     		ldr	r3, .L124+68
 2271 0188 0022     		movs	r2, #0
 2272 018a 1A70     		strb	r2, [r3]
1722:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2273              		.loc 1 1722 0
 2274 018c 304B     		ldr	r3, .L124+72
 2275 018e 0022     		movs	r2, #0
 2276 0190 1A70     		strb	r2, [r3]
1723:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2277              		.loc 1 1723 0
 2278 0192 304B     		ldr	r3, .L124+76
 2279 0194 0022     		movs	r2, #0
 2280 0196 1A70     		strb	r2, [r3]
1724:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2281              		.loc 1 1724 0
 2282 0198 2F4B     		ldr	r3, .L124+80
 2283 019a 0022     		movs	r2, #0
 2284 019c 1A70     		strb	r2, [r3]
1725:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2285              		.loc 1 1725 0
 2286 019e 2F4B     		ldr	r3, .L124+84
 2287 01a0 0022     		movs	r2, #0
 2288 01a2 1A70     		strb	r2, [r3]
1726:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 72


1727:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2289              		.loc 1 1727 0
 2290 01a4 2E4B     		ldr	r3, .L124+88
 2291 01a6 0022     		movs	r2, #0
 2292 01a8 1A70     		strb	r2, [r3]
1728:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2293              		.loc 1 1728 0
 2294 01aa 2E4B     		ldr	r3, .L124+92
 2295 01ac 0022     		movs	r2, #0
 2296 01ae 1A70     		strb	r2, [r3]
1729:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2297              		.loc 1 1729 0
 2298 01b0 2D4B     		ldr	r3, .L124+96
 2299 01b2 0022     		movs	r2, #0
 2300 01b4 1A70     		strb	r2, [r3]
1730:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2301              		.loc 1 1730 0
 2302 01b6 2D4B     		ldr	r3, .L124+100
 2303 01b8 0022     		movs	r2, #0
 2304 01ba 1A70     		strb	r2, [r3]
1731:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2305              		.loc 1 1731 0
 2306 01bc 2C4B     		ldr	r3, .L124+104
 2307 01be 0022     		movs	r2, #0
 2308 01c0 1A70     		strb	r2, [r3]
1732:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2309              		.loc 1 1732 0
 2310 01c2 2C4B     		ldr	r3, .L124+108
 2311 01c4 0022     		movs	r2, #0
 2312 01c6 1A70     		strb	r2, [r3]
1733:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2313              		.loc 1 1733 0
 2314 01c8 2B4B     		ldr	r3, .L124+112
 2315 01ca 0022     		movs	r2, #0
 2316 01cc 1A70     		strb	r2, [r3]
1734:.\Generated_Source\PSoC5/cyPm.c **** 
1735:.\Generated_Source\PSoC5/cyPm.c **** 
1736:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1737:.\Generated_Source\PSoC5/cyPm.c **** 
1738:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1739:.\Generated_Source\PSoC5/cyPm.c **** 
1740:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1741:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1742:.\Generated_Source\PSoC5/cyPm.c ****         {
1743:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1744:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1745:.\Generated_Source\PSoC5/cyPm.c **** 
1746:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1747:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1748:.\Generated_Source\PSoC5/cyPm.c **** 
1749:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1750:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1751:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1752:.\Generated_Source\PSoC5/cyPm.c **** 
1753:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1754:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1755:.\Generated_Source\PSoC5/cyPm.c ****         }
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 73


1756:.\Generated_Source\PSoC5/cyPm.c ****         else
1757:.\Generated_Source\PSoC5/cyPm.c ****         {
1758:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1759:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1760:.\Generated_Source\PSoC5/cyPm.c ****         }
1761:.\Generated_Source\PSoC5/cyPm.c **** 
1762:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1763:.\Generated_Source\PSoC5/cyPm.c **** 
1764:.\Generated_Source\PSoC5/cyPm.c **** 
1765:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1766:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1767:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1768:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1769:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2317              		.loc 1 1769 0
 2318 01ce 2B4B     		ldr	r3, .L124+116
 2319 01d0 1B78     		ldrb	r3, [r3]
 2320 01d2 DBB2     		uxtb	r3, r3
 2321 01d4 03F00803 		and	r3, r3, #8
 2322 01d8 002B     		cmp	r3, #0
 2323 01da 0CD0     		beq	.L122
1770:.\Generated_Source\PSoC5/cyPm.c ****     {
1771:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2324              		.loc 1 1771 0
 2325 01dc 0B4B     		ldr	r3, .L124+4
 2326 01de 0122     		movs	r2, #1
 2327 01e0 83F82E20 		strb	r2, [r3, #46]
1772:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2328              		.loc 1 1772 0
 2329 01e4 254B     		ldr	r3, .L124+116
 2330 01e6 254A     		ldr	r2, .L124+116
 2331 01e8 1278     		ldrb	r2, [r2]
 2332 01ea D2B2     		uxtb	r2, r2
 2333 01ec 22F00802 		bic	r2, r2, #8
 2334 01f0 D2B2     		uxtb	r2, r2
 2335 01f2 1A70     		strb	r2, [r3]
 2336 01f4 03E0     		b	.L121
 2337              	.L122:
1773:.\Generated_Source\PSoC5/cyPm.c ****     }
1774:.\Generated_Source\PSoC5/cyPm.c ****     else
1775:.\Generated_Source\PSoC5/cyPm.c ****     {
1776:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2338              		.loc 1 1776 0
 2339 01f6 054B     		ldr	r3, .L124+4
 2340 01f8 0022     		movs	r2, #0
 2341 01fa 83F82E20 		strb	r2, [r3, #46]
 2342              	.L121:
1777:.\Generated_Source\PSoC5/cyPm.c ****     }
1778:.\Generated_Source\PSoC5/cyPm.c **** }
 2343              		.loc 1 1778 0
 2344 01fe BD46     		mov	sp, r7
 2345              		@ sp needed
 2346 0200 5DF8047B 		ldr	r7, [sp], #4
 2347 0204 7047     		bx	lr
 2348              	.L125:
 2349 0206 00BF     		.align	2
 2350              	.L124:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 74


 2351 0208 005A0040 		.word	1073764864
 2352 020c 00000000 		.word	cyPmBackup
 2353 0210 025A0040 		.word	1073764866
 2354 0214 035A0040 		.word	1073764867
 2355 0218 045A0040 		.word	1073764868
 2356 021c 065A0040 		.word	1073764870
 2357 0220 085A0040 		.word	1073764872
 2358 0224 0A5A0040 		.word	1073764874
 2359 0228 105A0040 		.word	1073764880
 2360 022c 125A0040 		.word	1073764882
 2361 0230 135A0040 		.word	1073764883
 2362 0234 145A0040 		.word	1073764884
 2363 0238 165A0040 		.word	1073764886
 2364 023c 185A0040 		.word	1073764888
 2365 0240 1A5A0040 		.word	1073764890
 2366 0244 205A0040 		.word	1073764896
 2367 0248 225A0040 		.word	1073764898
 2368 024c 235A0040 		.word	1073764899
 2369 0250 245A0040 		.word	1073764900
 2370 0254 265A0040 		.word	1073764902
 2371 0258 285A0040 		.word	1073764904
 2372 025c 2A5A0040 		.word	1073764906
 2373 0260 305A0040 		.word	1073764912
 2374 0264 325A0040 		.word	1073764914
 2375 0268 335A0040 		.word	1073764915
 2376 026c 345A0040 		.word	1073764916
 2377 0270 365A0040 		.word	1073764918
 2378 0274 385A0040 		.word	1073764920
 2379 0278 3A5A0040 		.word	1073764922
 2380 027c 22430040 		.word	1073759010
 2381              		.cfi_endproc
 2382              	.LFE12:
 2383              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2384              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2385              		.align	2
 2386              		.thumb
 2387              		.thumb_func
 2388              		.type	CyPmHibSlpRestore, %function
 2389              	CyPmHibSlpRestore:
 2390              	.LFB13:
1779:.\Generated_Source\PSoC5/cyPm.c **** 
1780:.\Generated_Source\PSoC5/cyPm.c **** 
1781:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1782:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1783:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1784:.\Generated_Source\PSoC5/cyPm.c **** *
1785:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1786:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1787:.\Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1788:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1789:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1790:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1791:.\Generated_Source\PSoC5/cyPm.c **** *
1792:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1793:.\Generated_Source\PSoC5/cyPm.c **** *  None
1794:.\Generated_Source\PSoC5/cyPm.c **** *
1795:.\Generated_Source\PSoC5/cyPm.c **** * Return:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 75


1796:.\Generated_Source\PSoC5/cyPm.c **** *  None
1797:.\Generated_Source\PSoC5/cyPm.c **** *
1798:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1799:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1800:.\Generated_Source\PSoC5/cyPm.c **** {
 2391              		.loc 1 1800 0
 2392              		.cfi_startproc
 2393              		@ args = 0, pretend = 0, frame = 0
 2394              		@ frame_needed = 1, uses_anonymous_args = 0
 2395              		@ link register save eliminated.
 2396 0000 80B4     		push	{r7}
 2397              		.cfi_def_cfa_offset 4
 2398              		.cfi_offset 7, -4
 2399 0002 00AF     		add	r7, sp, #0
 2400              		.cfi_def_cfa_register 7
1801:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1802:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2401              		.loc 1 1802 0
 2402 0004 424B     		ldr	r3, .L128
 2403 0006 434A     		ldr	r2, .L128+4
 2404 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2405 000a 1A70     		strb	r2, [r3]
1803:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2406              		.loc 1 1803 0
 2407 000c 424B     		ldr	r3, .L128+8
 2408 000e 414A     		ldr	r2, .L128+4
 2409 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2410 0012 1A70     		strb	r2, [r3]
1804:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2411              		.loc 1 1804 0
 2412 0014 414B     		ldr	r3, .L128+12
 2413 0016 3F4A     		ldr	r2, .L128+4
 2414 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2415 001a 1A70     		strb	r2, [r3]
1805:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2416              		.loc 1 1805 0
 2417 001c 404B     		ldr	r3, .L128+16
 2418 001e 3D4A     		ldr	r2, .L128+4
 2419 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2420 0022 1A70     		strb	r2, [r3]
1806:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2421              		.loc 1 1806 0
 2422 0024 3F4B     		ldr	r3, .L128+20
 2423 0026 3B4A     		ldr	r2, .L128+4
 2424 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2425 002a 1A70     		strb	r2, [r3]
1807:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2426              		.loc 1 1807 0
 2427 002c 3E4B     		ldr	r3, .L128+24
 2428 002e 394A     		ldr	r2, .L128+4
 2429 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2430 0032 1A70     		strb	r2, [r3]
1808:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2431              		.loc 1 1808 0
 2432 0034 3D4B     		ldr	r3, .L128+28
 2433 0036 374A     		ldr	r2, .L128+4
 2434 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 76


 2435 003a 1A70     		strb	r2, [r3]
1809:.\Generated_Source\PSoC5/cyPm.c **** 
1810:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2436              		.loc 1 1810 0
 2437 003c 3C4B     		ldr	r3, .L128+32
 2438 003e 354A     		ldr	r2, .L128+4
 2439 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2440 0042 1A70     		strb	r2, [r3]
1811:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2441              		.loc 1 1811 0
 2442 0044 3B4B     		ldr	r3, .L128+36
 2443 0046 334A     		ldr	r2, .L128+4
 2444 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2445 004a 1A70     		strb	r2, [r3]
1812:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2446              		.loc 1 1812 0
 2447 004c 3A4B     		ldr	r3, .L128+40
 2448 004e 314A     		ldr	r2, .L128+4
 2449 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2450 0052 1A70     		strb	r2, [r3]
1813:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2451              		.loc 1 1813 0
 2452 0054 394B     		ldr	r3, .L128+44
 2453 0056 2F4A     		ldr	r2, .L128+4
 2454 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2455 005a 1A70     		strb	r2, [r3]
1814:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2456              		.loc 1 1814 0
 2457 005c 384B     		ldr	r3, .L128+48
 2458 005e 2D4A     		ldr	r2, .L128+4
 2459 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2460 0062 1A70     		strb	r2, [r3]
1815:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2461              		.loc 1 1815 0
 2462 0064 374B     		ldr	r3, .L128+52
 2463 0066 2B4A     		ldr	r2, .L128+4
 2464 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2465 006a 1A70     		strb	r2, [r3]
1816:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2466              		.loc 1 1816 0
 2467 006c 364B     		ldr	r3, .L128+56
 2468 006e 294A     		ldr	r2, .L128+4
 2469 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2470 0072 1A70     		strb	r2, [r3]
1817:.\Generated_Source\PSoC5/cyPm.c **** 
1818:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2471              		.loc 1 1818 0
 2472 0074 354B     		ldr	r3, .L128+60
 2473 0076 274A     		ldr	r2, .L128+4
 2474 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2475 007a 1A70     		strb	r2, [r3]
1819:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2476              		.loc 1 1819 0
 2477 007c 344B     		ldr	r3, .L128+64
 2478 007e 254A     		ldr	r2, .L128+4
 2479 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2480 0082 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 77


1820:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2481              		.loc 1 1820 0
 2482 0084 334B     		ldr	r3, .L128+68
 2483 0086 234A     		ldr	r2, .L128+4
 2484 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2485 008a 1A70     		strb	r2, [r3]
1821:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2486              		.loc 1 1821 0
 2487 008c 324B     		ldr	r3, .L128+72
 2488 008e 214A     		ldr	r2, .L128+4
 2489 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2490 0092 1A70     		strb	r2, [r3]
1822:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2491              		.loc 1 1822 0
 2492 0094 314B     		ldr	r3, .L128+76
 2493 0096 1F4A     		ldr	r2, .L128+4
 2494 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2495 009a 1A70     		strb	r2, [r3]
1823:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2496              		.loc 1 1823 0
 2497 009c 304B     		ldr	r3, .L128+80
 2498 009e 1D4A     		ldr	r2, .L128+4
 2499 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2500 00a2 1A70     		strb	r2, [r3]
1824:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2501              		.loc 1 1824 0
 2502 00a4 2F4B     		ldr	r3, .L128+84
 2503 00a6 1B4A     		ldr	r2, .L128+4
 2504 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2505 00aa 1A70     		strb	r2, [r3]
1825:.\Generated_Source\PSoC5/cyPm.c **** 
1826:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2506              		.loc 1 1826 0
 2507 00ac 2E4B     		ldr	r3, .L128+88
 2508 00ae 194A     		ldr	r2, .L128+4
 2509 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2510 00b2 1A70     		strb	r2, [r3]
1827:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2511              		.loc 1 1827 0
 2512 00b4 2D4B     		ldr	r3, .L128+92
 2513 00b6 174A     		ldr	r2, .L128+4
 2514 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2515 00ba 1A70     		strb	r2, [r3]
1828:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2516              		.loc 1 1828 0
 2517 00bc 2C4B     		ldr	r3, .L128+96
 2518 00be 154A     		ldr	r2, .L128+4
 2519 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2520 00c4 1A70     		strb	r2, [r3]
1829:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2521              		.loc 1 1829 0
 2522 00c6 2B4B     		ldr	r3, .L128+100
 2523 00c8 124A     		ldr	r2, .L128+4
 2524 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2525 00ce 1A70     		strb	r2, [r3]
1830:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2526              		.loc 1 1830 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 78


 2527 00d0 294B     		ldr	r3, .L128+104
 2528 00d2 104A     		ldr	r2, .L128+4
 2529 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2530 00d8 1A70     		strb	r2, [r3]
1831:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2531              		.loc 1 1831 0
 2532 00da 284B     		ldr	r3, .L128+108
 2533 00dc 0D4A     		ldr	r2, .L128+4
 2534 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2535 00e2 1A70     		strb	r2, [r3]
1832:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2536              		.loc 1 1832 0
 2537 00e4 264B     		ldr	r3, .L128+112
 2538 00e6 0B4A     		ldr	r2, .L128+4
 2539 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2540 00ec 1A70     		strb	r2, [r3]
1833:.\Generated_Source\PSoC5/cyPm.c **** 
1834:.\Generated_Source\PSoC5/cyPm.c **** 
1835:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1836:.\Generated_Source\PSoC5/cyPm.c **** 
1837:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1838:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1839:.\Generated_Source\PSoC5/cyPm.c ****         {
1840:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1841:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1842:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1843:.\Generated_Source\PSoC5/cyPm.c **** 
1844:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1845:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1846:.\Generated_Source\PSoC5/cyPm.c ****         }
1847:.\Generated_Source\PSoC5/cyPm.c **** 
1848:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1849:.\Generated_Source\PSoC5/cyPm.c **** 
1850:.\Generated_Source\PSoC5/cyPm.c **** 
1851:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1852:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2541              		.loc 1 1852 0
 2542 00ee 094B     		ldr	r3, .L128+4
 2543 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2544 00f4 012B     		cmp	r3, #1
 2545 00f6 07D1     		bne	.L126
1853:.\Generated_Source\PSoC5/cyPm.c ****     {
1854:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2546              		.loc 1 1854 0
 2547 00f8 224B     		ldr	r3, .L128+116
 2548 00fa 224A     		ldr	r2, .L128+116
 2549 00fc 1278     		ldrb	r2, [r2]
 2550 00fe D2B2     		uxtb	r2, r2
 2551 0100 42F00802 		orr	r2, r2, #8
 2552 0104 D2B2     		uxtb	r2, r2
 2553 0106 1A70     		strb	r2, [r3]
 2554              	.L126:
1855:.\Generated_Source\PSoC5/cyPm.c ****     }
1856:.\Generated_Source\PSoC5/cyPm.c **** }
 2555              		.loc 1 1856 0
 2556 0108 BD46     		mov	sp, r7
 2557              		@ sp needed
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 79


 2558 010a 5DF8047B 		ldr	r7, [sp], #4
 2559 010e 7047     		bx	lr
 2560              	.L129:
 2561              		.align	2
 2562              	.L128:
 2563 0110 005A0040 		.word	1073764864
 2564 0114 00000000 		.word	cyPmBackup
 2565 0118 025A0040 		.word	1073764866
 2566 011c 035A0040 		.word	1073764867
 2567 0120 045A0040 		.word	1073764868
 2568 0124 065A0040 		.word	1073764870
 2569 0128 085A0040 		.word	1073764872
 2570 012c 0A5A0040 		.word	1073764874
 2571 0130 105A0040 		.word	1073764880
 2572 0134 125A0040 		.word	1073764882
 2573 0138 135A0040 		.word	1073764883
 2574 013c 145A0040 		.word	1073764884
 2575 0140 165A0040 		.word	1073764886
 2576 0144 185A0040 		.word	1073764888
 2577 0148 1A5A0040 		.word	1073764890
 2578 014c 205A0040 		.word	1073764896
 2579 0150 225A0040 		.word	1073764898
 2580 0154 235A0040 		.word	1073764899
 2581 0158 245A0040 		.word	1073764900
 2582 015c 265A0040 		.word	1073764902
 2583 0160 285A0040 		.word	1073764904
 2584 0164 2A5A0040 		.word	1073764906
 2585 0168 305A0040 		.word	1073764912
 2586 016c 325A0040 		.word	1073764914
 2587 0170 335A0040 		.word	1073764915
 2588 0174 345A0040 		.word	1073764916
 2589 0178 365A0040 		.word	1073764918
 2590 017c 385A0040 		.word	1073764920
 2591 0180 3A5A0040 		.word	1073764922
 2592 0184 22430040 		.word	1073759010
 2593              		.cfi_endproc
 2594              	.LFE13:
 2595              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2596              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2597              		.align	2
 2598              		.thumb
 2599              		.thumb_func
 2600              		.type	CyPmHviLviSaveDisable, %function
 2601              	CyPmHviLviSaveDisable:
 2602              	.LFB14:
1857:.\Generated_Source\PSoC5/cyPm.c **** 
1858:.\Generated_Source\PSoC5/cyPm.c **** 
1859:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1860:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1861:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1862:.\Generated_Source\PSoC5/cyPm.c **** *
1863:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1864:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1865:.\Generated_Source\PSoC5/cyPm.c **** *
1866:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1867:.\Generated_Source\PSoC5/cyPm.c **** *  None
1868:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 80


1869:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1870:.\Generated_Source\PSoC5/cyPm.c **** *  None
1871:.\Generated_Source\PSoC5/cyPm.c **** *
1872:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1873:.\Generated_Source\PSoC5/cyPm.c **** *  No
1874:.\Generated_Source\PSoC5/cyPm.c **** *
1875:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1876:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1877:.\Generated_Source\PSoC5/cyPm.c **** {
 2603              		.loc 1 1877 0
 2604              		.cfi_startproc
 2605              		@ args = 0, pretend = 0, frame = 0
 2606              		@ frame_needed = 1, uses_anonymous_args = 0
 2607 0000 80B5     		push	{r7, lr}
 2608              		.cfi_def_cfa_offset 8
 2609              		.cfi_offset 7, -8
 2610              		.cfi_offset 14, -4
 2611 0002 00AF     		add	r7, sp, #0
 2612              		.cfi_def_cfa_register 7
1878:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2613              		.loc 1 1878 0
 2614 0004 2F4B     		ldr	r3, .L137
 2615 0006 1B78     		ldrb	r3, [r3]
 2616 0008 DBB2     		uxtb	r3, r3
 2617 000a 03F00103 		and	r3, r3, #1
 2618 000e 002B     		cmp	r3, #0
 2619 0010 1DD0     		beq	.L131
1879:.\Generated_Source\PSoC5/cyPm.c ****     {
1880:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2620              		.loc 1 1880 0
 2621 0012 2D4B     		ldr	r3, .L137+4
 2622 0014 0122     		movs	r2, #1
 2623 0016 83F82520 		strb	r2, [r3, #37]
1881:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2624              		.loc 1 1881 0
 2625 001a 2C4B     		ldr	r3, .L137+8
 2626 001c 1B78     		ldrb	r3, [r3]
 2627 001e DBB2     		uxtb	r3, r3
 2628 0020 03F00F03 		and	r3, r3, #15
 2629 0024 DAB2     		uxtb	r2, r3
 2630 0026 284B     		ldr	r3, .L137+4
 2631 0028 83F82620 		strb	r2, [r3, #38]
1882:.\Generated_Source\PSoC5/cyPm.c **** 
1883:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1884:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2632              		.loc 1 1884 0
 2633 002c 284B     		ldr	r3, .L137+12
 2634 002e 1B78     		ldrb	r3, [r3]
 2635 0030 DBB2     		uxtb	r3, r3
 2636 0032 03F04003 		and	r3, r3, #64
1885:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2637              		.loc 1 1885 0
 2638 0036 002B     		cmp	r3, #0
 2639 0038 0CBF     		ite	eq
 2640 003a 0023     		moveq	r3, #0
 2641 003c 0123     		movne	r3, #1
 2642 003e DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 81


 2643 0040 1A46     		mov	r2, r3
1884:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2644              		.loc 1 1884 0
 2645 0042 214B     		ldr	r3, .L137+4
 2646 0044 83F82A20 		strb	r2, [r3, #42]
1886:.\Generated_Source\PSoC5/cyPm.c **** 
1887:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2647              		.loc 1 1887 0
 2648 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2649 004c 03E0     		b	.L132
 2650              	.L131:
1888:.\Generated_Source\PSoC5/cyPm.c ****     }
1889:.\Generated_Source\PSoC5/cyPm.c ****     else
1890:.\Generated_Source\PSoC5/cyPm.c ****     {
1891:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2651              		.loc 1 1891 0
 2652 004e 1E4B     		ldr	r3, .L137+4
 2653 0050 0022     		movs	r2, #0
 2654 0052 83F82520 		strb	r2, [r3, #37]
 2655              	.L132:
1892:.\Generated_Source\PSoC5/cyPm.c ****     }
1893:.\Generated_Source\PSoC5/cyPm.c **** 
1894:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2656              		.loc 1 1894 0
 2657 0056 1B4B     		ldr	r3, .L137
 2658 0058 1B78     		ldrb	r3, [r3]
 2659 005a DBB2     		uxtb	r3, r3
 2660 005c 03F00203 		and	r3, r3, #2
 2661 0060 002B     		cmp	r3, #0
 2662 0062 18D0     		beq	.L133
1895:.\Generated_Source\PSoC5/cyPm.c ****     {
1896:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2663              		.loc 1 1896 0
 2664 0064 184B     		ldr	r3, .L137+4
 2665 0066 0122     		movs	r2, #1
 2666 0068 83F82720 		strb	r2, [r3, #39]
1897:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2667              		.loc 1 1897 0
 2668 006c 174B     		ldr	r3, .L137+8
 2669 006e 1B78     		ldrb	r3, [r3]
 2670 0070 DBB2     		uxtb	r3, r3
 2671 0072 1B09     		lsrs	r3, r3, #4
 2672 0074 DAB2     		uxtb	r2, r3
 2673 0076 144B     		ldr	r3, .L137+4
 2674 0078 83F82820 		strb	r2, [r3, #40]
1898:.\Generated_Source\PSoC5/cyPm.c **** 
1899:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1900:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2675              		.loc 1 1900 0
 2676 007c 144B     		ldr	r3, .L137+12
 2677 007e 1B78     		ldrb	r3, [r3]
 2678 0080 DBB2     		uxtb	r3, r3
 2679 0082 DBB2     		uxtb	r3, r3
1901:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2680              		.loc 1 1901 0
 2681 0084 DB09     		lsrs	r3, r3, #7
 2682 0086 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 82


 2683 0088 1A46     		mov	r2, r3
1900:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2684              		.loc 1 1900 0
 2685 008a 0F4B     		ldr	r3, .L137+4
 2686 008c 83F82B20 		strb	r2, [r3, #43]
1902:.\Generated_Source\PSoC5/cyPm.c **** 
1903:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2687              		.loc 1 1903 0
 2688 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2689 0094 03E0     		b	.L134
 2690              	.L133:
1904:.\Generated_Source\PSoC5/cyPm.c ****     }
1905:.\Generated_Source\PSoC5/cyPm.c ****     else
1906:.\Generated_Source\PSoC5/cyPm.c ****     {
1907:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2691              		.loc 1 1907 0
 2692 0096 0C4B     		ldr	r3, .L137+4
 2693 0098 0022     		movs	r2, #0
 2694 009a 83F82720 		strb	r2, [r3, #39]
 2695              	.L134:
1908:.\Generated_Source\PSoC5/cyPm.c ****     }
1909:.\Generated_Source\PSoC5/cyPm.c **** 
1910:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2696              		.loc 1 1910 0
 2697 009e 094B     		ldr	r3, .L137
 2698 00a0 1B78     		ldrb	r3, [r3]
 2699 00a2 DBB2     		uxtb	r3, r3
 2700 00a4 03F00403 		and	r3, r3, #4
 2701 00a8 002B     		cmp	r3, #0
 2702 00aa 06D0     		beq	.L135
1911:.\Generated_Source\PSoC5/cyPm.c ****     {
1912:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2703              		.loc 1 1912 0
 2704 00ac 064B     		ldr	r3, .L137+4
 2705 00ae 0122     		movs	r2, #1
 2706 00b0 83F82920 		strb	r2, [r3, #41]
1913:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2707              		.loc 1 1913 0
 2708 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2709 00b8 03E0     		b	.L130
 2710              	.L135:
1914:.\Generated_Source\PSoC5/cyPm.c ****     }
1915:.\Generated_Source\PSoC5/cyPm.c ****     else
1916:.\Generated_Source\PSoC5/cyPm.c ****     {
1917:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2711              		.loc 1 1917 0
 2712 00ba 034B     		ldr	r3, .L137+4
 2713 00bc 0022     		movs	r2, #0
 2714 00be 83F82920 		strb	r2, [r3, #41]
 2715              	.L130:
1918:.\Generated_Source\PSoC5/cyPm.c ****     }
1919:.\Generated_Source\PSoC5/cyPm.c **** }
 2716              		.loc 1 1919 0
 2717 00c2 80BD     		pop	{r7, pc}
 2718              	.L138:
 2719              		.align	2
 2720              	.L137:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 83


 2721 00c4 F5460040 		.word	1073759989
 2722 00c8 00000000 		.word	cyPmBackup
 2723 00cc F4460040 		.word	1073759988
 2724 00d0 F7460040 		.word	1073759991
 2725              		.cfi_endproc
 2726              	.LFE14:
 2727              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2728              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2729              		.align	2
 2730              		.thumb
 2731              		.thumb_func
 2732              		.type	CyPmHviLviRestore, %function
 2733              	CyPmHviLviRestore:
 2734              	.LFB15:
1920:.\Generated_Source\PSoC5/cyPm.c **** 
1921:.\Generated_Source\PSoC5/cyPm.c **** 
1922:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1923:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1924:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1925:.\Generated_Source\PSoC5/cyPm.c **** *
1926:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1927:.\Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1928:.\Generated_Source\PSoC5/cyPm.c **** *
1929:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1930:.\Generated_Source\PSoC5/cyPm.c **** *  None
1931:.\Generated_Source\PSoC5/cyPm.c **** *
1932:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1933:.\Generated_Source\PSoC5/cyPm.c **** *  None
1934:.\Generated_Source\PSoC5/cyPm.c **** *
1935:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1936:.\Generated_Source\PSoC5/cyPm.c **** *  No
1937:.\Generated_Source\PSoC5/cyPm.c **** *
1938:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1939:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1940:.\Generated_Source\PSoC5/cyPm.c **** {
 2735              		.loc 1 1940 0
 2736              		.cfi_startproc
 2737              		@ args = 0, pretend = 0, frame = 0
 2738              		@ frame_needed = 1, uses_anonymous_args = 0
 2739 0000 80B5     		push	{r7, lr}
 2740              		.cfi_def_cfa_offset 8
 2741              		.cfi_offset 7, -8
 2742              		.cfi_offset 14, -4
 2743 0002 00AF     		add	r7, sp, #0
 2744              		.cfi_def_cfa_register 7
1941:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1942:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2745              		.loc 1 1942 0
 2746 0004 124B     		ldr	r3, .L143
 2747 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2748 000a 012B     		cmp	r3, #1
 2749 000c 09D1     		bne	.L140
1943:.\Generated_Source\PSoC5/cyPm.c ****     {
1944:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2750              		.loc 1 1944 0
 2751 000e 104B     		ldr	r3, .L143
 2752 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 84


 2753 0014 0E4B     		ldr	r3, .L143
 2754 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2755 001a 1046     		mov	r0, r2
 2756 001c 1946     		mov	r1, r3
 2757 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2758              	.L140:
1945:.\Generated_Source\PSoC5/cyPm.c ****     }
1946:.\Generated_Source\PSoC5/cyPm.c **** 
1947:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2759              		.loc 1 1947 0
 2760 0022 0B4B     		ldr	r3, .L143
 2761 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2762 0028 012B     		cmp	r3, #1
 2763 002a 09D1     		bne	.L141
1948:.\Generated_Source\PSoC5/cyPm.c ****     {
1949:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2764              		.loc 1 1949 0
 2765 002c 084B     		ldr	r3, .L143
 2766 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2767 0032 074B     		ldr	r3, .L143
 2768 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2769 0038 1046     		mov	r0, r2
 2770 003a 1946     		mov	r1, r3
 2771 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2772              	.L141:
1950:.\Generated_Source\PSoC5/cyPm.c ****     }
1951:.\Generated_Source\PSoC5/cyPm.c **** 
1952:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2773              		.loc 1 1952 0
 2774 0040 034B     		ldr	r3, .L143
 2775 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2776 0046 012B     		cmp	r3, #1
 2777 0048 01D1     		bne	.L139
1953:.\Generated_Source\PSoC5/cyPm.c ****     {
1954:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2778              		.loc 1 1954 0
 2779 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2780              	.L139:
1955:.\Generated_Source\PSoC5/cyPm.c ****     }
1956:.\Generated_Source\PSoC5/cyPm.c **** }
 2781              		.loc 1 1956 0
 2782 004e 80BD     		pop	{r7, pc}
 2783              	.L144:
 2784              		.align	2
 2785              	.L143:
 2786 0050 00000000 		.word	cyPmBackup
 2787              		.cfi_endproc
 2788              	.LFE15:
 2789              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2790              		.bss
 2791              	interruptStatus.4855:
 2792 0042 00       		.space	1
 2793 0043 00       		.text
 2794              	.Letext0:
 2795              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2796              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2797              		.section	.debug_info,"",%progbits
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 85


 2798              	.Ldebug_info0:
 2799 0000 5B050000 		.4byte	0x55b
 2800 0004 0400     		.2byte	0x4
 2801 0006 00000000 		.4byte	.Ldebug_abbrev0
 2802 000a 04       		.byte	0x4
 2803 000b 01       		.uleb128 0x1
 2804 000c 20030000 		.4byte	.LASF86
 2805 0010 01       		.byte	0x1
 2806 0011 9A010000 		.4byte	.LASF87
 2807 0015 07000000 		.4byte	.LASF88
 2808 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2809 001d 00000000 		.4byte	0
 2810 0021 00000000 		.4byte	.Ldebug_line0
 2811 0025 02       		.uleb128 0x2
 2812 0026 01       		.byte	0x1
 2813 0027 06       		.byte	0x6
 2814 0028 47010000 		.4byte	.LASF0
 2815 002c 02       		.uleb128 0x2
 2816 002d 01       		.byte	0x1
 2817 002e 08       		.byte	0x8
 2818 002f E7030000 		.4byte	.LASF1
 2819 0033 02       		.uleb128 0x2
 2820 0034 02       		.byte	0x2
 2821 0035 05       		.byte	0x5
 2822 0036 20040000 		.4byte	.LASF2
 2823 003a 02       		.uleb128 0x2
 2824 003b 02       		.byte	0x2
 2825 003c 07       		.byte	0x7
 2826 003d 68020000 		.4byte	.LASF3
 2827 0041 02       		.uleb128 0x2
 2828 0042 04       		.byte	0x4
 2829 0043 05       		.byte	0x5
 2830 0044 72010000 		.4byte	.LASF4
 2831 0048 02       		.uleb128 0x2
 2832 0049 04       		.byte	0x4
 2833 004a 07       		.byte	0x7
 2834 004b 0E020000 		.4byte	.LASF5
 2835 004f 02       		.uleb128 0x2
 2836 0050 08       		.byte	0x8
 2837 0051 05       		.byte	0x5
 2838 0052 39010000 		.4byte	.LASF6
 2839 0056 02       		.uleb128 0x2
 2840 0057 08       		.byte	0x8
 2841 0058 07       		.byte	0x7
 2842 0059 C8000000 		.4byte	.LASF7
 2843 005d 03       		.uleb128 0x3
 2844 005e 04       		.byte	0x4
 2845 005f 05       		.byte	0x5
 2846 0060 696E7400 		.ascii	"int\000"
 2847 0064 02       		.uleb128 0x2
 2848 0065 04       		.byte	0x4
 2849 0066 07       		.byte	0x7
 2850 0067 F0010000 		.4byte	.LASF8
 2851 006b 04       		.uleb128 0x4
 2852 006c 8D010000 		.4byte	.LASF9
 2853 0070 02       		.byte	0x2
 2854 0071 B3       		.byte	0xb3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 86


 2855 0072 2C000000 		.4byte	0x2c
 2856 0076 04       		.uleb128 0x4
 2857 0077 00000000 		.4byte	.LASF10
 2858 007b 02       		.byte	0x2
 2859 007c B4       		.byte	0xb4
 2860 007d 3A000000 		.4byte	0x3a
 2861 0081 04       		.uleb128 0x4
 2862 0082 BA010000 		.4byte	.LASF11
 2863 0086 02       		.byte	0x2
 2864 0087 B5       		.byte	0xb5
 2865 0088 48000000 		.4byte	0x48
 2866 008c 02       		.uleb128 0x2
 2867 008d 04       		.byte	0x4
 2868 008e 04       		.byte	0x4
 2869 008f B3030000 		.4byte	.LASF12
 2870 0093 02       		.uleb128 0x2
 2871 0094 08       		.byte	0x8
 2872 0095 04       		.byte	0x4
 2873 0096 93010000 		.4byte	.LASF13
 2874 009a 02       		.uleb128 0x2
 2875 009b 01       		.byte	0x1
 2876 009c 08       		.byte	0x8
 2877 009d 4A040000 		.4byte	.LASF14
 2878 00a1 05       		.uleb128 0x5
 2879 00a2 E3040000 		.4byte	.LASF15
 2880 00a6 02       		.byte	0x2
 2881 00a7 5501     		.2byte	0x155
 2882 00a9 48000000 		.4byte	0x48
 2883 00ad 05       		.uleb128 0x5
 2884 00ae D6030000 		.4byte	.LASF16
 2885 00b2 02       		.byte	0x2
 2886 00b3 5D01     		.2byte	0x15d
 2887 00b5 B9000000 		.4byte	0xb9
 2888 00b9 06       		.uleb128 0x6
 2889 00ba 6B000000 		.4byte	0x6b
 2890 00be 02       		.uleb128 0x2
 2891 00bf 04       		.byte	0x4
 2892 00c0 07       		.byte	0x7
 2893 00c1 E6020000 		.4byte	.LASF17
 2894 00c5 07       		.uleb128 0x7
 2895 00c6 27020000 		.4byte	.LASF34
 2896 00ca 12       		.byte	0x12
 2897 00cb 03       		.byte	0x3
 2898 00cc F9       		.byte	0xf9
 2899 00cd 91010000 		.4byte	0x191
 2900 00d1 08       		.uleb128 0x8
 2901 00d2 12030000 		.4byte	.LASF18
 2902 00d6 03       		.byte	0x3
 2903 00d7 FC       		.byte	0xfc
 2904 00d8 6B000000 		.4byte	0x6b
 2905 00dc 00       		.byte	0
 2906 00dd 08       		.uleb128 0x8
 2907 00de 19030000 		.4byte	.LASF19
 2908 00e2 03       		.byte	0x3
 2909 00e3 FD       		.byte	0xfd
 2910 00e4 6B000000 		.4byte	0x6b
 2911 00e8 01       		.byte	0x1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 87


 2912 00e9 08       		.uleb128 0x8
 2913 00ea 8A000000 		.4byte	.LASF20
 2914 00ee 03       		.byte	0x3
 2915 00ef FE       		.byte	0xfe
 2916 00f0 6B000000 		.4byte	0x6b
 2917 00f4 02       		.byte	0x2
 2918 00f5 08       		.uleb128 0x8
 2919 00f6 06020000 		.4byte	.LASF21
 2920 00fa 03       		.byte	0x3
 2921 00fb FF       		.byte	0xff
 2922 00fc 6B000000 		.4byte	0x6b
 2923 0100 03       		.byte	0x3
 2924 0101 09       		.uleb128 0x9
 2925 0102 08010000 		.4byte	.LASF22
 2926 0106 03       		.byte	0x3
 2927 0107 0001     		.2byte	0x100
 2928 0109 6B000000 		.4byte	0x6b
 2929 010d 04       		.byte	0x4
 2930 010e 09       		.uleb128 0x9
 2931 010f EC040000 		.4byte	.LASF23
 2932 0113 03       		.byte	0x3
 2933 0114 0101     		.2byte	0x101
 2934 0116 6B000000 		.4byte	0x6b
 2935 011a 05       		.byte	0x5
 2936 011b 09       		.uleb128 0x9
 2937 011c 18050000 		.4byte	.LASF24
 2938 0120 03       		.byte	0x3
 2939 0121 0201     		.2byte	0x102
 2940 0123 6B000000 		.4byte	0x6b
 2941 0127 06       		.byte	0x6
 2942 0128 09       		.uleb128 0x9
 2943 0129 A9030000 		.4byte	.LASF25
 2944 012d 03       		.byte	0x3
 2945 012e 0301     		.2byte	0x103
 2946 0130 6B000000 		.4byte	0x6b
 2947 0134 07       		.byte	0x7
 2948 0135 09       		.uleb128 0x9
 2949 0136 C1020000 		.4byte	.LASF26
 2950 013a 03       		.byte	0x3
 2951 013b 0401     		.2byte	0x104
 2952 013d 6B000000 		.4byte	0x6b
 2953 0141 08       		.byte	0x8
 2954 0142 09       		.uleb128 0x9
 2955 0143 6C010000 		.4byte	.LASF27
 2956 0147 03       		.byte	0x3
 2957 0148 0501     		.2byte	0x105
 2958 014a 6B000000 		.4byte	0x6b
 2959 014e 09       		.byte	0x9
 2960 014f 09       		.uleb128 0x9
 2961 0150 AB000000 		.4byte	.LASF28
 2962 0154 03       		.byte	0x3
 2963 0155 0601     		.2byte	0x106
 2964 0157 6B000000 		.4byte	0x6b
 2965 015b 0A       		.byte	0xa
 2966 015c 09       		.uleb128 0x9
 2967 015d 53010000 		.4byte	.LASF29
 2968 0161 03       		.byte	0x3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 88


 2969 0162 0701     		.2byte	0x107
 2970 0164 76000000 		.4byte	0x76
 2971 0168 0C       		.byte	0xc
 2972 0169 09       		.uleb128 0x9
 2973 016a 05040000 		.4byte	.LASF30
 2974 016e 03       		.byte	0x3
 2975 016f 0801     		.2byte	0x108
 2976 0171 6B000000 		.4byte	0x6b
 2977 0175 0E       		.byte	0xe
 2978 0176 09       		.uleb128 0x9
 2979 0177 C1010000 		.4byte	.LASF31
 2980 017b 03       		.byte	0x3
 2981 017c 0901     		.2byte	0x109
 2982 017e 6B000000 		.4byte	0x6b
 2983 0182 0F       		.byte	0xf
 2984 0183 09       		.uleb128 0x9
 2985 0184 9B040000 		.4byte	.LASF32
 2986 0188 03       		.byte	0x3
 2987 0189 0A01     		.2byte	0x10a
 2988 018b 6B000000 		.4byte	0x6b
 2989 018f 10       		.byte	0x10
 2990 0190 00       		.byte	0
 2991 0191 05       		.uleb128 0x5
 2992 0192 4E020000 		.4byte	.LASF33
 2993 0196 03       		.byte	0x3
 2994 0197 0C01     		.2byte	0x10c
 2995 0199 C5000000 		.4byte	0xc5
 2996 019d 0A       		.uleb128 0xa
 2997 019e 3D020000 		.4byte	.LASF35
 2998 01a2 2F       		.byte	0x2f
 2999 01a3 03       		.byte	0x3
 3000 01a4 0F01     		.2byte	0x10f
 3001 01a6 AF020000 		.4byte	0x2af
 3002 01aa 09       		.uleb128 0x9
 3003 01ab 2C010000 		.4byte	.LASF36
 3004 01af 03       		.byte	0x3
 3005 01b0 1101     		.2byte	0x111
 3006 01b2 6B000000 		.4byte	0x6b
 3007 01b6 00       		.byte	0
 3008 01b7 09       		.uleb128 0x9
 3009 01b8 14040000 		.4byte	.LASF37
 3010 01bc 03       		.byte	0x3
 3011 01bd 1201     		.2byte	0x112
 3012 01bf 6B000000 		.4byte	0x6b
 3013 01c3 01       		.byte	0x1
 3014 01c4 09       		.uleb128 0x9
 3015 01c5 3C040000 		.4byte	.LASF38
 3016 01c9 03       		.byte	0x3
 3017 01ca 1301     		.2byte	0x113
 3018 01cc 6B000000 		.4byte	0x6b
 3019 01d0 02       		.byte	0x2
 3020 01d1 09       		.uleb128 0x9
 3021 01d2 DA020000 		.4byte	.LASF39
 3022 01d6 03       		.byte	0x3
 3023 01d7 1501     		.2byte	0x115
 3024 01d9 6B000000 		.4byte	0x6b
 3025 01dd 03       		.byte	0x3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 89


 3026 01de 09       		.uleb128 0x9
 3027 01df 87020000 		.4byte	.LASF40
 3028 01e3 03       		.byte	0x3
 3029 01e4 1F01     		.2byte	0x11f
 3030 01e6 6B000000 		.4byte	0x6b
 3031 01ea 04       		.byte	0x4
 3032 01eb 09       		.uleb128 0x9
 3033 01ec 92020000 		.4byte	.LASF41
 3034 01f0 03       		.byte	0x3
 3035 01f1 2001     		.2byte	0x120
 3036 01f3 6B000000 		.4byte	0x6b
 3037 01f7 05       		.byte	0x5
 3038 01f8 09       		.uleb128 0x9
 3039 01f9 9D020000 		.4byte	.LASF42
 3040 01fd 03       		.byte	0x3
 3041 01fe 2101     		.2byte	0x121
 3042 0200 6B000000 		.4byte	0x6b
 3043 0204 06       		.byte	0x6
 3044 0205 09       		.uleb128 0x9
 3045 0206 72000000 		.4byte	.LASF43
 3046 020a 03       		.byte	0x3
 3047 020b 2301     		.2byte	0x123
 3048 020d 6B000000 		.4byte	0x6b
 3049 0211 07       		.byte	0x7
 3050 0212 09       		.uleb128 0x9
 3051 0213 7E000000 		.4byte	.LASF44
 3052 0217 03       		.byte	0x3
 3053 0218 2401     		.2byte	0x124
 3054 021a 6B000000 		.4byte	0x6b
 3055 021e 08       		.byte	0x8
 3056 021f 09       		.uleb128 0x9
 3057 0220 FD010000 		.4byte	.LASF45
 3058 0224 03       		.byte	0x3
 3059 0225 2601     		.2byte	0x126
 3060 0227 AF020000 		.4byte	0x2af
 3061 022b 09       		.byte	0x9
 3062 022c 09       		.uleb128 0x9
 3063 022d 20020000 		.4byte	.LASF46
 3064 0231 03       		.byte	0x3
 3065 0232 2901     		.2byte	0x129
 3066 0234 6B000000 		.4byte	0x6b
 3067 0238 25       		.byte	0x25
 3068 0239 09       		.uleb128 0x9
 3069 023a 0F050000 		.4byte	.LASF47
 3070 023e 03       		.byte	0x3
 3071 023f 2A01     		.2byte	0x12a
 3072 0241 6B000000 		.4byte	0x6b
 3073 0245 26       		.byte	0x26
 3074 0246 09       		.uleb128 0x9
 3075 0247 C2040000 		.4byte	.LASF48
 3076 024b 03       		.byte	0x3
 3077 024c 2B01     		.2byte	0x12b
 3078 024e 6B000000 		.4byte	0x6b
 3079 0252 27       		.byte	0x27
 3080 0253 09       		.uleb128 0x9
 3081 0254 FF000000 		.4byte	.LASF49
 3082 0258 03       		.byte	0x3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 90


 3083 0259 2C01     		.2byte	0x12c
 3084 025b 6B000000 		.4byte	0x6b
 3085 025f 28       		.byte	0x28
 3086 0260 09       		.uleb128 0x9
 3087 0261 25010000 		.4byte	.LASF50
 3088 0265 03       		.byte	0x3
 3089 0266 2D01     		.2byte	0x12d
 3090 0268 6B000000 		.4byte	0x6b
 3091 026c 29       		.byte	0x29
 3092 026d 09       		.uleb128 0x9
 3093 026e C3030000 		.4byte	.LASF51
 3094 0272 03       		.byte	0x3
 3095 0273 2E01     		.2byte	0x12e
 3096 0275 6B000000 		.4byte	0x6b
 3097 0279 2A       		.byte	0x2a
 3098 027a 09       		.uleb128 0x9
 3099 027b FC040000 		.4byte	.LASF52
 3100 027f 03       		.byte	0x3
 3101 0280 2F01     		.2byte	0x12f
 3102 0282 6B000000 		.4byte	0x6b
 3103 0286 2B       		.byte	0x2b
 3104 0287 09       		.uleb128 0x9
 3105 0288 E5010000 		.4byte	.LASF53
 3106 028c 03       		.byte	0x3
 3107 028d 3101     		.2byte	0x131
 3108 028f 6B000000 		.4byte	0x6b
 3109 0293 2C       		.byte	0x2c
 3110 0294 09       		.uleb128 0x9
 3111 0295 4F040000 		.4byte	.LASF54
 3112 0299 03       		.byte	0x3
 3113 029a 3201     		.2byte	0x132
 3114 029c 6B000000 		.4byte	0x6b
 3115 02a0 2D       		.byte	0x2d
 3116 02a1 09       		.uleb128 0x9
 3117 02a2 B5020000 		.4byte	.LASF55
 3118 02a6 03       		.byte	0x3
 3119 02a7 3401     		.2byte	0x134
 3120 02a9 6B000000 		.4byte	0x6b
 3121 02ad 2E       		.byte	0x2e
 3122 02ae 00       		.byte	0
 3123 02af 0B       		.uleb128 0xb
 3124 02b0 6B000000 		.4byte	0x6b
 3125 02b4 BF020000 		.4byte	0x2bf
 3126 02b8 0C       		.uleb128 0xc
 3127 02b9 BE000000 		.4byte	0xbe
 3128 02bd 1B       		.byte	0x1b
 3129 02be 00       		.byte	0
 3130 02bf 05       		.uleb128 0x5
 3131 02c0 97000000 		.4byte	.LASF56
 3132 02c4 03       		.byte	0x3
 3133 02c5 3601     		.2byte	0x136
 3134 02c7 9D010000 		.4byte	0x19d
 3135 02cb 0D       		.uleb128 0xd
 3136 02cc CB020000 		.4byte	.LASF66
 3137 02d0 01       		.byte	0x1
 3138 02d1 54       		.byte	0x54
 3139 02d2 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 91


 3140 02d6 80020000 		.4byte	.LFE0-.LFB0
 3141 02da 01       		.uleb128 0x1
 3142 02db 9C       		.byte	0x9c
 3143 02dc 0E       		.uleb128 0xe
 3144 02dd B6000000 		.4byte	.LASF60
 3145 02e1 01       		.byte	0x1
 3146 02e2 1E01     		.2byte	0x11e
 3147 02e4 00000000 		.4byte	.LFB1
 3148 02e8 00030000 		.4byte	.LFE1-.LFB1
 3149 02ec 01       		.uleb128 0x1
 3150 02ed 9C       		.byte	0x9c
 3151 02ee 2D030000 		.4byte	0x32d
 3152 02f2 0F       		.uleb128 0xf
 3153 02f3 BB040000 		.4byte	.LASF57
 3154 02f7 01       		.byte	0x1
 3155 02f8 2001     		.2byte	0x120
 3156 02fa A1000000 		.4byte	0xa1
 3157 02fe 02       		.uleb128 0x2
 3158 02ff 91       		.byte	0x91
 3159 0300 70       		.sleb128 -16
 3160 0301 10       		.uleb128 0x10
 3161 0302 6900     		.ascii	"i\000"
 3162 0304 01       		.byte	0x1
 3163 0305 2101     		.2byte	0x121
 3164 0307 76000000 		.4byte	0x76
 3165 030b 02       		.uleb128 0x2
 3166 030c 91       		.byte	0x91
 3167 030d 76       		.sleb128 -10
 3168 030e 0F       		.uleb128 0xf
 3169 030f A8020000 		.4byte	.LASF58
 3170 0313 01       		.byte	0x1
 3171 0314 2201     		.2byte	0x122
 3172 0316 76000000 		.4byte	0x76
 3173 031a 02       		.uleb128 0x2
 3174 031b 91       		.byte	0x91
 3175 031c 6E       		.sleb128 -18
 3176 031d 0F       		.uleb128 0xf
 3177 031e FF020000 		.4byte	.LASF59
 3178 0322 01       		.byte	0x1
 3179 0323 2601     		.2byte	0x126
 3180 0325 3D030000 		.4byte	0x33d
 3181 0329 02       		.uleb128 0x2
 3182 032a 91       		.byte	0x91
 3183 032b 64       		.sleb128 -28
 3184 032c 00       		.byte	0
 3185 032d 0B       		.uleb128 0xb
 3186 032e 6B000000 		.4byte	0x6b
 3187 0332 3D030000 		.4byte	0x33d
 3188 0336 0C       		.uleb128 0xc
 3189 0337 BE000000 		.4byte	0xbe
 3190 033b 06       		.byte	0x6
 3191 033c 00       		.byte	0
 3192 033d 11       		.uleb128 0x11
 3193 033e 2D030000 		.4byte	0x32d
 3194 0342 0E       		.uleb128 0xe
 3195 0343 CB030000 		.4byte	.LASF61
 3196 0347 01       		.byte	0x1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 92


 3197 0348 8802     		.2byte	0x288
 3198 034a 00000000 		.4byte	.LFB2
 3199 034e B8000000 		.4byte	.LFE2-.LFB2
 3200 0352 01       		.uleb128 0x1
 3201 0353 9C       		.byte	0x9c
 3202 0354 77030000 		.4byte	0x377
 3203 0358 12       		.uleb128 0x12
 3204 0359 D8040000 		.4byte	.LASF62
 3205 035d 01       		.byte	0x1
 3206 035e 8802     		.2byte	0x288
 3207 0360 76000000 		.4byte	0x76
 3208 0364 02       		.uleb128 0x2
 3209 0365 91       		.byte	0x91
 3210 0366 76       		.sleb128 -10
 3211 0367 12       		.uleb128 0x12
 3212 0368 9C030000 		.4byte	.LASF63
 3213 036c 01       		.byte	0x1
 3214 036d 8802     		.2byte	0x288
 3215 036f 76000000 		.4byte	0x76
 3216 0373 02       		.uleb128 0x2
 3217 0374 91       		.byte	0x91
 3218 0375 74       		.sleb128 -12
 3219 0376 00       		.byte	0
 3220 0377 0E       		.uleb128 0xe
 3221 0378 B9030000 		.4byte	.LASF64
 3222 037c 01       		.byte	0x1
 3223 037d 5403     		.2byte	0x354
 3224 037f 00000000 		.4byte	.LFB3
 3225 0383 6C010000 		.4byte	.LFE3-.LFB3
 3226 0387 01       		.uleb128 0x1
 3227 0388 9C       		.byte	0x9c
 3228 0389 BB030000 		.4byte	0x3bb
 3229 038d 12       		.uleb128 0x12
 3230 038e D8040000 		.4byte	.LASF62
 3231 0392 01       		.byte	0x1
 3232 0393 5403     		.2byte	0x354
 3233 0395 6B000000 		.4byte	0x6b
 3234 0399 02       		.uleb128 0x2
 3235 039a 91       		.byte	0x91
 3236 039b 6F       		.sleb128 -17
 3237 039c 12       		.uleb128 0x12
 3238 039d 9C030000 		.4byte	.LASF63
 3239 03a1 01       		.byte	0x1
 3240 03a2 5403     		.2byte	0x354
 3241 03a4 76000000 		.4byte	0x76
 3242 03a8 02       		.uleb128 0x2
 3243 03a9 91       		.byte	0x91
 3244 03aa 6C       		.sleb128 -20
 3245 03ab 0F       		.uleb128 0xf
 3246 03ac 5D010000 		.4byte	.LASF65
 3247 03b0 01       		.byte	0x1
 3248 03b1 5603     		.2byte	0x356
 3249 03b3 6B000000 		.4byte	0x6b
 3250 03b7 02       		.uleb128 0x2
 3251 03b8 91       		.byte	0x91
 3252 03b9 77       		.sleb128 -9
 3253 03ba 00       		.byte	0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 93


 3254 03bb 13       		.uleb128 0x13
 3255 03bc 5F040000 		.4byte	.LASF67
 3256 03c0 01       		.byte	0x1
 3257 03c1 6A04     		.2byte	0x46a
 3258 03c3 00000000 		.4byte	.LFB4
 3259 03c7 0C000000 		.4byte	.LFE4-.LFB4
 3260 03cb 01       		.uleb128 0x1
 3261 03cc 9C       		.byte	0x9c
 3262 03cd 0E       		.uleb128 0xe
 3263 03ce EF020000 		.4byte	.LASF68
 3264 03d2 01       		.byte	0x1
 3265 03d3 AC04     		.2byte	0x4ac
 3266 03d5 00000000 		.4byte	.LFB5
 3267 03d9 58010000 		.4byte	.LFE5-.LFB5
 3268 03dd 01       		.uleb128 0x1
 3269 03de 9C       		.byte	0x9c
 3270 03df 02040000 		.4byte	0x402
 3271 03e3 12       		.uleb128 0x12
 3272 03e4 9C030000 		.4byte	.LASF63
 3273 03e8 01       		.byte	0x1
 3274 03e9 AC04     		.2byte	0x4ac
 3275 03eb 76000000 		.4byte	0x76
 3276 03ef 02       		.uleb128 0x2
 3277 03f0 91       		.byte	0x91
 3278 03f1 6E       		.sleb128 -18
 3279 03f2 0F       		.uleb128 0xf
 3280 03f3 5D010000 		.4byte	.LASF65
 3281 03f7 01       		.byte	0x1
 3282 03f8 AE04     		.2byte	0x4ae
 3283 03fa 6B000000 		.4byte	0x6b
 3284 03fe 02       		.uleb128 0x2
 3285 03ff 91       		.byte	0x91
 3286 0400 77       		.sleb128 -9
 3287 0401 00       		.byte	0
 3288 0402 14       		.uleb128 0x14
 3289 0403 8C040000 		.4byte	.LASF89
 3290 0407 01       		.byte	0x1
 3291 0408 2F05     		.2byte	0x52f
 3292 040a 6B000000 		.4byte	0x6b
 3293 040e 00000000 		.4byte	.LFB6
 3294 0412 5C000000 		.4byte	.LFE6-.LFB6
 3295 0416 01       		.uleb128 0x1
 3296 0417 9C       		.byte	0x9c
 3297 0418 5C040000 		.4byte	0x45c
 3298 041c 12       		.uleb128 0x12
 3299 041d E0010000 		.4byte	.LASF69
 3300 0421 01       		.byte	0x1
 3301 0422 2F05     		.2byte	0x52f
 3302 0424 6B000000 		.4byte	0x6b
 3303 0428 02       		.uleb128 0x2
 3304 0429 91       		.byte	0x91
 3305 042a 6F       		.sleb128 -17
 3306 042b 0F       		.uleb128 0xf
 3307 042c 22050000 		.4byte	.LASF70
 3308 0430 01       		.byte	0x1
 3309 0431 3105     		.2byte	0x531
 3310 0433 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 94


 3311 0437 05       		.uleb128 0x5
 3312 0438 03       		.byte	0x3
 3313 0439 42000000 		.4byte	interruptStatus.4855
 3314 043d 0F       		.uleb128 0xf
 3315 043e 5D010000 		.4byte	.LASF65
 3316 0442 01       		.byte	0x1
 3317 0443 3205     		.2byte	0x532
 3318 0445 6B000000 		.4byte	0x6b
 3319 0449 02       		.uleb128 0x2
 3320 044a 91       		.byte	0x91
 3321 044b 77       		.sleb128 -9
 3322 044c 0F       		.uleb128 0xf
 3323 044d F5000000 		.4byte	.LASF71
 3324 0451 01       		.byte	0x1
 3325 0452 3305     		.2byte	0x533
 3326 0454 6B000000 		.4byte	0x6b
 3327 0458 02       		.uleb128 0x2
 3328 0459 91       		.byte	0x91
 3329 045a 76       		.sleb128 -10
 3330 045b 00       		.byte	0
 3331 045c 15       		.uleb128 0x15
 3332 045d C9040000 		.4byte	.LASF72
 3333 0461 01       		.byte	0x1
 3334 0462 5B05     		.2byte	0x55b
 3335 0464 00000000 		.4byte	.LFB7
 3336 0468 D4000000 		.4byte	.LFE7-.LFB7
 3337 046c 01       		.uleb128 0x1
 3338 046d 9C       		.byte	0x9c
 3339 046e 15       		.uleb128 0x15
 3340 046f D1010000 		.4byte	.LASF73
 3341 0473 01       		.byte	0x1
 3342 0474 B505     		.2byte	0x5b5
 3343 0476 00000000 		.4byte	.LFB8
 3344 047a 68000000 		.4byte	.LFE8-.LFB8
 3345 047e 01       		.uleb128 0x1
 3346 047f 9C       		.byte	0x9c
 3347 0480 0E       		.uleb128 0xe
 3348 0481 A8040000 		.4byte	.LASF74
 3349 0485 01       		.byte	0x1
 3350 0486 F205     		.2byte	0x5f2
 3351 0488 00000000 		.4byte	.LFB9
 3352 048c 90000000 		.4byte	.LFE9-.LFB9
 3353 0490 01       		.uleb128 0x1
 3354 0491 9C       		.byte	0x9c
 3355 0492 A6040000 		.4byte	0x4a6
 3356 0496 12       		.uleb128 0x12
 3357 0497 7B020000 		.4byte	.LASF75
 3358 049b 01       		.byte	0x1
 3359 049c F205     		.2byte	0x5f2
 3360 049e 6B000000 		.4byte	0x6b
 3361 04a2 02       		.uleb128 0x2
 3362 04a3 91       		.byte	0x91
 3363 04a4 77       		.sleb128 -9
 3364 04a5 00       		.byte	0
 3365 04a6 13       		.uleb128 0x13
 3366 04a7 DB030000 		.4byte	.LASF76
 3367 04ab 01       		.byte	0x1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 95


 3368 04ac 2606     		.2byte	0x626
 3369 04ae 00000000 		.4byte	.LFB10
 3370 04b2 40000000 		.4byte	.LFE10-.LFB10
 3371 04b6 01       		.uleb128 0x1
 3372 04b7 9C       		.byte	0x9c
 3373 04b8 0E       		.uleb128 0xe
 3374 04b9 12010000 		.4byte	.LASF77
 3375 04bd 01       		.byte	0x1
 3376 04be 4B06     		.2byte	0x64b
 3377 04c0 00000000 		.4byte	.LFB11
 3378 04c4 90000000 		.4byte	.LFE11-.LFB11
 3379 04c8 01       		.uleb128 0x1
 3380 04c9 9C       		.byte	0x9c
 3381 04ca DE040000 		.4byte	0x4de
 3382 04ce 12       		.uleb128 0x12
 3383 04cf 6D040000 		.4byte	.LASF78
 3384 04d3 01       		.byte	0x1
 3385 04d4 4B06     		.2byte	0x64b
 3386 04d6 6B000000 		.4byte	0x6b
 3387 04da 02       		.uleb128 0x2
 3388 04db 91       		.byte	0x91
 3389 04dc 77       		.sleb128 -9
 3390 04dd 00       		.byte	0
 3391 04de 16       		.uleb128 0x16
 3392 04df 2A040000 		.4byte	.LASF79
 3393 04e3 01       		.byte	0x1
 3394 04e4 8406     		.2byte	0x684
 3395 04e6 00000000 		.4byte	.LFB12
 3396 04ea 80020000 		.4byte	.LFE12-.LFB12
 3397 04ee 01       		.uleb128 0x1
 3398 04ef 9C       		.byte	0x9c
 3399 04f0 16       		.uleb128 0x16
 3400 04f1 60000000 		.4byte	.LASF80
 3401 04f5 01       		.byte	0x1
 3402 04f6 0707     		.2byte	0x707
 3403 04f8 00000000 		.4byte	.LFB13
 3404 04fc 88010000 		.4byte	.LFE13-.LFB13
 3405 0500 01       		.uleb128 0x1
 3406 0501 9C       		.byte	0x9c
 3407 0502 15       		.uleb128 0x15
 3408 0503 DF000000 		.4byte	.LASF81
 3409 0507 01       		.byte	0x1
 3410 0508 5407     		.2byte	0x754
 3411 050a 00000000 		.4byte	.LFB14
 3412 050e D4000000 		.4byte	.LFE14-.LFB14
 3413 0512 01       		.uleb128 0x1
 3414 0513 9C       		.byte	0x9c
 3415 0514 15       		.uleb128 0x15
 3416 0515 7B010000 		.4byte	.LASF82
 3417 0519 01       		.byte	0x1
 3418 051a 9307     		.2byte	0x793
 3419 051c 00000000 		.4byte	.LFB15
 3420 0520 54000000 		.4byte	.LFE15-.LFB15
 3421 0524 01       		.uleb128 0x1
 3422 0525 9C       		.byte	0x9c
 3423 0526 17       		.uleb128 0x17
 3424 0527 04050000 		.4byte	.LASF83
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 96


 3425 052b 01       		.byte	0x1
 3426 052c 23       		.byte	0x23
 3427 052d BF020000 		.4byte	0x2bf
 3428 0531 05       		.uleb128 0x5
 3429 0532 03       		.byte	0x3
 3430 0533 00000000 		.4byte	cyPmBackup
 3431 0537 17       		.uleb128 0x17
 3432 0538 F5030000 		.4byte	.LASF84
 3433 053c 01       		.byte	0x1
 3434 053d 24       		.byte	0x24
 3435 053e 91010000 		.4byte	0x191
 3436 0542 05       		.uleb128 0x5
 3437 0543 03       		.byte	0x3
 3438 0544 30000000 		.4byte	cyPmClockBackup
 3439 0548 17       		.uleb128 0x17
 3440 0549 79040000 		.4byte	.LASF85
 3441 054d 01       		.byte	0x1
 3442 054e 27       		.byte	0x27
 3443 054f 59050000 		.4byte	0x559
 3444 0553 05       		.uleb128 0x5
 3445 0554 03       		.byte	0x3
 3446 0555 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3447 0559 11       		.uleb128 0x11
 3448 055a 2D030000 		.4byte	0x32d
 3449 055e 00       		.byte	0
 3450              		.section	.debug_abbrev,"",%progbits
 3451              	.Ldebug_abbrev0:
 3452 0000 01       		.uleb128 0x1
 3453 0001 11       		.uleb128 0x11
 3454 0002 01       		.byte	0x1
 3455 0003 25       		.uleb128 0x25
 3456 0004 0E       		.uleb128 0xe
 3457 0005 13       		.uleb128 0x13
 3458 0006 0B       		.uleb128 0xb
 3459 0007 03       		.uleb128 0x3
 3460 0008 0E       		.uleb128 0xe
 3461 0009 1B       		.uleb128 0x1b
 3462 000a 0E       		.uleb128 0xe
 3463 000b 55       		.uleb128 0x55
 3464 000c 17       		.uleb128 0x17
 3465 000d 11       		.uleb128 0x11
 3466 000e 01       		.uleb128 0x1
 3467 000f 10       		.uleb128 0x10
 3468 0010 17       		.uleb128 0x17
 3469 0011 00       		.byte	0
 3470 0012 00       		.byte	0
 3471 0013 02       		.uleb128 0x2
 3472 0014 24       		.uleb128 0x24
 3473 0015 00       		.byte	0
 3474 0016 0B       		.uleb128 0xb
 3475 0017 0B       		.uleb128 0xb
 3476 0018 3E       		.uleb128 0x3e
 3477 0019 0B       		.uleb128 0xb
 3478 001a 03       		.uleb128 0x3
 3479 001b 0E       		.uleb128 0xe
 3480 001c 00       		.byte	0
 3481 001d 00       		.byte	0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 97


 3482 001e 03       		.uleb128 0x3
 3483 001f 24       		.uleb128 0x24
 3484 0020 00       		.byte	0
 3485 0021 0B       		.uleb128 0xb
 3486 0022 0B       		.uleb128 0xb
 3487 0023 3E       		.uleb128 0x3e
 3488 0024 0B       		.uleb128 0xb
 3489 0025 03       		.uleb128 0x3
 3490 0026 08       		.uleb128 0x8
 3491 0027 00       		.byte	0
 3492 0028 00       		.byte	0
 3493 0029 04       		.uleb128 0x4
 3494 002a 16       		.uleb128 0x16
 3495 002b 00       		.byte	0
 3496 002c 03       		.uleb128 0x3
 3497 002d 0E       		.uleb128 0xe
 3498 002e 3A       		.uleb128 0x3a
 3499 002f 0B       		.uleb128 0xb
 3500 0030 3B       		.uleb128 0x3b
 3501 0031 0B       		.uleb128 0xb
 3502 0032 49       		.uleb128 0x49
 3503 0033 13       		.uleb128 0x13
 3504 0034 00       		.byte	0
 3505 0035 00       		.byte	0
 3506 0036 05       		.uleb128 0x5
 3507 0037 16       		.uleb128 0x16
 3508 0038 00       		.byte	0
 3509 0039 03       		.uleb128 0x3
 3510 003a 0E       		.uleb128 0xe
 3511 003b 3A       		.uleb128 0x3a
 3512 003c 0B       		.uleb128 0xb
 3513 003d 3B       		.uleb128 0x3b
 3514 003e 05       		.uleb128 0x5
 3515 003f 49       		.uleb128 0x49
 3516 0040 13       		.uleb128 0x13
 3517 0041 00       		.byte	0
 3518 0042 00       		.byte	0
 3519 0043 06       		.uleb128 0x6
 3520 0044 35       		.uleb128 0x35
 3521 0045 00       		.byte	0
 3522 0046 49       		.uleb128 0x49
 3523 0047 13       		.uleb128 0x13
 3524 0048 00       		.byte	0
 3525 0049 00       		.byte	0
 3526 004a 07       		.uleb128 0x7
 3527 004b 13       		.uleb128 0x13
 3528 004c 01       		.byte	0x1
 3529 004d 03       		.uleb128 0x3
 3530 004e 0E       		.uleb128 0xe
 3531 004f 0B       		.uleb128 0xb
 3532 0050 0B       		.uleb128 0xb
 3533 0051 3A       		.uleb128 0x3a
 3534 0052 0B       		.uleb128 0xb
 3535 0053 3B       		.uleb128 0x3b
 3536 0054 0B       		.uleb128 0xb
 3537 0055 01       		.uleb128 0x1
 3538 0056 13       		.uleb128 0x13
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 98


 3539 0057 00       		.byte	0
 3540 0058 00       		.byte	0
 3541 0059 08       		.uleb128 0x8
 3542 005a 0D       		.uleb128 0xd
 3543 005b 00       		.byte	0
 3544 005c 03       		.uleb128 0x3
 3545 005d 0E       		.uleb128 0xe
 3546 005e 3A       		.uleb128 0x3a
 3547 005f 0B       		.uleb128 0xb
 3548 0060 3B       		.uleb128 0x3b
 3549 0061 0B       		.uleb128 0xb
 3550 0062 49       		.uleb128 0x49
 3551 0063 13       		.uleb128 0x13
 3552 0064 38       		.uleb128 0x38
 3553 0065 0B       		.uleb128 0xb
 3554 0066 00       		.byte	0
 3555 0067 00       		.byte	0
 3556 0068 09       		.uleb128 0x9
 3557 0069 0D       		.uleb128 0xd
 3558 006a 00       		.byte	0
 3559 006b 03       		.uleb128 0x3
 3560 006c 0E       		.uleb128 0xe
 3561 006d 3A       		.uleb128 0x3a
 3562 006e 0B       		.uleb128 0xb
 3563 006f 3B       		.uleb128 0x3b
 3564 0070 05       		.uleb128 0x5
 3565 0071 49       		.uleb128 0x49
 3566 0072 13       		.uleb128 0x13
 3567 0073 38       		.uleb128 0x38
 3568 0074 0B       		.uleb128 0xb
 3569 0075 00       		.byte	0
 3570 0076 00       		.byte	0
 3571 0077 0A       		.uleb128 0xa
 3572 0078 13       		.uleb128 0x13
 3573 0079 01       		.byte	0x1
 3574 007a 03       		.uleb128 0x3
 3575 007b 0E       		.uleb128 0xe
 3576 007c 0B       		.uleb128 0xb
 3577 007d 0B       		.uleb128 0xb
 3578 007e 3A       		.uleb128 0x3a
 3579 007f 0B       		.uleb128 0xb
 3580 0080 3B       		.uleb128 0x3b
 3581 0081 05       		.uleb128 0x5
 3582 0082 01       		.uleb128 0x1
 3583 0083 13       		.uleb128 0x13
 3584 0084 00       		.byte	0
 3585 0085 00       		.byte	0
 3586 0086 0B       		.uleb128 0xb
 3587 0087 01       		.uleb128 0x1
 3588 0088 01       		.byte	0x1
 3589 0089 49       		.uleb128 0x49
 3590 008a 13       		.uleb128 0x13
 3591 008b 01       		.uleb128 0x1
 3592 008c 13       		.uleb128 0x13
 3593 008d 00       		.byte	0
 3594 008e 00       		.byte	0
 3595 008f 0C       		.uleb128 0xc
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 99


 3596 0090 21       		.uleb128 0x21
 3597 0091 00       		.byte	0
 3598 0092 49       		.uleb128 0x49
 3599 0093 13       		.uleb128 0x13
 3600 0094 2F       		.uleb128 0x2f
 3601 0095 0B       		.uleb128 0xb
 3602 0096 00       		.byte	0
 3603 0097 00       		.byte	0
 3604 0098 0D       		.uleb128 0xd
 3605 0099 2E       		.uleb128 0x2e
 3606 009a 00       		.byte	0
 3607 009b 3F       		.uleb128 0x3f
 3608 009c 19       		.uleb128 0x19
 3609 009d 03       		.uleb128 0x3
 3610 009e 0E       		.uleb128 0xe
 3611 009f 3A       		.uleb128 0x3a
 3612 00a0 0B       		.uleb128 0xb
 3613 00a1 3B       		.uleb128 0x3b
 3614 00a2 0B       		.uleb128 0xb
 3615 00a3 27       		.uleb128 0x27
 3616 00a4 19       		.uleb128 0x19
 3617 00a5 11       		.uleb128 0x11
 3618 00a6 01       		.uleb128 0x1
 3619 00a7 12       		.uleb128 0x12
 3620 00a8 06       		.uleb128 0x6
 3621 00a9 40       		.uleb128 0x40
 3622 00aa 18       		.uleb128 0x18
 3623 00ab 9642     		.uleb128 0x2116
 3624 00ad 19       		.uleb128 0x19
 3625 00ae 00       		.byte	0
 3626 00af 00       		.byte	0
 3627 00b0 0E       		.uleb128 0xe
 3628 00b1 2E       		.uleb128 0x2e
 3629 00b2 01       		.byte	0x1
 3630 00b3 3F       		.uleb128 0x3f
 3631 00b4 19       		.uleb128 0x19
 3632 00b5 03       		.uleb128 0x3
 3633 00b6 0E       		.uleb128 0xe
 3634 00b7 3A       		.uleb128 0x3a
 3635 00b8 0B       		.uleb128 0xb
 3636 00b9 3B       		.uleb128 0x3b
 3637 00ba 05       		.uleb128 0x5
 3638 00bb 27       		.uleb128 0x27
 3639 00bc 19       		.uleb128 0x19
 3640 00bd 11       		.uleb128 0x11
 3641 00be 01       		.uleb128 0x1
 3642 00bf 12       		.uleb128 0x12
 3643 00c0 06       		.uleb128 0x6
 3644 00c1 40       		.uleb128 0x40
 3645 00c2 18       		.uleb128 0x18
 3646 00c3 9642     		.uleb128 0x2116
 3647 00c5 19       		.uleb128 0x19
 3648 00c6 01       		.uleb128 0x1
 3649 00c7 13       		.uleb128 0x13
 3650 00c8 00       		.byte	0
 3651 00c9 00       		.byte	0
 3652 00ca 0F       		.uleb128 0xf
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 100


 3653 00cb 34       		.uleb128 0x34
 3654 00cc 00       		.byte	0
 3655 00cd 03       		.uleb128 0x3
 3656 00ce 0E       		.uleb128 0xe
 3657 00cf 3A       		.uleb128 0x3a
 3658 00d0 0B       		.uleb128 0xb
 3659 00d1 3B       		.uleb128 0x3b
 3660 00d2 05       		.uleb128 0x5
 3661 00d3 49       		.uleb128 0x49
 3662 00d4 13       		.uleb128 0x13
 3663 00d5 02       		.uleb128 0x2
 3664 00d6 18       		.uleb128 0x18
 3665 00d7 00       		.byte	0
 3666 00d8 00       		.byte	0
 3667 00d9 10       		.uleb128 0x10
 3668 00da 34       		.uleb128 0x34
 3669 00db 00       		.byte	0
 3670 00dc 03       		.uleb128 0x3
 3671 00dd 08       		.uleb128 0x8
 3672 00de 3A       		.uleb128 0x3a
 3673 00df 0B       		.uleb128 0xb
 3674 00e0 3B       		.uleb128 0x3b
 3675 00e1 05       		.uleb128 0x5
 3676 00e2 49       		.uleb128 0x49
 3677 00e3 13       		.uleb128 0x13
 3678 00e4 02       		.uleb128 0x2
 3679 00e5 18       		.uleb128 0x18
 3680 00e6 00       		.byte	0
 3681 00e7 00       		.byte	0
 3682 00e8 11       		.uleb128 0x11
 3683 00e9 26       		.uleb128 0x26
 3684 00ea 00       		.byte	0
 3685 00eb 49       		.uleb128 0x49
 3686 00ec 13       		.uleb128 0x13
 3687 00ed 00       		.byte	0
 3688 00ee 00       		.byte	0
 3689 00ef 12       		.uleb128 0x12
 3690 00f0 05       		.uleb128 0x5
 3691 00f1 00       		.byte	0
 3692 00f2 03       		.uleb128 0x3
 3693 00f3 0E       		.uleb128 0xe
 3694 00f4 3A       		.uleb128 0x3a
 3695 00f5 0B       		.uleb128 0xb
 3696 00f6 3B       		.uleb128 0x3b
 3697 00f7 05       		.uleb128 0x5
 3698 00f8 49       		.uleb128 0x49
 3699 00f9 13       		.uleb128 0x13
 3700 00fa 02       		.uleb128 0x2
 3701 00fb 18       		.uleb128 0x18
 3702 00fc 00       		.byte	0
 3703 00fd 00       		.byte	0
 3704 00fe 13       		.uleb128 0x13
 3705 00ff 2E       		.uleb128 0x2e
 3706 0100 00       		.byte	0
 3707 0101 3F       		.uleb128 0x3f
 3708 0102 19       		.uleb128 0x19
 3709 0103 03       		.uleb128 0x3
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 101


 3710 0104 0E       		.uleb128 0xe
 3711 0105 3A       		.uleb128 0x3a
 3712 0106 0B       		.uleb128 0xb
 3713 0107 3B       		.uleb128 0x3b
 3714 0108 05       		.uleb128 0x5
 3715 0109 27       		.uleb128 0x27
 3716 010a 19       		.uleb128 0x19
 3717 010b 11       		.uleb128 0x11
 3718 010c 01       		.uleb128 0x1
 3719 010d 12       		.uleb128 0x12
 3720 010e 06       		.uleb128 0x6
 3721 010f 40       		.uleb128 0x40
 3722 0110 18       		.uleb128 0x18
 3723 0111 9642     		.uleb128 0x2116
 3724 0113 19       		.uleb128 0x19
 3725 0114 00       		.byte	0
 3726 0115 00       		.byte	0
 3727 0116 14       		.uleb128 0x14
 3728 0117 2E       		.uleb128 0x2e
 3729 0118 01       		.byte	0x1
 3730 0119 3F       		.uleb128 0x3f
 3731 011a 19       		.uleb128 0x19
 3732 011b 03       		.uleb128 0x3
 3733 011c 0E       		.uleb128 0xe
 3734 011d 3A       		.uleb128 0x3a
 3735 011e 0B       		.uleb128 0xb
 3736 011f 3B       		.uleb128 0x3b
 3737 0120 05       		.uleb128 0x5
 3738 0121 27       		.uleb128 0x27
 3739 0122 19       		.uleb128 0x19
 3740 0123 49       		.uleb128 0x49
 3741 0124 13       		.uleb128 0x13
 3742 0125 11       		.uleb128 0x11
 3743 0126 01       		.uleb128 0x1
 3744 0127 12       		.uleb128 0x12
 3745 0128 06       		.uleb128 0x6
 3746 0129 40       		.uleb128 0x40
 3747 012a 18       		.uleb128 0x18
 3748 012b 9642     		.uleb128 0x2116
 3749 012d 19       		.uleb128 0x19
 3750 012e 01       		.uleb128 0x1
 3751 012f 13       		.uleb128 0x13
 3752 0130 00       		.byte	0
 3753 0131 00       		.byte	0
 3754 0132 15       		.uleb128 0x15
 3755 0133 2E       		.uleb128 0x2e
 3756 0134 00       		.byte	0
 3757 0135 03       		.uleb128 0x3
 3758 0136 0E       		.uleb128 0xe
 3759 0137 3A       		.uleb128 0x3a
 3760 0138 0B       		.uleb128 0xb
 3761 0139 3B       		.uleb128 0x3b
 3762 013a 05       		.uleb128 0x5
 3763 013b 27       		.uleb128 0x27
 3764 013c 19       		.uleb128 0x19
 3765 013d 11       		.uleb128 0x11
 3766 013e 01       		.uleb128 0x1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 102


 3767 013f 12       		.uleb128 0x12
 3768 0140 06       		.uleb128 0x6
 3769 0141 40       		.uleb128 0x40
 3770 0142 18       		.uleb128 0x18
 3771 0143 9642     		.uleb128 0x2116
 3772 0145 19       		.uleb128 0x19
 3773 0146 00       		.byte	0
 3774 0147 00       		.byte	0
 3775 0148 16       		.uleb128 0x16
 3776 0149 2E       		.uleb128 0x2e
 3777 014a 00       		.byte	0
 3778 014b 03       		.uleb128 0x3
 3779 014c 0E       		.uleb128 0xe
 3780 014d 3A       		.uleb128 0x3a
 3781 014e 0B       		.uleb128 0xb
 3782 014f 3B       		.uleb128 0x3b
 3783 0150 05       		.uleb128 0x5
 3784 0151 27       		.uleb128 0x27
 3785 0152 19       		.uleb128 0x19
 3786 0153 11       		.uleb128 0x11
 3787 0154 01       		.uleb128 0x1
 3788 0155 12       		.uleb128 0x12
 3789 0156 06       		.uleb128 0x6
 3790 0157 40       		.uleb128 0x40
 3791 0158 18       		.uleb128 0x18
 3792 0159 9742     		.uleb128 0x2117
 3793 015b 19       		.uleb128 0x19
 3794 015c 00       		.byte	0
 3795 015d 00       		.byte	0
 3796 015e 17       		.uleb128 0x17
 3797 015f 34       		.uleb128 0x34
 3798 0160 00       		.byte	0
 3799 0161 03       		.uleb128 0x3
 3800 0162 0E       		.uleb128 0xe
 3801 0163 3A       		.uleb128 0x3a
 3802 0164 0B       		.uleb128 0xb
 3803 0165 3B       		.uleb128 0x3b
 3804 0166 0B       		.uleb128 0xb
 3805 0167 49       		.uleb128 0x49
 3806 0168 13       		.uleb128 0x13
 3807 0169 02       		.uleb128 0x2
 3808 016a 18       		.uleb128 0x18
 3809 016b 00       		.byte	0
 3810 016c 00       		.byte	0
 3811 016d 00       		.byte	0
 3812              		.section	.debug_aranges,"",%progbits
 3813 0000 94000000 		.4byte	0x94
 3814 0004 0200     		.2byte	0x2
 3815 0006 00000000 		.4byte	.Ldebug_info0
 3816 000a 04       		.byte	0x4
 3817 000b 00       		.byte	0
 3818 000c 0000     		.2byte	0
 3819 000e 0000     		.2byte	0
 3820 0010 00000000 		.4byte	.LFB0
 3821 0014 80020000 		.4byte	.LFE0-.LFB0
 3822 0018 00000000 		.4byte	.LFB1
 3823 001c 00030000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 103


 3824 0020 00000000 		.4byte	.LFB2
 3825 0024 B8000000 		.4byte	.LFE2-.LFB2
 3826 0028 00000000 		.4byte	.LFB3
 3827 002c 6C010000 		.4byte	.LFE3-.LFB3
 3828 0030 00000000 		.4byte	.LFB4
 3829 0034 0C000000 		.4byte	.LFE4-.LFB4
 3830 0038 00000000 		.4byte	.LFB5
 3831 003c 58010000 		.4byte	.LFE5-.LFB5
 3832 0040 00000000 		.4byte	.LFB6
 3833 0044 5C000000 		.4byte	.LFE6-.LFB6
 3834 0048 00000000 		.4byte	.LFB7
 3835 004c D4000000 		.4byte	.LFE7-.LFB7
 3836 0050 00000000 		.4byte	.LFB8
 3837 0054 68000000 		.4byte	.LFE8-.LFB8
 3838 0058 00000000 		.4byte	.LFB9
 3839 005c 90000000 		.4byte	.LFE9-.LFB9
 3840 0060 00000000 		.4byte	.LFB10
 3841 0064 40000000 		.4byte	.LFE10-.LFB10
 3842 0068 00000000 		.4byte	.LFB11
 3843 006c 90000000 		.4byte	.LFE11-.LFB11
 3844 0070 00000000 		.4byte	.LFB12
 3845 0074 80020000 		.4byte	.LFE12-.LFB12
 3846 0078 00000000 		.4byte	.LFB13
 3847 007c 88010000 		.4byte	.LFE13-.LFB13
 3848 0080 00000000 		.4byte	.LFB14
 3849 0084 D4000000 		.4byte	.LFE14-.LFB14
 3850 0088 00000000 		.4byte	.LFB15
 3851 008c 54000000 		.4byte	.LFE15-.LFB15
 3852 0090 00000000 		.4byte	0
 3853 0094 00000000 		.4byte	0
 3854              		.section	.debug_ranges,"",%progbits
 3855              	.Ldebug_ranges0:
 3856 0000 00000000 		.4byte	.LFB0
 3857 0004 80020000 		.4byte	.LFE0
 3858 0008 00000000 		.4byte	.LFB1
 3859 000c 00030000 		.4byte	.LFE1
 3860 0010 00000000 		.4byte	.LFB2
 3861 0014 B8000000 		.4byte	.LFE2
 3862 0018 00000000 		.4byte	.LFB3
 3863 001c 6C010000 		.4byte	.LFE3
 3864 0020 00000000 		.4byte	.LFB4
 3865 0024 0C000000 		.4byte	.LFE4
 3866 0028 00000000 		.4byte	.LFB5
 3867 002c 58010000 		.4byte	.LFE5
 3868 0030 00000000 		.4byte	.LFB6
 3869 0034 5C000000 		.4byte	.LFE6
 3870 0038 00000000 		.4byte	.LFB7
 3871 003c D4000000 		.4byte	.LFE7
 3872 0040 00000000 		.4byte	.LFB8
 3873 0044 68000000 		.4byte	.LFE8
 3874 0048 00000000 		.4byte	.LFB9
 3875 004c 90000000 		.4byte	.LFE9
 3876 0050 00000000 		.4byte	.LFB10
 3877 0054 40000000 		.4byte	.LFE10
 3878 0058 00000000 		.4byte	.LFB11
 3879 005c 90000000 		.4byte	.LFE11
 3880 0060 00000000 		.4byte	.LFB12
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 104


 3881 0064 80020000 		.4byte	.LFE12
 3882 0068 00000000 		.4byte	.LFB13
 3883 006c 88010000 		.4byte	.LFE13
 3884 0070 00000000 		.4byte	.LFB14
 3885 0074 D4000000 		.4byte	.LFE14
 3886 0078 00000000 		.4byte	.LFB15
 3887 007c 54000000 		.4byte	.LFE15
 3888 0080 00000000 		.4byte	0
 3889 0084 00000000 		.4byte	0
 3890              		.section	.debug_line,"",%progbits
 3891              	.Ldebug_line0:
 3892 0000 74030000 		.section	.debug_str,"MS",%progbits,1
 3892      02004D00 
 3892      00000201 
 3892      FB0E0D00 
 3892      01010101 
 3893              	.LASF10:
 3894 0000 75696E74 		.ascii	"uint16\000"
 3894      313600
 3895              	.LASF88:
 3896 0007 433A5C55 		.ascii	"C:\\Users\\Yiquing\\Documents\\works\\NanoNXT\\osdp"
 3896      73657273 
 3896      5C596971 
 3896      75696E67 
 3896      5C446F63 
 3897 0034 20746573 		.ascii	" testing\\YQ\\nanoNxt_ICM3\\nanoNxt_ICM3.cydsn\000"
 3897      74696E67 
 3897      5C59515C 
 3897      6E616E6F 
 3897      4E78745F 
 3898              	.LASF80:
 3899 0060 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3899      48696253 
 3899      6C705265 
 3899      73746F72 
 3899      6500
 3900              	.LASF43:
 3901 0072 77616B65 		.ascii	"wakeupTrim0\000"
 3901      75705472 
 3901      696D3000 
 3902              	.LASF44:
 3903 007e 77616B65 		.ascii	"wakeupTrim1\000"
 3903      75705472 
 3903      696D3100 
 3904              	.LASF20:
 3905 008a 6D617374 		.ascii	"masterClkSrc\000"
 3905      6572436C 
 3905      6B537263 
 3905      00
 3906              	.LASF56:
 3907 0097 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3907      4D5F4241 
 3907      434B5550 
 3907      5F535452 
 3907      55435400 
 3908              	.LASF28:
 3909 00ab 636C6B53 		.ascii	"clkSyncDiv\000"
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 105


 3909      796E6344 
 3909      697600
 3910              	.LASF60:
 3911 00b6 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3911      52657374 
 3911      6F726543 
 3911      6C6F636B 
 3911      7300
 3912              	.LASF7:
 3913 00c8 6C6F6E67 		.ascii	"long long unsigned int\000"
 3913      206C6F6E 
 3913      6720756E 
 3913      7369676E 
 3913      65642069 
 3914              	.LASF81:
 3915 00df 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3915      4876694C 
 3915      76695361 
 3915      76654469 
 3915      7361626C 
 3916              	.LASF71:
 3917 00f5 746D7053 		.ascii	"tmpStatus\000"
 3917      74617475 
 3917      7300
 3918              	.LASF49:
 3919 00ff 6C766961 		.ascii	"lviaTrip\000"
 3919      54726970 
 3919      00
 3920              	.LASF22:
 3921 0108 696D6F55 		.ascii	"imoUsbClk\000"
 3921      7362436C 
 3921      6B00
 3922              	.LASF77:
 3923 0112 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3923      46747753 
 3923      6574496E 
 3923      74657276 
 3923      616C00
 3924              	.LASF50:
 3925 0125 68766961 		.ascii	"hviaEn\000"
 3925      456E00
 3926              	.LASF36:
 3927 012c 696C6F50 		.ascii	"iloPowerMode\000"
 3927      6F776572 
 3927      4D6F6465 
 3927      00
 3928              	.LASF6:
 3929 0139 6C6F6E67 		.ascii	"long long int\000"
 3929      206C6F6E 
 3929      6720696E 
 3929      7400
 3930              	.LASF0:
 3931 0147 7369676E 		.ascii	"signed char\000"
 3931      65642063 
 3931      68617200 
 3932              	.LASF29:
 3933 0153 636C6B42 		.ascii	"clkBusDiv\000"
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 106


 3933      75734469 
 3933      7600
 3934              	.LASF65:
 3935 015d 696E7465 		.ascii	"interruptState\000"
 3935      72727570 
 3935      74537461 
 3935      746500
 3936              	.LASF27:
 3937 016c 696D6F32 		.ascii	"imo2x\000"
 3937      7800
 3938              	.LASF4:
 3939 0172 6C6F6E67 		.ascii	"long int\000"
 3939      20696E74 
 3939      00
 3940              	.LASF82:
 3941 017b 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3941      4876694C 
 3941      76695265 
 3941      73746F72 
 3941      6500
 3942              	.LASF9:
 3943 018d 75696E74 		.ascii	"uint8\000"
 3943      3800
 3944              	.LASF13:
 3945 0193 646F7562 		.ascii	"double\000"
 3945      6C6500
 3946              	.LASF87:
 3947 019a 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3947      6E657261 
 3947      7465645F 
 3947      536F7572 
 3947      63655C50 
 3948              	.LASF11:
 3949 01ba 75696E74 		.ascii	"uint32\000"
 3949      333200
 3950              	.LASF31:
 3951 01c1 786D687A 		.ascii	"xmhzEnableState\000"
 3951      456E6162 
 3951      6C655374 
 3951      61746500 
 3952              	.LASF73:
 3953 01d1 4379506D 		.ascii	"CyPmHibRestore\000"
 3953      48696252 
 3953      6573746F 
 3953      726500
 3954              	.LASF69:
 3955 01e0 6D61736B 		.ascii	"mask\000"
 3955      00
 3956              	.LASF53:
 3957 01e5 696D6F41 		.ascii	"imoActFreq\000"
 3957      63744672 
 3957      657100
 3958              	.LASF8:
 3959 01f0 756E7369 		.ascii	"unsigned int\000"
 3959      676E6564 
 3959      20696E74 
 3959      00
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 107


 3960              	.LASF45:
 3961 01fd 73636374 		.ascii	"scctData\000"
 3961      44617461 
 3961      00
 3962              	.LASF21:
 3963 0206 696D6F46 		.ascii	"imoFreq\000"
 3963      72657100 
 3964              	.LASF5:
 3965 020e 6C6F6E67 		.ascii	"long unsigned int\000"
 3965      20756E73 
 3965      69676E65 
 3965      6420696E 
 3965      7400
 3966              	.LASF46:
 3967 0220 6C766964 		.ascii	"lvidEn\000"
 3967      456E00
 3968              	.LASF34:
 3969 0227 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3969      436C6F63 
 3969      6B426163 
 3969      6B757053 
 3969      74727563 
 3970              	.LASF35:
 3971 023d 6379506D 		.ascii	"cyPmBackupStruct\000"
 3971      4261636B 
 3971      75705374 
 3971      72756374 
 3971      00
 3972              	.LASF33:
 3973 024e 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3973      4D5F434C 
 3973      4F434B5F 
 3973      4241434B 
 3973      55505F53 
 3974              	.LASF3:
 3975 0268 73686F72 		.ascii	"short unsigned int\000"
 3975      7420756E 
 3975      7369676E 
 3975      65642069 
 3975      6E7400
 3976              	.LASF75:
 3977 027b 63747749 		.ascii	"ctwInterval\000"
 3977      6E746572 
 3977      76616C00 
 3978              	.LASF40:
 3979 0287 77616B65 		.ascii	"wakeupCfg0\000"
 3979      75704366 
 3979      673000
 3980              	.LASF41:
 3981 0292 77616B65 		.ascii	"wakeupCfg1\000"
 3981      75704366 
 3981      673100
 3982              	.LASF42:
 3983 029d 77616B65 		.ascii	"wakeupCfg2\000"
 3983      75704366 
 3983      673200
 3984              	.LASF58:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 108


 3985 02a8 636C6B42 		.ascii	"clkBusDivTmp\000"
 3985      75734469 
 3985      76546D70 
 3985      00
 3986              	.LASF55:
 3987 02b5 626F6F73 		.ascii	"boostRefExt\000"
 3987      74526566 
 3987      45787400 
 3988              	.LASF26:
 3989 02c1 636C6B49 		.ascii	"clkImoSrc\000"
 3989      6D6F5372 
 3989      6300
 3990              	.LASF66:
 3991 02cb 4379506D 		.ascii	"CyPmSaveClocks\000"
 3991      53617665 
 3991      436C6F63 
 3991      6B7300
 3992              	.LASF39:
 3993 02da 736C7054 		.ascii	"slpTrBypass\000"
 3993      72427970 
 3993      61737300 
 3994              	.LASF17:
 3995 02e6 73697A65 		.ascii	"sizetype\000"
 3995      74797065 
 3995      00
 3996              	.LASF68:
 3997 02ef 4379506D 		.ascii	"CyPmHibernateEx\000"
 3997      48696265 
 3997      726E6174 
 3997      65457800 
 3998              	.LASF59:
 3999 02ff 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3999      496D6F46 
 3999      7265714D 
 3999      687A3252 
 3999      656700
 4000              	.LASF18:
 4001 0312 656E436C 		.ascii	"enClkA\000"
 4001      6B4100
 4002              	.LASF19:
 4003 0319 656E436C 		.ascii	"enClkD\000"
 4003      6B4400
 4004              	.LASF86:
 4005 0320 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 4005      4320342E 
 4005      382E3420 
 4005      32303134 
 4005      30353236 
 4006 0353 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 4006      20726576 
 4006      6973696F 
 4006      6E203231 
 4006      31333538 
 4007 0386 30202D66 		.ascii	"0 -ffunction-sections\000"
 4007      66756E63 
 4007      74696F6E 
 4007      2D736563 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 109


 4007      74696F6E 
 4008              	.LASF63:
 4009 039c 77616B65 		.ascii	"wakeupSource\000"
 4009      7570536F 
 4009      75726365 
 4009      00
 4010              	.LASF25:
 4011 03a9 696D6F43 		.ascii	"imoClkSrc\000"
 4011      6C6B5372 
 4011      6300
 4012              	.LASF12:
 4013 03b3 666C6F61 		.ascii	"float\000"
 4013      7400
 4014              	.LASF64:
 4015 03b9 4379506D 		.ascii	"CyPmSleep\000"
 4015      536C6565 
 4015      7000
 4016              	.LASF51:
 4017 03c3 6C766964 		.ascii	"lvidRst\000"
 4017      52737400 
 4018              	.LASF61:
 4019 03cb 4379506D 		.ascii	"CyPmAltAct\000"
 4019      416C7441 
 4019      637400
 4020              	.LASF16:
 4021 03d6 72656738 		.ascii	"reg8\000"
 4021      00
 4022              	.LASF76:
 4023 03db 4379506D 		.ascii	"CyPmOppsSet\000"
 4023      4F707073 
 4023      53657400 
 4024              	.LASF1:
 4025 03e7 756E7369 		.ascii	"unsigned char\000"
 4025      676E6564 
 4025      20636861 
 4025      7200
 4026              	.LASF84:
 4027 03f5 6379506D 		.ascii	"cyPmClockBackup\000"
 4027      436C6F63 
 4027      6B426163 
 4027      6B757000 
 4028              	.LASF30:
 4029 0405 706C6C45 		.ascii	"pllEnableState\000"
 4029      6E61626C 
 4029      65537461 
 4029      746500
 4030              	.LASF37:
 4031 0414 696C6F31 		.ascii	"ilo1kEnable\000"
 4031      6B456E61 
 4031      626C6500 
 4032              	.LASF2:
 4033 0420 73686F72 		.ascii	"short int\000"
 4033      7420696E 
 4033      7400
 4034              	.LASF79:
 4035 042a 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4035      48696253 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 110


 4035      6C705361 
 4035      76655365 
 4035      7400
 4036              	.LASF38:
 4037 043c 696C6F31 		.ascii	"ilo100kEnable\000"
 4037      30306B45 
 4037      6E61626C 
 4037      6500
 4038              	.LASF14:
 4039 044a 63686172 		.ascii	"char\000"
 4039      00
 4040              	.LASF54:
 4041 044f 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4041      63744672 
 4041      65713132 
 4041      4D687A00 
 4042              	.LASF67:
 4043 045f 4379506D 		.ascii	"CyPmHibernate\000"
 4043      48696265 
 4043      726E6174 
 4043      6500
 4044              	.LASF78:
 4045 046d 66747749 		.ascii	"ftwInterval\000"
 4045      6E746572 
 4045      76616C00 
 4046              	.LASF85:
 4047 0479 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4047      496D6F46 
 4047      72657152 
 4047      6567324D 
 4047      687A00
 4048              	.LASF89:
 4049 048c 4379506D 		.ascii	"CyPmReadStatus\000"
 4049      52656164 
 4049      53746174 
 4049      757300
 4050              	.LASF32:
 4051 049b 636C6B44 		.ascii	"clkDistDelay\000"
 4051      69737444 
 4051      656C6179 
 4051      00
 4052              	.LASF74:
 4053 04a8 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4053      43747753 
 4053      6574496E 
 4053      74657276 
 4053      616C00
 4054              	.LASF57:
 4055 04bb 73746174 		.ascii	"status\000"
 4055      757300
 4056              	.LASF48:
 4057 04c2 6C766961 		.ascii	"lviaEn\000"
 4057      456E00
 4058              	.LASF72:
 4059 04c9 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4059      48696253 
 4059      61766553 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccbhLcTB.s 			page 111


 4059      657400
 4060              	.LASF62:
 4061 04d8 77616B65 		.ascii	"wakeupTime\000"
 4061      75705469 
 4061      6D6500
 4062              	.LASF15:
 4063 04e3 63797374 		.ascii	"cystatus\000"
 4063      61747573 
 4063      00
 4064              	.LASF23:
 4065 04ec 666C6173 		.ascii	"flashWaitCycles\000"
 4065      68576169 
 4065      74437963 
 4065      6C657300 
 4066              	.LASF52:
 4067 04fc 6C766961 		.ascii	"lviaRst\000"
 4067      52737400 
 4068              	.LASF83:
 4069 0504 6379506D 		.ascii	"cyPmBackup\000"
 4069      4261636B 
 4069      757000
 4070              	.LASF47:
 4071 050f 6C766964 		.ascii	"lvidTrip\000"
 4071      54726970 
 4071      00
 4072              	.LASF24:
 4073 0518 696D6F45 		.ascii	"imoEnable\000"
 4073      6E61626C 
 4073      6500
 4074              	.LASF70:
 4075 0522 696E7465 		.ascii	"interruptStatus\000"
 4075      72727570 
 4075      74537461 
 4075      74757300 
 4076              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
