ARM GAS  /tmp/ccl29Ryp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccl29Ryp.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 45 3 view .LVU1
  41              		.loc 1 45 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  47              		.loc 1 48 3 is_stmt 1 view .LVU3
  48              	.LBB2:
  49              		.loc 1 48 3 view .LVU4
  50              		.loc 1 48 3 view .LVU5
  51 000e 1A4B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F02002 		orr	r2, r2, #32
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 48 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F02002 		and	r2, r2, #32
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 48 3 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE2:
  62              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  63              		.loc 1 49 3 view .LVU9
  64              	.LBB3:
  65              		.loc 1 49 3 view .LVU10
  66              		.loc 1 49 3 view .LVU11
ARM GAS  /tmp/ccl29Ryp.s 			page 3


  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F00802 		orr	r2, r2, #8
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 49 3 view .LVU12
  71 002a 9A69     		ldr	r2, [r3, #24]
  72 002c 02F00802 		and	r2, r2, #8
  73 0030 0292     		str	r2, [sp, #8]
  74              		.loc 1 49 3 view .LVU13
  75 0032 029A     		ldr	r2, [sp, #8]
  76              	.LBE3:
  77              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 50 3 view .LVU15
  79              	.LBB4:
  80              		.loc 1 50 3 view .LVU16
  81              		.loc 1 50 3 view .LVU17
  82 0034 9A69     		ldr	r2, [r3, #24]
  83 0036 42F00402 		orr	r2, r2, #4
  84 003a 9A61     		str	r2, [r3, #24]
  85              		.loc 1 50 3 view .LVU18
  86 003c 9B69     		ldr	r3, [r3, #24]
  87 003e 03F00403 		and	r3, r3, #4
  88 0042 0393     		str	r3, [sp, #12]
  89              		.loc 1 50 3 view .LVU19
  90 0044 039B     		ldr	r3, [sp, #12]
  91              	.LBE4:
  92              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
  93              		.loc 1 53 3 view .LVU21
  94 0046 0D4D     		ldr	r5, .L3+4
  95 0048 2246     		mov	r2, r4
  96 004a 1021     		movs	r1, #16
  97 004c 2846     		mov	r0, r5
  98 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 100              		.loc 1 56 3 view .LVU22
 101 0052 0122     		movs	r2, #1
 102 0054 2021     		movs	r1, #32
 103 0056 2846     		mov	r0, r5
 104 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 105              	.LVL1:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pins : PB4 PB5 */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 106              		.loc 1 59 3 view .LVU23
 107              		.loc 1 59 23 is_stmt 0 view .LVU24
 108 005c 3023     		movs	r3, #48
 109 005e 0493     		str	r3, [sp, #16]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 110              		.loc 1 60 3 is_stmt 1 view .LVU25
 111              		.loc 1 60 24 is_stmt 0 view .LVU26
 112 0060 0123     		movs	r3, #1
ARM GAS  /tmp/ccl29Ryp.s 			page 4


 113 0062 0593     		str	r3, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 61 3 is_stmt 1 view .LVU27
 115              		.loc 1 61 24 is_stmt 0 view .LVU28
 116 0064 0694     		str	r4, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117              		.loc 1 62 3 is_stmt 1 view .LVU29
 118              		.loc 1 62 25 is_stmt 0 view .LVU30
 119 0066 0223     		movs	r3, #2
 120 0068 0793     		str	r3, [sp, #28]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 121              		.loc 1 63 3 is_stmt 1 view .LVU31
 122 006a 04A9     		add	r1, sp, #16
 123 006c 2846     		mov	r0, r5
 124 006e FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c **** }
 126              		.loc 1 65 1 is_stmt 0 view .LVU32
 127 0072 09B0     		add	sp, sp, #36
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 0074 30BD     		pop	{r4, r5, pc}
 132              	.L4:
 133 0076 00BF     		.align	2
 134              	.L3:
 135 0078 00100240 		.word	1073876992
 136 007c 000C0140 		.word	1073810432
 137              		.cfi_endproc
 138              	.LFE65:
 140              		.text
 141              	.Letext0:
 142              		.file 2 "/nix/store/244x2dv48nan65bmpk2pv3pfl5s5jjn8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 143              		.file 3 "/nix/store/244x2dv48nan65bmpk2pv3pfl5s5jjn8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 144              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 145              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccl29Ryp.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccl29Ryp.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccl29Ryp.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccl29Ryp.s:135    .text.MX_GPIO_Init:00000078 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
