#Project_name
my_project0
#Input
1
x_hat
20
1
4
15
#Output
1
u_opt
70
1
4
15
#fclk
100
#FPGA_name
xc7z020clg484-1
#board_name
zedboard
#type_eth
0
#mem_base_address
33554432
#num_test
1
#type_test
0
#type_template
PL
#type_design_flow
vivado
