# Aligner
SystemVerilog Verification project
 - The Aligner module takes in an unaligned stream of data and outputs it as an aligned stream of data based on its configuration.
 - Its purpose if to optimize writes in memory by performing only the writes best suited for the type of memory used in the system.

<img width="946" height="339" alt="image" src="https://github.com/user-attachments/assets/84f9cef3-d190-4c8e-9409-bd3ca634daac" />

Registers (APB Protocol):

<img width="613" height="146" alt="image" src="https://github.com/user-attachments/assets/b787eceb-c35c-409d-a1af-525aba47433d" />

Functionality:

<img width="506" height="697" alt="image" src="https://github.com/user-attachments/assets/417383e0-aea7-4d5c-becc-2090b3d6605f" />
<img width="652" height="394" alt="image" src="https://github.com/user-attachments/assets/ca16fd08-c35b-43bb-92e6-d7935b78a6d1" />

Interrupt Request:

<img width="918" height="272" alt="image" src="https://github.com/user-attachments/assets/5ca60875-61fa-489f-b2d0-f28423fcee0f" />
