
Project 1.1/fulladder_tb.v.out
Project 1.1/simulation/questa/rtl_work/_opt__lock
*.flock
*.vcd
