{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 17:18:11 2022 " "Info: Processing started: Tue Apr 05 17:18:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task_1 -c task_1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task_1 -c task_1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y task_1.v(5) " "Info (10281): Verilog HDL Declaration information at task_1.v(5): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file task_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_1 " "Info: Found entity 1: task_1" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "task_1 " "Info: Elaborating entity \"task_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task_1.v(16) " "Warning (10230): Verilog HDL assignment warning at task_1.v(16): truncated value with size 3 to match size of target (1)" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task_1.v(21) " "Warning (10230): Verilog HDL assignment warning at task_1.v(21): truncated value with size 3 to match size of target (1)" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task_1.v(26) " "Warning (10230): Verilog HDL assignment warning at task_1.v(26): truncated value with size 3 to match size of target (1)" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task_1.v(31) " "Warning (10230): Verilog HDL assignment warning at task_1.v(31): truncated value with size 3 to match size of target (1)" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "task_1.v(33) " "Warning (10199): Verilog HDL Case Statement warning at task_1.v(33): case item expression never matches the case expression" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "task_1.v(43) " "Warning (10199): Verilog HDL Case Statement warning at task_1.v(43): case item expression never matches the case expression" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "task_1.v(53) " "Warning (10199): Verilog HDL Case Statement warning at task_1.v(53): case item expression never matches the case expression" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task_1.v(66) " "Warning (10230): Verilog HDL assignment warning at task_1.v(66): truncated value with size 3 to match size of target (1)" {  } { { "task_1.v" "" { Text "C:/Users/acanto/Desktop/lab/task_1.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 17:18:11 2022 " "Info: Processing ended: Tue Apr 05 17:18:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
