Analysis & Synthesis report for CPU
Sun Nov 27 20:04:43 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 27 20:04:43 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 18                                          ;
;     Total combinational functions  ; 18                                          ;
;     Dedicated logic registers      ; 7                                           ;
; Total registers                    ; 7                                           ;
; Total pins                         ; 8                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; DUT                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SignExtend10to16.vhd             ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd ;         ;
; pc.vhd                           ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd               ;         ;
; t2.vhd                           ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd               ;         ;
; t1.vhd                           ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd               ;         ;
; t3.vhd                           ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd               ;         ;
; state_transition.vhd             ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd ;         ;
; register.vhd                     ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd         ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd           ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd              ;         ;
; DUT.vhd                          ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd              ;         ;
; shifter_7.vhd                    ; yes             ; User VHDL File  ; C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd        ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 18                                    ;
;                                             ;                                       ;
; Total combinational functions               ; 18                                    ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 1                                     ;
;     -- 3 input functions                    ; 10                                    ;
;     -- <=2 input functions                  ; 7                                     ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 14                                    ;
;     -- arithmetic mode                      ; 4                                     ;
;                                             ;                                       ;
; Total registers                             ; 7                                     ;
;     -- Dedicated logic registers            ; 7                                     ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 8                                     ;
;                                             ;                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; ins_setter:stateSet_instance|state[0] ;
; Maximum fan-out                             ; 18                                    ;
; Total fan-out                               ; 76                                    ;
; Average fan-out                             ; 1.85                                  ;
+---------------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                  ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------+-------------+--------------+
; |DUT                                 ; 18 (0)              ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 8    ; 0            ; 0          ; |DUT                                 ; DUT         ; work         ;
;    |alu:alu_instance|                ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|alu:alu_instance                ; alu         ; work         ;
;    |ins_decoder:stateTrans_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|ins_decoder:stateTrans_instance ; ins_decoder ; work         ;
;    |ins_setter:stateSet_instance|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|ins_setter:stateSet_instance    ; ins_setter  ; work         ;
;    |mem:mem_instance|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|mem:mem_instance                ; mem         ; work         ;
;    |pc:pc_instance|                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|pc:pc_instance                  ; pc          ; work         ;
;    |t1:t1_instance|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|t1:t1_instance                  ; t1          ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; pc:pc_instance|m_add[4]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|m_add[0]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|m_add[1]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|m_add[2]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|m_add[3]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; alu:alu_instance|pc_out[4]                          ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; alu:alu_instance|pc_out[0]                          ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; alu:alu_instance|pc_out[1]                          ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; alu:alu_instance|pc_out[2]                          ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; alu:alu_instance|pc_out[3]                          ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|alu_a[4]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|alu_a[3]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|alu_a[2]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|alu_a[1]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; pc:pc_instance|alu_a[0]                             ; ins_setter:stateSet_instance|state[0] ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; ins_setter:stateSet_instance|state[1..5] ; Stuck at GND due to stuck port data_in ;
; registers:reg_instance|regs[0][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[1][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][14]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[1][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][13]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[1][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][12]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[1][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][11]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[1][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][10]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][9]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][8]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][7]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][6]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][5]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][4]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][3]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][2]        ; Lost fanout                            ;
; registers:reg_instance|regs[0][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][1]        ; Lost fanout                            ;
; registers:reg_instance|regs[2][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[3][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[4][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[5][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[6][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[7][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[7][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[2][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[5][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[0][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[4][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[3][15]       ; Lost fanout                            ;
; registers:reg_instance|regs[6][15]       ; Lost fanout                            ;
; t1:t1_instance|t1[6..11]                 ; Lost fanout                            ;
; t2:t2_instance|T2[5..15]                 ; Lost fanout                            ;
; t1:t1_instance|t1[0..5]                  ; Lost fanout                            ;
; t3:t3_instance|T3[5..15]                 ; Lost fanout                            ;
; t2:t2_instance|T2[0]                     ; Lost fanout                            ;
; t3:t3_instance|T3[0]                     ; Lost fanout                            ;
; t2:t2_instance|T2[1]                     ; Lost fanout                            ;
; t3:t3_instance|T3[1]                     ; Lost fanout                            ;
; t2:t2_instance|T2[2]                     ; Lost fanout                            ;
; t3:t3_instance|T3[2]                     ; Lost fanout                            ;
; t2:t2_instance|T2[3]                     ; Lost fanout                            ;
; t3:t3_instance|T3[3]                     ; Lost fanout                            ;
; t2:t2_instance|T2[4]                     ; Lost fanout                            ;
; t3:t3_instance|T3[4]                     ; Lost fanout                            ;
; registers:reg_instance|regs[0][0]        ; Lost fanout                            ;
; registers:reg_instance|regs[1][0]        ; Lost fanout                            ;
; t1:t1_instance|t1[13..15]                ; Merged with t1:t1_instance|t1[12]      ;
; pc:pc_instance|pc[5..15]                 ; Lost fanout                            ;
; Total Number of Removed Registers = 191  ;                                        ;
+------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; ins_setter:stateSet_instance|state[1] ; Stuck at GND              ; t1:t1_instance|t1[11], t1:t1_instance|t1[8], t1:t1_instance|t1[7],                      ;
;                                       ; due to stuck port data_in ; t1:t1_instance|t1[9], t1:t1_instance|t1[6], t2:t2_instance|T2[15],                      ;
;                                       ;                           ; t2:t2_instance|T2[14], t2:t2_instance|T2[13], t2:t2_instance|T2[11],                    ;
;                                       ;                           ; t1:t1_instance|t1[5], t1:t1_instance|t1[4], t1:t1_instance|t1[3], t1:t1_instance|t1[2], ;
;                                       ;                           ; t1:t1_instance|t1[1], t1:t1_instance|t1[0], t3:t3_instance|T3[11],                      ;
;                                       ;                           ; t3:t3_instance|T3[12], t3:t3_instance|T3[13], t3:t3_instance|T3[14],                    ;
;                                       ;                           ; t3:t3_instance|T3[15], t2:t2_instance|T2[0], t3:t3_instance|T3[0],                      ;
;                                       ;                           ; t2:t2_instance|T2[1], t3:t3_instance|T3[1], t2:t2_instance|T2[2], t3:t3_instance|T3[2], ;
;                                       ;                           ; t2:t2_instance|T2[3], t3:t3_instance|T3[3], pc:pc_instance|pc[14],                      ;
;                                       ;                           ; pc:pc_instance|pc[13], pc:pc_instance|pc[12], pc:pc_instance|pc[11],                    ;
;                                       ;                           ; pc:pc_instance|pc[10], pc:pc_instance|pc[9], pc:pc_instance|pc[8],                      ;
;                                       ;                           ; pc:pc_instance|pc[7], pc:pc_instance|pc[6], pc:pc_instance|pc[5]                        ;
; registers:reg_instance|regs[0][10]    ; Lost Fanouts              ; t2:t2_instance|T2[10], t3:t3_instance|T3[10]                                            ;
; registers:reg_instance|regs[0][9]     ; Lost Fanouts              ; t2:t2_instance|T2[9], t3:t3_instance|T3[9]                                              ;
; registers:reg_instance|regs[0][8]     ; Lost Fanouts              ; t2:t2_instance|T2[8], t3:t3_instance|T3[8]                                              ;
; registers:reg_instance|regs[0][7]     ; Lost Fanouts              ; t2:t2_instance|T2[7], t3:t3_instance|T3[7]                                              ;
; registers:reg_instance|regs[0][6]     ; Lost Fanouts              ; t2:t2_instance|T2[6], t3:t3_instance|T3[6]                                              ;
; registers:reg_instance|regs[0][5]     ; Lost Fanouts              ; t2:t2_instance|T2[5], t3:t3_instance|T3[5]                                              ;
; registers:reg_instance|regs[0][4]     ; Lost Fanouts              ; t2:t2_instance|T2[4], t3:t3_instance|T3[4]                                              ;
; registers:reg_instance|regs[1][15]    ; Lost Fanouts              ; t1:t1_instance|t1[10], pc:pc_instance|pc[15]                                            ;
; registers:reg_instance|regs[0][12]    ; Lost Fanouts              ; t2:t2_instance|T2[12]                                                                   ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DUT|pc:pc_instance|pc[5]                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|t2:t2_instance|T2[10]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DUT|t3:t3_instance|T3[4]                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[0][2]     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[0][9]     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[1][3]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[1][8]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[7][4]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[7][9]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[2][3]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[2][11]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[3][3]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[3][14]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[4][4]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[4][9]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[5][6]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[5][14]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[6][0]     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |DUT|registers:reg_instance|regs[6][8]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DUT|t1:t1_instance|RF_A3[1]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DUT|alu:alu_instance|pc_out[8]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|registers:reg_instance|Mux13          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DUT|alu:alu_instance|alu_out[2]           ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DUT|ins_decoder:stateTrans_instance|Mux50 ;
; 71:1               ; 16 bits   ; 752 LEs       ; 80 LEs               ; 672 LEs                ; No         ; |DUT|registers:reg_instance|t3[15]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 8                           ;
; cycloneiii_ff         ; 7                           ;
;     ENA               ; 6                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 19                          ;
;     arith             ; 4                           ;
;         2 data inputs ; 4                           ;
;     normal            ; 15                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.40                        ;
; Average LUT depth     ; 1.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 27 20:04:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sixteenbit_register.vhd
    Info (12022): Found design unit 1: sixteenBit_Register-behav File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/sixteenBit_Register.vhd Line: 14
    Info (12023): Found entity 1: sixteenBit_Register File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/sixteenBit_Register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextend10to16.vhd
    Info (12022): Found design unit 1: sign_extender_10_component-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 14
    Info (12023): Found entity 1: sign_extender_10_component File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_access.vhd
    Info (12022): Found design unit 1: register_access-behav File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register_access.vhd Line: 12
    Info (12023): Found entity 1: register_access File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register_access.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file onebit_register.vhd
    Info (12022): Found design unit 1: oneBit_Register-behav File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/oneBit_Register.vhd Line: 14
    Info (12023): Found entity 1: oneBit_Register File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/oneBit_Register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-program File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 19
    Info (12023): Found entity 1: pc File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file t2.vhd
    Info (12022): Found design unit 1: t2-temp2 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 21
    Info (12023): Found entity 1: t2 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: t1-temp File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 19
    Info (12023): Found entity 1: t1 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file t3.vhd
    Info (12022): Found design unit 1: t3-temp3 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 22
    Info (12023): Found entity 1: t3 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 6
Info (12021): Found 4 design units, including 2 entities, in source file state_transition.vhd
    Info (12022): Found design unit 1: ins_setter-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 12
    Info (12022): Found design unit 2: ins_decoder-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 47
    Info (12023): Found entity 1: ins_setter File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 5
    Info (12023): Found entity 2: ins_decoder File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: registers-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 23
    Info (12023): Found entity 1: registers File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: mem-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 19
    Info (12023): Found entity 1: mem File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 21
    Info (12023): Found entity 1: alu File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 8
    Info (12023): Found entity 1: DUT File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file shifter_7.vhd
    Info (12022): Found design unit 1: shifter_7-working File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 14
    Info (12023): Found entity 1: shifter_7 File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-Behave File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/testbench.vhd Line: 9
    Info (12023): Found entity 1: testbench File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/testbench.vhd Line: 7
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DUT.vhd(12): used implicit default value for signal "reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 12
Info (12128): Elaborating entity "ins_decoder" for hierarchy "ins_decoder:stateTrans_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 163
Warning (10492): VHDL Process Statement warning at state_transition.vhd(187): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 187
Warning (10492): VHDL Process Statement warning at state_transition.vhd(192): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 192
Warning (10492): VHDL Process Statement warning at state_transition.vhd(194): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 194
Warning (10492): VHDL Process Statement warning at state_transition.vhd(196): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 196
Warning (10492): VHDL Process Statement warning at state_transition.vhd(198): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 198
Warning (10492): VHDL Process Statement warning at state_transition.vhd(200): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 200
Warning (10492): VHDL Process Statement warning at state_transition.vhd(202): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 202
Warning (10492): VHDL Process Statement warning at state_transition.vhd(204): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 204
Warning (10492): VHDL Process Statement warning at state_transition.vhd(206): signal "j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 206
Warning (10492): VHDL Process Statement warning at state_transition.vhd(212): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 212
Warning (10492): VHDL Process Statement warning at state_transition.vhd(215): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 215
Warning (10492): VHDL Process Statement warning at state_transition.vhd(216): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 216
Warning (10492): VHDL Process Statement warning at state_transition.vhd(218): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 218
Warning (10492): VHDL Process Statement warning at state_transition.vhd(219): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 219
Warning (10492): VHDL Process Statement warning at state_transition.vhd(225): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 225
Warning (10492): VHDL Process Statement warning at state_transition.vhd(228): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 228
Warning (10492): VHDL Process Statement warning at state_transition.vhd(229): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 229
Warning (10492): VHDL Process Statement warning at state_transition.vhd(231): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 231
Warning (10492): VHDL Process Statement warning at state_transition.vhd(233): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 233
Warning (10492): VHDL Process Statement warning at state_transition.vhd(235): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 235
Warning (10492): VHDL Process Statement warning at state_transition.vhd(237): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 237
Warning (10492): VHDL Process Statement warning at state_transition.vhd(239): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 239
Warning (10492): VHDL Process Statement warning at state_transition.vhd(241): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 241
Warning (10492): VHDL Process Statement warning at state_transition.vhd(244): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 244
Warning (10492): VHDL Process Statement warning at state_transition.vhd(247): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 247
Warning (10492): VHDL Process Statement warning at state_transition.vhd(290): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 290
Warning (10492): VHDL Process Statement warning at state_transition.vhd(293): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 293
Warning (10492): VHDL Process Statement warning at state_transition.vhd(294): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 294
Warning (10492): VHDL Process Statement warning at state_transition.vhd(296): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 296
Warning (10492): VHDL Process Statement warning at state_transition.vhd(297): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 297
Warning (10492): VHDL Process Statement warning at state_transition.vhd(301): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 301
Warning (10492): VHDL Process Statement warning at state_transition.vhd(304): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 304
Warning (10492): VHDL Process Statement warning at state_transition.vhd(305): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 305
Warning (10492): VHDL Process Statement warning at state_transition.vhd(307): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 307
Warning (10492): VHDL Process Statement warning at state_transition.vhd(309): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 309
Warning (10492): VHDL Process Statement warning at state_transition.vhd(311): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 311
Warning (10492): VHDL Process Statement warning at state_transition.vhd(313): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 313
Warning (10492): VHDL Process Statement warning at state_transition.vhd(315): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 315
Warning (10492): VHDL Process Statement warning at state_transition.vhd(317): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 317
Warning (10492): VHDL Process Statement warning at state_transition.vhd(320): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 320
Warning (10492): VHDL Process Statement warning at state_transition.vhd(323): signal "i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 323
Warning (10631): VHDL Process Statement warning at state_transition.vhd(90): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Warning (10631): VHDL Process Statement warning at state_transition.vhd(90): inferring latch(es) for signal or variable "j", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Warning (10631): VHDL Process Statement warning at state_transition.vhd(90): inferring latch(es) for signal or variable "i", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[0]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[1]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[2]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[3]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[4]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[5]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[6]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[7]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[8]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[9]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[10]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[11]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[12]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[13]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[14]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[15]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[16]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[17]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[18]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[19]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[20]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[21]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[22]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[23]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[24]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[25]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[26]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[27]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[28]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[29]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[30]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "i[31]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[0]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[1]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[2]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[3]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[4]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[5]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[6]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[7]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[8]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[9]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[10]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[11]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[12]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[13]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[14]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[15]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[16]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[17]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[18]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[19]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[20]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[21]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[22]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[23]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[24]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[25]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[26]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[27]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[28]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[29]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[30]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "j[31]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[0]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[1]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[2]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[3]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[4]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (10041): Inferred latch for "next_state[5]" at state_transition.vhd(90) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Info (12128): Elaborating entity "ins_setter" for hierarchy "ins_setter:stateSet_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 174
Info (12128): Elaborating entity "t1" for hierarchy "t1:t1_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 182
Warning (10631): VHDL Process Statement warning at t1.vhd(31): inferring latch(es) for signal or variable "RF_A1", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (10631): VHDL Process Statement warning at t1.vhd(31): inferring latch(es) for signal or variable "RF_A2", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (10631): VHDL Process Statement warning at t1.vhd(31): inferring latch(es) for signal or variable "RF_A3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (10631): VHDL Process Statement warning at t1.vhd(31): inferring latch(es) for signal or variable "SE6in", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (10631): VHDL Process Statement warning at t1.vhd(31): inferring latch(es) for signal or variable "SE9in", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[0]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[1]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[2]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[3]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[4]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[5]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[6]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[7]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE9in[8]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[0]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[1]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[2]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[3]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[4]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "SE6in[5]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A3[0]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A3[1]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A3[2]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A2[0]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A2[1]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A2[2]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A1[0]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A1[1]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (10041): Inferred latch for "RF_A1[2]" at t1.vhd(31) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 195
Warning (10492): VHDL Process Statement warning at memory.vhd(56): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 56
Warning (10492): VHDL Process Statement warning at memory.vhd(57): signal "mem_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 57
Warning (10492): VHDL Process Statement warning at memory.vhd(59): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 59
Warning (10492): VHDL Process Statement warning at memory.vhd(60): signal "mem_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 60
Warning (10631): VHDL Process Statement warning at memory.vhd(54): inferring latch(es) for signal or variable "data_2", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[0]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[1]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[2]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[3]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[4]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[5]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[6]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[7]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[8]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[9]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[10]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[11]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[12]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[13]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[14]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (10041): Inferred latch for "data_2[15]" at memory.vhd(54) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 54
Info (12128): Elaborating entity "registers" for hierarchy "registers:reg_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 209
Warning (10492): VHDL Process Statement warning at register.vhd(33): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 33
Warning (10492): VHDL Process Statement warning at register.vhd(34): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 34
Warning (10492): VHDL Process Statement warning at register.vhd(36): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 36
Warning (10492): VHDL Process Statement warning at register.vhd(38): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 38
Warning (10492): VHDL Process Statement warning at register.vhd(40): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 40
Warning (10492): VHDL Process Statement warning at register.vhd(42): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 42
Warning (10492): VHDL Process Statement warning at register.vhd(44): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 44
Warning (10492): VHDL Process Statement warning at register.vhd(46): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 46
Warning (10492): VHDL Process Statement warning at register.vhd(48): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 48
Warning (10492): VHDL Process Statement warning at register.vhd(50): signal "regs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 50
Warning (10631): VHDL Process Statement warning at register.vhd(30): inferring latch(es) for signal or variable "t2", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (10631): VHDL Process Statement warning at register.vhd(30): inferring latch(es) for signal or variable "t3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[0]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[1]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[2]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[3]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[4]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[5]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[6]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[7]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[8]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[9]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[10]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[11]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[12]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[13]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[14]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t3[15]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[0]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[1]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[2]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[3]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[4]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[5]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[6]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[7]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[8]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[9]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[10]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[11]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[12]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[13]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[14]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (10041): Inferred latch for "t2[15]" at register.vhd(30) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Info (12128): Elaborating entity "t2" for hierarchy "t2:t2_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 225
Warning (10631): VHDL Process Statement warning at t2.vhd(24): inferring latch(es) for signal or variable "ALU_A", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (10631): VHDL Process Statement warning at t2.vhd(24): inferring latch(es) for signal or variable "M_data", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (10631): VHDL Process Statement warning at t2.vhd(24): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (10631): VHDL Process Statement warning at t2.vhd(24): inferring latch(es) for signal or variable "M_add", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[0]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[1]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[2]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[3]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[4]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[5]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[6]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[7]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[8]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[9]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[10]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[11]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[12]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[13]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[14]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_add[15]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[0]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[1]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[2]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[3]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[4]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[5]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[6]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[7]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[8]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[9]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[10]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[11]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[12]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[13]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[14]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "RF_D3[15]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[0]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[1]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[2]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[3]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[4]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[5]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[6]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[7]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[8]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[9]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[10]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[11]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[12]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[13]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[14]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "M_data[15]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[0]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[1]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[2]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[3]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[4]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[5]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[6]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[7]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[8]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[9]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[10]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[11]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[12]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[13]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[14]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (10041): Inferred latch for "ALU_A[15]" at t2.vhd(24) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Info (12128): Elaborating entity "t3" for hierarchy "t3:t3_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 240
Warning (10631): VHDL Process Statement warning at t3.vhd(25): inferring latch(es) for signal or variable "ALU_A", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (10631): VHDL Process Statement warning at t3.vhd(25): inferring latch(es) for signal or variable "pc", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (10631): VHDL Process Statement warning at t3.vhd(25): inferring latch(es) for signal or variable "M_add", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (10631): VHDL Process Statement warning at t3.vhd(25): inferring latch(es) for signal or variable "M_data", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (10631): VHDL Process Statement warning at t3.vhd(25): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[0]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[1]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[2]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[3]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[4]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[5]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[6]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[7]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[8]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[9]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[10]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[11]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[12]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[13]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[14]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "RF_D3[15]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[0]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[1]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[2]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[3]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[4]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[5]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[6]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[7]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[8]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[9]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[10]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[11]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[12]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[13]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[14]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_data[15]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[0]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[1]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[2]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[3]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[4]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[5]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[6]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[7]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[8]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[9]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[10]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[11]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[12]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[13]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[14]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "M_add[15]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[0]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[1]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[2]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[3]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[4]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[5]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[6]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[7]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[8]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[9]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[10]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[11]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[12]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[13]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[14]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "pc[15]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[0]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[1]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[2]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[3]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[4]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[5]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[6]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[7]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[8]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[9]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[10]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[11]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[12]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[13]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[14]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (10041): Inferred latch for "ALU_A[15]" at t3.vhd(25) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 256
Warning (10492): VHDL Process Statement warning at ALU.vhd(49): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ALU.vhd(63): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 63
Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 84
Warning (10492): VHDL Process Statement warning at ALU.vhd(93): signal "zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 93
Warning (10631): VHDL Process Statement warning at ALU.vhd(27): inferring latch(es) for signal or variable "pc_out", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ALU.vhd(27): inferring latch(es) for signal or variable "carry", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ALU.vhd(27): inferring latch(es) for signal or variable "alu_out", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ALU.vhd(27): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "zero" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[0]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[1]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[2]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[3]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[4]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[5]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[6]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[7]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[8]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[9]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[10]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[11]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[12]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[13]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[14]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "alu_out[15]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "carry" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[0]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[1]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[2]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[3]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[4]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[5]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[6]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[7]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[8]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[9]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[10]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[11]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[12]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[13]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[14]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (10041): Inferred latch for "pc_out[15]" at ALU.vhd(27) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 271
Warning (10492): VHDL Process Statement warning at pc.vhd(26): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 26
Warning (10492): VHDL Process Statement warning at pc.vhd(27): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 27
Warning (10492): VHDL Process Statement warning at pc.vhd(29): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 29
Warning (10631): VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable "m_add", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Warning (10631): VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Warning (10631): VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable "RF_D3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[0]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[1]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[2]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[3]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[4]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[5]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[6]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[7]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[8]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[9]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[10]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[11]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[12]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[13]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[14]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "RF_D3[15]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[0]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[1]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[2]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[3]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[4]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[5]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[6]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[7]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[8]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[9]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[10]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[11]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[12]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[13]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[14]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "alu_a[15]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[0]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[1]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[2]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[3]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[4]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[5]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[6]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[7]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[8]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[9]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[10]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[11]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[12]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[13]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[14]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (10041): Inferred latch for "m_add[15]" at pc.vhd(23) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Info (12128): Elaborating entity "shifter_7" for hierarchy "shifter_7:shift7_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 285
Warning (10492): VHDL Process Statement warning at shifter_7.vhd(19): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 19
Warning (10631): VHDL Process Statement warning at shifter_7.vhd(16): inferring latch(es) for signal or variable "rf_d3", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[0]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[1]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[2]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[3]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[4]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[5]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[6]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[7]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[8]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[9]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[10]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[11]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[12]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[13]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[14]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (10041): Inferred latch for "rf_d3[15]" at shifter_7.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/shifter_7.vhd Line: 16
Info (12128): Elaborating entity "sign_extender_10_component" for hierarchy "sign_extender_10_component:sign_ex10_instance" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 292
Warning (10631): VHDL Process Statement warning at SignExtend10to16.vhd(16): inferring latch(es) for signal or variable "alu", which holds its previous value in one or more paths through the process File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[0]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[1]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[2]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[3]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[4]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[5]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[6]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[7]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[8]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[9]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[10]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[11]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[12]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[13]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[14]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (10041): Inferred latch for "alu[15]" at SignExtend10to16.vhd(16) File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "mem:mem_instance|mem_ins" is uninferred because MIF is not supported for the selected family File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 33
    Info (276007): RAM logic "mem:mem_instance|mem_data" is uninferred due to asynchronous read logic File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/memory.vhd Line: 21
Warning (14025): LATCH primitive "registers:reg_instance|t3[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t3[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[15]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "registers:reg_instance|t2[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/register.vhd Line: 30
Warning (14025): LATCH primitive "t1:t1_instance|RF_A2[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (14025): LATCH primitive "t1:t1_instance|RF_A2[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (14025): LATCH primitive "t1:t1_instance|RF_A2[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t1.vhd Line: 31
Warning (14025): LATCH primitive "t3:t3_instance|pc[15]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14026): LATCH primitive "ins_decoder:stateTrans_instance|next_state[0]" is permanently enabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/state_transition.vhd Line: 90
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[15]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|ALU_A[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[15]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t2:t2_instance|ALU_A[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "sign_extender_10_component:sign_ex10_instance|alu[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/SignExtend10to16.vhd Line: 16
Warning (14025): LATCH primitive "t3:t3_instance|pc[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|pc[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[5]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[6]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[7]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[8]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[9]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[10]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[11]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[12]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[13]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[14]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t3:t3_instance|M_data[15]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|M_add[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t3:t3_instance|M_add[0]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|M_add[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t3:t3_instance|M_add[1]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|M_add[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t3:t3_instance|M_add[2]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|M_add[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t3:t3_instance|M_add[3]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "t2:t2_instance|M_add[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t2.vhd Line: 24
Warning (14025): LATCH primitive "t3:t3_instance|M_add[4]" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/t3.vhd Line: 25
Warning (14025): LATCH primitive "alu:alu_instance|carry" is permanently disabled File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/ALU.vhd Line: 27
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "pc:pc_instance|alu_a[4]" merged with LATCH primitive "pc:pc_instance|m_add[4]" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
    Info (13026): Duplicate LATCH primitive "pc:pc_instance|alu_a[0]" merged with LATCH primitive "pc:pc_instance|m_add[0]" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
    Info (13026): Duplicate LATCH primitive "pc:pc_instance|alu_a[1]" merged with LATCH primitive "pc:pc_instance|m_add[1]" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
    Info (13026): Duplicate LATCH primitive "pc:pc_instance|alu_a[2]" merged with LATCH primitive "pc:pc_instance|m_add[2]" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
    Info (13026): Duplicate LATCH primitive "pc:pc_instance|alu_a[3]" merged with LATCH primitive "pc:pc_instance|m_add[3]" File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/pc.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[1]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
    Warning (13410): Pin "output_vector[2]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
    Warning (13410): Pin "output_vector[3]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
    Warning (13410): Pin "output_vector[4]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
    Warning (13410): Pin "output_vector[5]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
    Warning (13410): Pin "output_vector[6]" is stuck at GND File: C:/Users/ABISHEK SAVALIYA/OneDrive/Documents/IITB sem 3/EE 224 Digital/Project_224/Final_sub_224/VHDL code for project/DUT.vhd Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 183 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 31 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 23 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Sun Nov 27 20:04:43 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


