
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_19A | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add12u_19A.v)] [[Verilog<sub>PDK45</sub>](add12u_19A_pdk45.v)] [[C](add12u_19A.c)] |
| add12u_4RF | 0.0098 | 0.049 | 25.00 | 0.025 | 2.5 |  [[Verilog](add12u_4RF.v)]  [[C](add12u_4RF.c)] |
| add12u_4XD | 0.19 | 0.78 | 36.72 | 0.52 | 760 |  [[Verilog](add12u_4XD.v)]  [[C](add12u_4XD.c)] |
| add12u_4YK | 0.046 | 0.24 | 39.84 | 0.13 | 54 |  [[Verilog](add12u_4YK.v)]  [[C](add12u_4YK.c)] |
| add12u_4YR | 0.24 | 0.78 | 49.22 | 0.65 | 876 |  [[Verilog](add12u_4YR.v)]  [[C](add12u_4YR.c)] |
| add12u_4FZ | 0.048 | 0.29 | 58.98 | 0.13 | 48 |  [[Verilog](add12u_4FZ.v)]  [[C](add12u_4FZ.c)] |
| add12u_4R6 | 0.22 | 0.81 | 69.53 | 0.60 | 628 |  [[Verilog](add12u_4R6.v)]  [[C](add12u_4R6.c)] |
| add12u_054 | 6.35 | 14.55 | 89.56 | 16.19 | 524173 |  [[Verilog](add12u_054.v)]  [[C](add12u_054.c)] |
| add12u_2MB | 12.50 | 25.00 | 100.00 | 30.62 | 13015.54e2 |  [[Verilog](add12u_2MB.v)]  [[C](add12u_2MB.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             