// Seed: 3699940982
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4[-1] = -1;
  always @(posedge id_1 or posedge id_1) release id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd11,
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout logic [7:0] id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_9
  );
  input wire id_2;
  input wire id_1;
  assign id_5 = id_9 ? id_9[1&id_8 : id_3] : id_3;
endmodule
