<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v</a>
time_elapsed: 0.096s
ram usage: 11096 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:7</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:26</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:30</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:32</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:33</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:34</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:37</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:41</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:43</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:49</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-90" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:90</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:26</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:27</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:37</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:43</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:49</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:50</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                                      : ... In instance test.stim
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_sdiv23_stdlogic.v:86</a>: Cannot find file containing module: &#39;sdiv23&#39;
        ... Looked in:
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/sdiv23
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/sdiv23.v
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/sdiv23.sv
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests/sdiv23
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests/sdiv23.v
             /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests/sdiv23.sv
             sdiv23
             sdiv23.v
             sdiv23.sv
             obj_dir/sdiv23
             obj_dir/sdiv23.v
             obj_dir/sdiv23.sv
%Error: Exiting due to 1 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>