
BNS_200_07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e24  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000443c  08012fd4  08012fd4  00013fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017410  08017410  00019170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017410  08017410  00018410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017418  08017418  00019170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017418  08017418  00018418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801741c  0801741c  0001841c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08017420  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00019170  2**0
                  CONTENTS
 10 .bss          00005ddc  20000170  20000170  00019170  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005f4c  20005f4c  00019170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00019170  2**0
                  CONTENTS, READONLY
 13 .debug_info   000287a1  00000000  00000000  000191a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000673e  00000000  00000000  00041941  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022e0  00000000  00000000  00048080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b77  00000000  00000000  0004a360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d24a  00000000  00000000  0004bed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002f102  00000000  00000000  00079121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f66bc  00000000  00000000  000a8223  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019e8df  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000099e8  00000000  00000000  0019e924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  001a830c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08012fbc 	.word	0x08012fbc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	08012fbc 	.word	0x08012fbc

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <aio_init>:
uint16_t curAOutVals[AIO_OUTPUT_COUNT_MAX] = {0};

uint8_t curInCount = 0;
uint8_t curOutCount = 0;

void aio_init(board_type_t type){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
	board = type;
 80005f6:	4a09      	ldr	r2, [pc, #36]	@ (800061c <aio_init+0x30>)
 80005f8:	79fb      	ldrb	r3, [r7, #7]
 80005fa:	7013      	strb	r3, [r2, #0]
	curInCount = aio_get_input_count();
 80005fc:	f000 f848 	bl	8000690 <aio_get_input_count>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <aio_init+0x34>)
 8000606:	701a      	strb	r2, [r3, #0]
	curOutCount = aio_get_output_count();
 8000608:	f000 f858 	bl	80006bc <aio_get_output_count>
 800060c:	4603      	mov	r3, r0
 800060e:	461a      	mov	r2, r3
 8000610:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <aio_init+0x38>)
 8000612:	701a      	strb	r2, [r3, #0]
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	2000018c 	.word	0x2000018c
 8000620:	2000019c 	.word	0x2000019c
 8000624:	2000019d 	.word	0x2000019d

08000628 <aio_output_get>:
	for(uint8_t n=0; n< curOutCount; n++){
		curAOutVals[n] = 0;
	}
}

uint16_t  aio_output_get(uint8_t idx){
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
	if(idx < curOutCount){
 8000632:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <aio_output_get+0x2c>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	79fa      	ldrb	r2, [r7, #7]
 8000638:	429a      	cmp	r2, r3
 800063a:	d204      	bcs.n	8000646 <aio_output_get+0x1e>
		return curAOutVals[idx];
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	4a06      	ldr	r2, [pc, #24]	@ (8000658 <aio_output_get+0x30>)
 8000640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000644:	e000      	b.n	8000648 <aio_output_get+0x20>
	}else{
		return 0;
 8000646:	2300      	movs	r3, #0
	}
}
 8000648:	4618      	mov	r0, r3
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	2000019d 	.word	0x2000019d
 8000658:	20000198 	.word	0x20000198

0800065c <aio_input_get>:



uint16_t aio_input_get(uint8_t idx){
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
	if(idx < curInCount){
 8000666:	4b08      	ldr	r3, [pc, #32]	@ (8000688 <aio_input_get+0x2c>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	79fa      	ldrb	r2, [r7, #7]
 800066c:	429a      	cmp	r2, r3
 800066e:	d204      	bcs.n	800067a <aio_input_get+0x1e>
		return curAInVals[idx];
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	4a06      	ldr	r2, [pc, #24]	@ (800068c <aio_input_get+0x30>)
 8000674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000678:	e000      	b.n	800067c <aio_input_get+0x20>
	}else{
		return 0;
 800067a:	2300      	movs	r3, #0
	}
}
 800067c:	4618      	mov	r0, r3
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	2000019c 	.word	0x2000019c
 800068c:	20000190 	.word	0x20000190

08000690 <aio_get_input_count>:


uint8_t aio_get_input_count(void) {
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
    switch (board) {
 8000694:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <aio_get_input_count+0x28>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d002      	beq.n	80006a2 <aio_get_input_count+0x12>
 800069c:	2b02      	cmp	r3, #2
 800069e:	d002      	beq.n	80006a6 <aio_get_input_count+0x16>
 80006a0:	e003      	b.n	80006aa <aio_get_input_count+0x1a>
        case BOARD_TYPE_BABY: return AIO_INPUT_COUNT_BABY;
 80006a2:	2300      	movs	r3, #0
 80006a4:	e002      	b.n	80006ac <aio_get_input_count+0x1c>
        case BOARD_TYPE_MAMA: return AIO_INPUT_COUNT_MAMA;
 80006a6:	2304      	movs	r3, #4
 80006a8:	e000      	b.n	80006ac <aio_get_input_count+0x1c>
        default: return 0;
 80006aa:	2300      	movs	r3, #0
    }
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	2000018c 	.word	0x2000018c

080006bc <aio_get_output_count>:

/* New: Get output count based on board */
uint8_t aio_get_output_count(void) {
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
    switch (board) {
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <aio_get_output_count+0x28>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <aio_get_output_count+0x12>
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d002      	beq.n	80006d2 <aio_get_output_count+0x16>
 80006cc:	e003      	b.n	80006d6 <aio_get_output_count+0x1a>
        case BOARD_TYPE_BABY: return AIO_OUTPUT_COUNT_BABY;
 80006ce:	2300      	movs	r3, #0
 80006d0:	e002      	b.n	80006d8 <aio_get_output_count+0x1c>
        case BOARD_TYPE_MAMA: return AIO_OUTPUT_COUNT_MAMA;
 80006d2:	2302      	movs	r3, #2
 80006d4:	e000      	b.n	80006d8 <aio_get_output_count+0x1c>
        default: return 0;
 80006d6:	2300      	movs	r3, #0
    }
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	2000018c 	.word	0x2000018c

080006e8 <app_validate>:
#define APP_FLASH_ADDR 0x080E0000  // Example: Sector 11 on STM32F407 (128KB sector, adjust if needed)
#define APP_FLASH_SECTOR FLASH_SECTOR_11

static uint8_t host_node_id = 0;  // If unused, can remove

static bool app_validate(app_t *app, uint8_t max_in, uint8_t max_out) {
 80006e8:	b480      	push	{r7}
 80006ea:	b087      	sub	sp, #28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
 80006f4:	4613      	mov	r3, r2
 80006f6:	70bb      	strb	r3, [r7, #2]
    if (app->num_lines > MAX_LINES) return false;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80006fe:	2b64      	cmp	r3, #100	@ 0x64
 8000700:	d901      	bls.n	8000706 <app_validate+0x1e>
 8000702:	2300      	movs	r3, #0
 8000704:	e0a5      	b.n	8000852 <app_validate+0x16a>

    // Validate version characters
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
 800070a:	e011      	b.n	8000730 <app_validate+0x48>
        uint8_t c = app->app_version[i];
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	4413      	add	r3, r2
 8000712:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	72fb      	strb	r3, [r7, #11]
        if (c < 0x20 || c > 0x7E) return false;
 800071a:	7afb      	ldrb	r3, [r7, #11]
 800071c:	2b1f      	cmp	r3, #31
 800071e:	d902      	bls.n	8000726 <app_validate+0x3e>
 8000720:	7afb      	ldrb	r3, [r7, #11]
 8000722:	2b7e      	cmp	r3, #126	@ 0x7e
 8000724:	d901      	bls.n	800072a <app_validate+0x42>
 8000726:	2300      	movs	r3, #0
 8000728:	e093      	b.n	8000852 <app_validate+0x16a>
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 800072a:	697b      	ldr	r3, [r7, #20]
 800072c:	3301      	adds	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	2b09      	cmp	r3, #9
 8000734:	ddea      	ble.n	800070c <app_validate+0x24>
    }

    for (int l = 0; l < app->num_lines; l++) {
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	e081      	b.n	8000840 <app_validate+0x158>
        app_line_t *line = &app->lines[l];
 800073c:	693b      	ldr	r3, [r7, #16]
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	4413      	add	r3, r2
 8000744:	60fb      	str	r3, [r7, #12]
        switch (line->command) {
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	3b01      	subs	r3, #1
 800074c:	2b12      	cmp	r3, #18
 800074e:	d867      	bhi.n	8000820 <app_validate+0x138>
 8000750:	a201      	add	r2, pc, #4	@ (adr r2, 8000758 <app_validate+0x70>)
 8000752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000756:	bf00      	nop
 8000758:	080007a5 	.word	0x080007a5
 800075c:	080007a5 	.word	0x080007a5
 8000760:	080007b3 	.word	0x080007b3
 8000764:	080007e1 	.word	0x080007e1
 8000768:	08000825 	.word	0x08000825
 800076c:	080007ef 	.word	0x080007ef
 8000770:	080007e1 	.word	0x080007e1
 8000774:	08000825 	.word	0x08000825
 8000778:	08000825 	.word	0x08000825
 800077c:	08000821 	.word	0x08000821
 8000780:	08000821 	.word	0x08000821
 8000784:	08000821 	.word	0x08000821
 8000788:	08000821 	.word	0x08000821
 800078c:	08000821 	.word	0x08000821
 8000790:	08000821 	.word	0x08000821
 8000794:	08000821 	.word	0x08000821
 8000798:	08000821 	.word	0x08000821
 800079c:	08000801 	.word	0x08000801
 80007a0:	08000825 	.word	0x08000825
            case APP_CMD_ACTIVATE_OUTPUT:
            case APP_CMD_DEACTIVATE_OUTPUT:
                if (line->port >= max_out) return false;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	785b      	ldrb	r3, [r3, #1]
 80007a8:	78ba      	ldrb	r2, [r7, #2]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d83c      	bhi.n	8000828 <app_validate+0x140>
 80007ae:	2300      	movs	r3, #0
 80007b0:	e04f      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_TEST_INPUT:
                if (line->port >= max_in) return false;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	785b      	ldrb	r3, [r3, #1]
 80007b6:	78fa      	ldrb	r2, [r7, #3]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	d801      	bhi.n	80007c0 <app_validate+0xd8>
 80007bc:	2300      	movs	r3, #0
 80007be:	e048      	b.n	8000852 <app_validate+0x16a>
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	789a      	ldrb	r2, [r3, #2]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d206      	bcs.n	80007dc <app_validate+0xf4>
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	78da      	ldrb	r2, [r3, #3]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007d8:	429a      	cmp	r2, r3
 80007da:	d327      	bcc.n	800082c <app_validate+0x144>
 80007dc:	2300      	movs	r3, #0
 80007de:	e038      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_WAIT_INPUT_TRUE:
            case APP_CMD_WAIT_INPUT_FALSE:
                if (line->port >= max_in) return false;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	785b      	ldrb	r3, [r3, #1]
 80007e4:	78fa      	ldrb	r2, [r7, #3]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d822      	bhi.n	8000830 <app_validate+0x148>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e031      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_DELAY:
                // param1 is uint32_t, no specific validation needed
                break;
            case APP_CMD_GOTO:
                if (line->goto_true >= app->num_lines) return false;
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	789a      	ldrb	r2, [r3, #2]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d31b      	bcc.n	8000834 <app_validate+0x14c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	e028      	b.n	8000852 <app_validate+0x16a>
            case APP_CMD_WAIT_FOR_MSG:
            case APP_CMD_SEND_MSG:
                // param1 is message value (uint32_t, but effectively uint8_t)
                break;
            case APP_CMD_TEST_FOR_MSG:
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	789a      	ldrb	r2, [r3, #2]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800080a:	429a      	cmp	r2, r3
 800080c:	d206      	bcs.n	800081c <app_validate+0x134>
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	78da      	ldrb	r2, [r3, #3]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8000818:	429a      	cmp	r2, r3
 800081a:	d30d      	bcc.n	8000838 <app_validate+0x150>
 800081c:	2300      	movs	r3, #0
 800081e:	e018      	b.n	8000852 <app_validate+0x16a>
                break;
            case APP_CMD_ALL_OUTPUTS_OFF:
                // No parameters to validate
                break;
            default:
                return false;  // Unknown command
 8000820:	2300      	movs	r3, #0
 8000822:	e016      	b.n	8000852 <app_validate+0x16a>
                break;
 8000824:	bf00      	nop
 8000826:	e008      	b.n	800083a <app_validate+0x152>
                break;
 8000828:	bf00      	nop
 800082a:	e006      	b.n	800083a <app_validate+0x152>
                break;
 800082c:	bf00      	nop
 800082e:	e004      	b.n	800083a <app_validate+0x152>
                break;
 8000830:	bf00      	nop
 8000832:	e002      	b.n	800083a <app_validate+0x152>
                break;
 8000834:	bf00      	nop
 8000836:	e000      	b.n	800083a <app_validate+0x152>
                break;
 8000838:	bf00      	nop
    for (int l = 0; l < app->num_lines; l++) {
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	3301      	adds	r3, #1
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 8000846:	461a      	mov	r2, r3
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	4293      	cmp	r3, r2
 800084c:	f6ff af76 	blt.w	800073c <app_validate+0x54>
        }
    }
    return true;
 8000850:	2301      	movs	r3, #1
}
 8000852:	4618      	mov	r0, r3
 8000854:	371c      	adds	r7, #28
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop

08000860 <app_init>:

void app_init(void) {
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
    app_load_from_flash();
 8000864:	f000 f970 	bl	8000b48 <app_load_from_flash>
    // Other init if needed
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <app_task>:

void app_task(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
//    board_type_t type = board_get_type();
//    uint8_t max_in = dio_get_input_count();
    uint8_t max_out = dio_get_output_count();
 8000872:	f001 fa7b 	bl	8001d6c <dio_get_output_count>
 8000876:	4603      	mov	r3, r0
 8000878:	737b      	strb	r3, [r7, #13]
    uint8_t numAppsRunning = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	73fb      	strb	r3, [r7, #15]

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 800087e:	2300      	movs	r3, #0
 8000880:	73bb      	strb	r3, [r7, #14]
 8000882:	e141      	b.n	8000b08 <app_task+0x29c>
        app_t *app = &apps[a];
 8000884:	7bbb      	ldrb	r3, [r7, #14]
 8000886:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 800088a:	fb02 f303 	mul.w	r3, r2, r3
 800088e:	4aad      	ldr	r2, [pc, #692]	@ (8000b44 <app_task+0x2d8>)
 8000890:	4413      	add	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
        if (!app->running) continue;
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800089a:	f083 0301 	eor.w	r3, r3, #1
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f040 8125 	bne.w	8000af0 <app_task+0x284>

        numAppsRunning++;
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	3301      	adds	r3, #1
 80008aa:	73fb      	strb	r3, [r7, #15]
        app_line_t *line = &app->lines[app->current_line];
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	68ba      	ldr	r2, [r7, #8]
 80008b6:	4413      	add	r3, r2
 80008b8:	607b      	str	r3, [r7, #4]

        if (app->in_delay) {
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d015      	beq.n	80008f0 <app_task+0x84>
            if (HAL_GetTick() >= app->delay_end_time) {
 80008c4:	f006 ffe0 	bl	8007888 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 80008d0:	429a      	cmp	r2, r3
 80008d2:	f0c0 810f 	bcc.w	8000af4 <app_task+0x288>
                app->in_delay = false;
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2200      	movs	r2, #0
 80008da:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                app->current_line++;
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008e4:	3301      	adds	r3, #1
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
            }
            continue;
 80008ee:	e101      	b.n	8000af4 <app_task+0x288>
        }

        switch (line->command) {
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	3b01      	subs	r3, #1
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	f200 80f1 	bhi.w	8000ade <app_task+0x272>
 80008fc:	a201      	add	r2, pc, #4	@ (adr r2, 8000904 <app_task+0x98>)
 80008fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000902:	bf00      	nop
 8000904:	08000951 	.word	0x08000951
 8000908:	0800096f 	.word	0x0800096f
 800090c:	0800098d 	.word	0x0800098d
 8000910:	080009b5 	.word	0x080009b5
 8000914:	08000a03 	.word	0x08000a03
 8000918:	08000a1f 	.word	0x08000a1f
 800091c:	080009d9 	.word	0x080009d9
 8000920:	08000a2b 	.word	0x08000a2b
 8000924:	08000a67 	.word	0x08000a67
 8000928:	08000adf 	.word	0x08000adf
 800092c:	08000adf 	.word	0x08000adf
 8000930:	08000adf 	.word	0x08000adf
 8000934:	08000adf 	.word	0x08000adf
 8000938:	08000adf 	.word	0x08000adf
 800093c:	08000adf 	.word	0x08000adf
 8000940:	08000adf 	.word	0x08000adf
 8000944:	08000adf 	.word	0x08000adf
 8000948:	08000a87 	.word	0x08000a87
 800094c:	08000ac9 	.word	0x08000ac9
            case APP_CMD_ACTIVATE_OUTPUT:
                dio_output_set(line->port, true);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	2101      	movs	r1, #1
 8000956:	4618      	mov	r0, r3
 8000958:	f001 f920 	bl	8001b9c <dio_output_set>
                app->current_line++;
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000962:	3301      	adds	r3, #1
 8000964:	b2da      	uxtb	r2, r3
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800096c:	e0c9      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_DEACTIVATE_OUTPUT:
                dio_output_set(line->port, false);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	785b      	ldrb	r3, [r3, #1]
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f001 f911 	bl	8001b9c <dio_output_set>
                app->current_line++;
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000980:	3301      	adds	r3, #1
 8000982:	b2da      	uxtb	r2, r3
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800098a:	e0ba      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_TEST_INPUT:
                if (dio_input_get(line->port)) {
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	785b      	ldrb	r3, [r3, #1]
 8000990:	4618      	mov	r0, r3
 8000992:	f001 f9a3 	bl	8001cdc <dio_input_get>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d005      	beq.n	80009a8 <app_task+0x13c>
                    app->current_line = line->goto_true;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	789a      	ldrb	r2, [r3, #2]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 80009a6:	e0ac      	b.n	8000b02 <app_task+0x296>
                    app->current_line = line->goto_false;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	78da      	ldrb	r2, [r3, #3]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 80009b2:	e0a6      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_WAIT_INPUT_TRUE:
                if (dio_input_get(line->port)) {
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	785b      	ldrb	r3, [r3, #1]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f001 f98f 	bl	8001cdc <dio_input_get>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f000 8099 	beq.w	8000af8 <app_task+0x28c>
                    app->current_line++;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009cc:	3301      	adds	r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 80009d6:	e08f      	b.n	8000af8 <app_task+0x28c>
            case APP_CMD_WAIT_INPUT_FALSE:
                if (!dio_input_get(line->port)) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	785b      	ldrb	r3, [r3, #1]
 80009dc:	4618      	mov	r0, r3
 80009de:	f001 f97d 	bl	8001cdc <dio_input_get>
 80009e2:	4603      	mov	r3, r0
 80009e4:	f083 0301 	eor.w	r3, r3, #1
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	f000 8086 	beq.w	8000afc <app_task+0x290>
                    app->current_line++;
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009f6:	3301      	adds	r3, #1
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a00:	e07c      	b.n	8000afc <app_task+0x290>
            case APP_CMD_DELAY:
                app->delay_end_time = HAL_GetTick() + line->param1;
 8000a02:	f006 ff41 	bl	8007888 <HAL_GetTick>
 8000a06:	4602      	mov	r2, r0
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	441a      	add	r2, r3
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
                app->in_delay = true;
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	2201      	movs	r2, #1
 8000a18:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                break;
 8000a1c:	e071      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_GOTO:
                app->current_line = line->goto_true;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	789a      	ldrb	r2, [r3, #2]
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a28:	e06b      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_WAIT_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d065      	beq.n	8000b00 <app_task+0x294>
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	6852      	ldr	r2, [r2, #4]
 8000a3e:	b2d2      	uxtb	r2, r2
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d15d      	bne.n	8000b00 <app_task+0x294>
                	app->incoming_msg = 0;
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2200      	movs	r2, #0
 8000a48:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line++;
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a64:	e04c      	b.n	8000b00 <app_task+0x294>
            case APP_CMD_SEND_MSG:
                // Send message (assuming via packet)
                //uint8_t msg_payload[1] = {(uint8_t)line->param1};
                //packet_send(host_node_id, CMD_APP_MESSAGE, msg_payload, 1, CH_ALL);  // Example
            	app->outgoing_msg = (uint8_t)line->param1;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	f8a3 2338 	strh.w	r2, [r3, #824]	@ 0x338
                app->current_line++;
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a84:	e03d      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_TEST_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d015      	beq.n	8000abc <app_task+0x250>
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	6852      	ldr	r2, [r2, #4]
 8000a9a:	b2d2      	uxtb	r2, r2
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d10d      	bne.n	8000abc <app_task+0x250>
                	app->incoming_msg = 0;
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line = line->goto_true;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	789a      	ldrb	r2, [r3, #2]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 8000aba:	e022      	b.n	8000b02 <app_task+0x296>
                    app->current_line = line->goto_false;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	78da      	ldrb	r2, [r3, #3]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000ac6:	e01c      	b.n	8000b02 <app_task+0x296>
            case APP_CMD_ALL_OUTPUTS_OFF:
                //for (uint8_t i = 0; i < max_out; i++) dio_output_set(i, false);
            	dio_all_outputs_off();
 8000ac8:	f001 f8ae 	bl	8001c28 <dio_all_outputs_off>
                app->current_line++;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000adc:	e011      	b.n	8000b02 <app_task+0x296>
            default:
                app->current_line++;
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000aee:	e008      	b.n	8000b02 <app_task+0x296>
        if (!app->running) continue;
 8000af0:	bf00      	nop
 8000af2:	e006      	b.n	8000b02 <app_task+0x296>
            continue;
 8000af4:	bf00      	nop
 8000af6:	e004      	b.n	8000b02 <app_task+0x296>
                break;
 8000af8:	bf00      	nop
 8000afa:	e002      	b.n	8000b02 <app_task+0x296>
                break;
 8000afc:	bf00      	nop
 8000afe:	e000      	b.n	8000b02 <app_task+0x296>
                break;
 8000b00:	bf00      	nop
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b02:	7bbb      	ldrb	r3, [r7, #14]
 8000b04:	3301      	adds	r3, #1
 8000b06:	73bb      	strb	r3, [r7, #14]
 8000b08:	7bbb      	ldrb	r3, [r7, #14]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	f67f aeba 	bls.w	8000884 <app_task+0x18>
        }
    }
    status_led_mode_t curLedStatus = status_led_get_mode();
 8000b10:	f003 f87c 	bl	8003c0c <status_led_get_mode>
 8000b14:	4603      	mov	r3, r0
 8000b16:	733b      	strb	r3, [r7, #12]
    if( (curLedStatus == LED_MODE_STOPPED) || (curLedStatus == LED_MODE_RUNNING) ){
 8000b18:	7b3b      	ldrb	r3, [r7, #12]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d002      	beq.n	8000b24 <app_task+0x2b8>
 8000b1e:	7b3b      	ldrb	r3, [r7, #12]
 8000b20:	2b03      	cmp	r3, #3
 8000b22:	d108      	bne.n	8000b36 <app_task+0x2ca>
    	status_led_set_mode((numAppsRunning == 0 ? LED_MODE_STOPPED : LED_MODE_RUNNING));
 8000b24:	7bfb      	ldrb	r3, [r7, #15]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d101      	bne.n	8000b2e <app_task+0x2c2>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	e000      	b.n	8000b30 <app_task+0x2c4>
 8000b2e:	2303      	movs	r3, #3
 8000b30:	4618      	mov	r0, r3
 8000b32:	f003 f853 	bl	8003bdc <status_led_set_mode>
    }
    status_led_task();
 8000b36:	f003 f893 	bl	8003c60 <status_led_task>
}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200001a0 	.word	0x200001a0

08000b48 <app_load_from_flash>:

void app_load_from_flash(void) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
    memcpy(apps, (void *)APP_FLASH_ADDR, sizeof(apps));
 8000b4e:	4a20      	ldr	r2, [pc, #128]	@ (8000bd0 <app_load_from_flash+0x88>)
 8000b50:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <app_load_from_flash+0x8c>)
 8000b52:	4610      	mov	r0, r2
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 634f 	mov.w	r3, #3312	@ 0xcf0
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	f011 faa0 	bl	80120a0 <memcpy>

    // Validate after load
//    board_type_t type = board_get_type();
    uint8_t max_in = dio_get_input_count();
 8000b60:	f001 f8ee 	bl	8001d40 <dio_get_input_count>
 8000b64:	4603      	mov	r3, r0
 8000b66:	71bb      	strb	r3, [r7, #6]
    uint8_t max_out = dio_get_output_count();
 8000b68:	f001 f900 	bl	8001d6c <dio_get_output_count>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	717b      	strb	r3, [r7, #5]

    status_led_set_mode(LED_MODE_NOAPP);  // Start out as "no app".  If any apps are loaded then it'll change to "stopped".
 8000b70:	2001      	movs	r0, #1
 8000b72:	f003 f833 	bl	8003bdc <status_led_set_mode>

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b76:	2300      	movs	r3, #0
 8000b78:	71fb      	strb	r3, [r7, #7]
 8000b7a:	e020      	b.n	8000bbe <app_load_from_flash+0x76>
        app_t *app = &apps[a];
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b82:	fb02 f303 	mul.w	r3, r2, r3
 8000b86:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <app_load_from_flash+0x88>)
 8000b88:	4413      	add	r3, r2
 8000b8a:	603b      	str	r3, [r7, #0]
        if (!app_validate(app, max_in, max_out)) {
 8000b8c:	797a      	ldrb	r2, [r7, #5]
 8000b8e:	79bb      	ldrb	r3, [r7, #6]
 8000b90:	4619      	mov	r1, r3
 8000b92:	6838      	ldr	r0, [r7, #0]
 8000b94:	f7ff fda8 	bl	80006e8 <app_validate>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	f083 0301 	eor.w	r3, r3, #1
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d006      	beq.n	8000bb2 <app_load_from_flash+0x6a>
            memset(app, 0, sizeof(app_t));  // Zero out the entire app
 8000ba4:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6838      	ldr	r0, [r7, #0]
 8000bac:	f011 f9ec 	bl	8011f88 <memset>
 8000bb0:	e002      	b.n	8000bb8 <app_load_from_flash+0x70>
        }else{
        	status_led_set_mode(LED_MODE_STOPPED);
 8000bb2:	2002      	movs	r0, #2
 8000bb4:	f003 f812 	bl	8003bdc <status_led_set_mode>
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	71fb      	strb	r3, [r7, #7]
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	2b03      	cmp	r3, #3
 8000bc2:	d9db      	bls.n	8000b7c <app_load_from_flash+0x34>
        }
    }
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200001a0 	.word	0x200001a0
 8000bd4:	080e0000 	.word	0x080e0000

08000bd8 <app_start>:
    }

    HAL_FLASH_Lock();
}

void app_start(uint8_t slot) {
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	2b03      	cmp	r3, #3
 8000be6:	d81c      	bhi.n	8000c22 <app_start+0x4a>
    app_t *app = &apps[slot];
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000bee:	fb02 f303 	mul.w	r3, r2, r3
 8000bf2:	4a0f      	ldr	r2, [pc, #60]	@ (8000c30 <app_start+0x58>)
 8000bf4:	4413      	add	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]
    app->running = true;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    app->current_line = 0;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    app->delay_end_time = 0;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
    app->in_delay = false;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    app->has_msg = false;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000c20:	e000      	b.n	8000c24 <app_start+0x4c>
    if (slot >= NUM_APPS) return;
 8000c22:	bf00      	nop
    //status_led_set_mode(LED_MODE_RUNNING);
}
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	200001a0 	.word	0x200001a0

08000c34 <app_stop>:

void app_stop(uint8_t slot) {
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	d80b      	bhi.n	8000c5c <app_stop+0x28>
    apps[slot].running = false;
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4a08      	ldr	r2, [pc, #32]	@ (8000c68 <app_stop+0x34>)
 8000c48:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8000c4c:	fb01 f303 	mul.w	r3, r1, r3
 8000c50:	4413      	add	r3, r2
 8000c52:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	e000      	b.n	8000c5e <app_stop+0x2a>
    if (slot >= NUM_APPS) return;
 8000c5c:	bf00      	nop
}
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	200001a0 	.word	0x200001a0

08000c6c <app_receive_msg>:

void app_receive_msg(uint8_t slot, uint8_t msg) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	460a      	mov	r2, r1
 8000c76:	71fb      	strb	r3, [r7, #7]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	71bb      	strb	r3, [r7, #6]
    if (slot >= NUM_APPS) return;
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	d811      	bhi.n	8000ca6 <app_receive_msg+0x3a>
    app_t *app = &apps[slot];
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000c88:	fb02 f303 	mul.w	r3, r2, r3
 8000c8c:	4a09      	ldr	r2, [pc, #36]	@ (8000cb4 <app_receive_msg+0x48>)
 8000c8e:	4413      	add	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
    app->incoming_msg = msg;
 8000c92:	79bb      	ldrb	r3, [r7, #6]
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
    app->has_msg = true;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000ca4:	e000      	b.n	8000ca8 <app_receive_msg+0x3c>
    if (slot >= NUM_APPS) return;
 8000ca6:	bf00      	nop
}
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	200001a0 	.word	0x200001a0

08000cb8 <read_board_id>:
/* Core/Src/board_id.c */
#include "board_id.h"

static uint8_t read_board_id(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID0_PORT, BOARDID0_PIN)) id |= 0x01;
 8000cc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cc6:	4819      	ldr	r0, [pc, #100]	@ (8000d2c <read_board_id+0x74>)
 8000cc8:	f008 fa42 	bl	8009150 <HAL_GPIO_ReadPin>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d003      	beq.n	8000cda <read_board_id+0x22>
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID1_PORT, BOARDID1_PIN)) id |= 0x02;
 8000cda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cde:	4814      	ldr	r0, [pc, #80]	@ (8000d30 <read_board_id+0x78>)
 8000ce0:	f008 fa36 	bl	8009150 <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d003      	beq.n	8000cf2 <read_board_id+0x3a>
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	f043 0302 	orr.w	r3, r3, #2
 8000cf0:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID2_PORT, BOARDID2_PIN)) id |= 0x04;
 8000cf2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cf6:	480f      	ldr	r0, [pc, #60]	@ (8000d34 <read_board_id+0x7c>)
 8000cf8:	f008 fa2a 	bl	8009150 <HAL_GPIO_ReadPin>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d003      	beq.n	8000d0a <read_board_id+0x52>
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	f043 0304 	orr.w	r3, r3, #4
 8000d08:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID3_PORT, BOARDID3_PIN)) id |= 0x08;
 8000d0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d0e:	4809      	ldr	r0, [pc, #36]	@ (8000d34 <read_board_id+0x7c>)
 8000d10:	f008 fa1e 	bl	8009150 <HAL_GPIO_ReadPin>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d003      	beq.n	8000d22 <read_board_id+0x6a>
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	f043 0308 	orr.w	r3, r3, #8
 8000d20:	71fb      	strb	r3, [r7, #7]
    return id;
 8000d22:	79fb      	ldrb	r3, [r7, #7]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40020000 	.word	0x40020000
 8000d30:	40020800 	.word	0x40020800
 8000d34:	40020400 	.word	0x40020400

08000d38 <board_get_type>:

board_type_t board_get_type(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
    uint8_t raw = read_board_id();
 8000d3e:	f7ff ffbb 	bl	8000cb8 <read_board_id>
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
    switch (raw) {
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b03      	cmp	r3, #3
 8000d4a:	d00a      	beq.n	8000d62 <board_get_type+0x2a>
 8000d4c:	2b03      	cmp	r3, #3
 8000d4e:	dc0a      	bgt.n	8000d66 <board_get_type+0x2e>
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d002      	beq.n	8000d5a <board_get_type+0x22>
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d002      	beq.n	8000d5e <board_get_type+0x26>
 8000d58:	e005      	b.n	8000d66 <board_get_type+0x2e>
        case 0x00: return BOARD_TYPE_BABY;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e004      	b.n	8000d68 <board_get_type+0x30>
        case 0x02: return BOARD_TYPE_MAMA;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	e002      	b.n	8000d68 <board_get_type+0x30>
        case 0x03: return BOARD_TYPE_RESERVED_01; /* Papa cancelled */
 8000d62:	2301      	movs	r3, #1
 8000d64:	e000      	b.n	8000d68 <board_get_type+0x30>
        default:   return BOARD_TYPE_RESERVED_01;
 8000d66:	2301      	movs	r3, #1
    }
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <bridge_init>:
static bridge_mode_t rs422_mode = BRIDGE_OFF;
static bridge_mode_t eth_mode   = BRIDGE_OFF;
static bridge_mode_t usb_mode   = BRIDGE_OFF;

void bridge_init(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
    rs422_mode = BRIDGE_OFF;
 8000d74:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <bridge_init+0x20>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
    eth_mode   = BRIDGE_OFF;
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <bridge_init+0x24>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
    usb_mode   = BRIDGE_OFF;
 8000d80:	4b05      	ldr	r3, [pc, #20]	@ (8000d98 <bridge_init+0x28>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	20000e90 	.word	0x20000e90
 8000d94:	20000e91 	.word	0x20000e91
 8000d98:	20000e92 	.word	0x20000e92

08000d9c <bridge_forward>:
void bridge_set_rs422(bridge_mode_t mode) { rs422_mode = mode; }
void bridge_set_eth(bridge_mode_t mode)   { eth_mode   = mode; }
void bridge_set_usb(bridge_mode_t mode)   { usb_mode   = mode; }

void bridge_forward(const uint8_t* packet, uint16_t len)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	807b      	strh	r3, [r7, #2]
    if (len < 2) return;
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d926      	bls.n	8000dfc <bridge_forward+0x60>
    uint8_t src = packet[0];  // STX or interface hint
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	73bb      	strb	r3, [r7, #14]

    if (src == PACKET_STX) {
 8000db4:	7bbb      	ldrb	r3, [r7, #14]
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d121      	bne.n	8000dfe <bridge_forward+0x62>
        if (rs422_mode & BRIDGE_RS422_TO_ETH) {
 8000dba:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <bridge_forward+0x68>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d00e      	beq.n	8000de4 <bridge_forward+0x48>
        	//send to all connected eth sockets:
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
 8000dca:	e008      	b.n	8000dde <bridge_forward+0x42>
        		comm_eth_send(s, packet, len);
 8000dcc:	887a      	ldrh	r2, [r7, #2]
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	6879      	ldr	r1, [r7, #4]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 fc17 	bl	8001606 <comm_eth_send>
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000dd8:	7bfb      	ldrb	r3, [r7, #15]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d9f3      	bls.n	8000dcc <bridge_forward+0x30>
        	}

        }
        if (rs422_mode & BRIDGE_RS422_TO_USB) comm_usb_send(packet, len);
 8000de4:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <bridge_forward+0x68>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d006      	beq.n	8000dfe <bridge_forward+0x62>
 8000df0:	887b      	ldrh	r3, [r7, #2]
 8000df2:	4619      	mov	r1, r3
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f000 fc19 	bl	800162c <comm_usb_send>
 8000dfa:	e000      	b.n	8000dfe <bridge_forward+0x62>
    if (len < 2) return;
 8000dfc:	bf00      	nop
    }
    // Add other directions as needed
}
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000e90 	.word	0x20000e90

08000e08 <_w5500_select>:
#define SOCK_ESTABLISHED 0x17
#define SOCK_CLOSE_WAIT  0x1C
#define SOCK_UDP         0x22

/* ---- low-level SPI ---- */
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2180      	movs	r1, #128	@ 0x80
 8000e10:	4802      	ldr	r0, [pc, #8]	@ (8000e1c <_w5500_select+0x14>)
 8000e12:	f008 f9b5 	bl	8009180 <HAL_GPIO_WritePin>
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40020400 	.word	0x40020400

08000e20 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	2201      	movs	r2, #1
 8000e26:	2180      	movs	r1, #128	@ 0x80
 8000e28:	4802      	ldr	r0, [pc, #8]	@ (8000e34 <_w5500_deselect+0x14>)
 8000e2a:	f008 f9a9 	bl	8009180 <HAL_GPIO_WritePin>
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40020400 	.word	0x40020400

08000e38 <w5500_write>:

static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60ba      	str	r2, [r7, #8]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4603      	mov	r3, r0
 8000e44:	81fb      	strh	r3, [r7, #14]
 8000e46:	460b      	mov	r3, r1
 8000e48:	737b      	strb	r3, [r7, #13]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e4e:	89fb      	ldrh	r3, [r7, #14]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	753b      	strb	r3, [r7, #20]
 8000e58:	89fb      	ldrh	r3, [r7, #14]
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	757b      	strb	r3, [r7, #21]
 8000e5e:	7b7b      	ldrb	r3, [r7, #13]
 8000e60:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e62:	f7ff ffd1 	bl	8000e08 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e66:	f107 0114 	add.w	r1, r7, #20
 8000e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6e:	2203      	movs	r2, #3
 8000e70:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <w5500_write+0x58>)
 8000e72:	f00a fbd4 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000e76:	88fa      	ldrh	r2, [r7, #6]
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	68b9      	ldr	r1, [r7, #8]
 8000e7e:	4804      	ldr	r0, [pc, #16]	@ (8000e90 <w5500_write+0x58>)
 8000e80:	f00a fbcd 	bl	800b61e <HAL_SPI_Transmit>
    _w5500_deselect();
 8000e84:	f7ff ffcc 	bl	8000e20 <_w5500_deselect>
}
 8000e88:	bf00      	nop
 8000e8a:	3718      	adds	r7, #24
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20001b94 	.word	0x20001b94

08000e94 <w5500_read_raw>:

static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60ba      	str	r2, [r7, #8]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	81fb      	strh	r3, [r7, #14]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	737b      	strb	r3, [r7, #13]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000eaa:	89fb      	ldrh	r3, [r7, #14]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	753b      	strb	r3, [r7, #20]
 8000eb4:	89fb      	ldrh	r3, [r7, #14]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	757b      	strb	r3, [r7, #21]
 8000eba:	7b7b      	ldrb	r3, [r7, #13]
 8000ebc:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000ebe:	f7ff ffa3 	bl	8000e08 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000ec2:	f107 0114 	add.w	r1, r7, #20
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eca:	2203      	movs	r2, #3
 8000ecc:	4807      	ldr	r0, [pc, #28]	@ (8000eec <w5500_read_raw+0x58>)
 8000ece:	f00a fba6 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000ed2:	88fa      	ldrh	r2, [r7, #6]
 8000ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed8:	68b9      	ldr	r1, [r7, #8]
 8000eda:	4804      	ldr	r0, [pc, #16]	@ (8000eec <w5500_read_raw+0x58>)
 8000edc:	f00a fce3 	bl	800b8a6 <HAL_SPI_Receive>
    _w5500_deselect();
 8000ee0:	f7ff ff9e 	bl	8000e20 <_w5500_deselect>
}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20001b94 	.word	0x20001b94

08000ef0 <w5500_socket_read_byte>:

static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
    w5500_read_raw(offset, 0x00, data, len);
}

static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	460a      	mov	r2, r1
 8000efa:	71fb      	strb	r3, [r7, #7]
 8000efc:	4613      	mov	r3, r2
 8000efe:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8000f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f04:	015b      	lsls	r3, r3, #5
 8000f06:	b25b      	sxtb	r3, r3
 8000f08:	f043 0308 	orr.w	r3, r3, #8
 8000f0c:	b25b      	sxtb	r3, r3
 8000f0e:	73fb      	strb	r3, [r7, #15]
    uint8_t v;
    w5500_read_raw(offset, cb, &v, 1);
 8000f10:	f107 020e 	add.w	r2, r7, #14
 8000f14:	7bf9      	ldrb	r1, [r7, #15]
 8000f16:	88b8      	ldrh	r0, [r7, #4]
 8000f18:	2301      	movs	r3, #1
 8000f1a:	f7ff ffbb 	bl	8000e94 <w5500_read_raw>
    return v;
 8000f1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <w5500_socket_write_byte>:

static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
 8000f32:	460b      	mov	r3, r1
 8000f34:	80bb      	strh	r3, [r7, #4]
 8000f36:	4613      	mov	r3, r2
 8000f38:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	015b      	lsls	r3, r3, #5
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	f043 030c 	orr.w	r3, r3, #12
 8000f46:	b25b      	sxtb	r3, r3
 8000f48:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8000f4a:	1dba      	adds	r2, r7, #6
 8000f4c:	7bf9      	ldrb	r1, [r7, #15]
 8000f4e:	88b8      	ldrh	r0, [r7, #4]
 8000f50:	2301      	movs	r3, #1
 8000f52:	f7ff ff71 	bl	8000e38 <w5500_write>
}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <circ_init>:




/* --------------------------------------------------------------------- */
static void circ_init(circ_buf_t *cb) {
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
    cb->head = cb->tail = cb->used = 0;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f8b3 2102 	ldrh.w	r2, [r3, #258]	@ 0x102
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <circ_push>:

static bool circ_push(circ_buf_t *cb, uint8_t byte) {
 8000f92:	b480      	push	{r7}
 8000f94:	b083      	sub	sp, #12
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	70fb      	strb	r3, [r7, #3]
    if (cb->used >= RX_BUF_SIZE) return false;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fa4:	2bff      	cmp	r3, #255	@ 0xff
 8000fa6:	d901      	bls.n	8000fac <circ_push+0x1a>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e01c      	b.n	8000fe6 <circ_push+0x54>
    cb->buf[cb->head] = byte;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	78fa      	ldrb	r2, [r7, #3]
 8000fb8:	545a      	strb	r2, [r3, r1]
    cb->head = (cb->head + 1) % RX_BUF_SIZE;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	425a      	negs	r2, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	b2d2      	uxtb	r2, r2
 8000fc8:	bf58      	it	pl
 8000fca:	4253      	negpl	r3, r2
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    cb->used++;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fda:	3301      	adds	r3, #1
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8000fe4:	2301      	movs	r3, #1
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <circ_pop>:

static bool circ_pop(circ_buf_t *cb, uint8_t *byte) {
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
    if (cb->used == 0) return false;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <circ_pop+0x18>
 8001006:	2300      	movs	r3, #0
 8001008:	e01d      	b.n	8001046 <circ_pop+0x54>
    *byte = cb->buf[cb->tail];
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001010:	461a      	mov	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	5c9a      	ldrb	r2, [r3, r2]
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	701a      	strb	r2, [r3, #0]
    cb->tail = (cb->tail + 1) % RX_BUF_SIZE;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001020:	3301      	adds	r3, #1
 8001022:	425a      	negs	r2, r3
 8001024:	b2db      	uxtb	r3, r3
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	bf58      	it	pl
 800102a:	4253      	negpl	r3, r2
 800102c:	b29a      	uxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    cb->used--;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 800103a:	3b01      	subs	r3, #1
 800103c:	b29a      	uxth	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8001044:	2301      	movs	r3, #1
}
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <comm_init>:

/* --------------------------------------------------------------------- */
void comm_init(uint8_t node_id) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    my_node_id = node_id;
 800105e:	4a1b      	ldr	r2, [pc, #108]	@ (80010cc <comm_init+0x78>)
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	7013      	strb	r3, [r2, #0]

    packet_init(node_id);
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	4618      	mov	r0, r3
 8001068:	f001 fe10 	bl	8002c8c <packet_init>

    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
 8001070:	e00c      	b.n	800108c <comm_init+0x38>
        circ_init(&rx_buf[ch]);
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001078:	fb02 f303 	mul.w	r3, r2, r3
 800107c:	4a14      	ldr	r2, [pc, #80]	@ (80010d0 <comm_init+0x7c>)
 800107e:	4413      	add	r3, r2
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff6c 	bl	8000f5e <circ_init>
    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 8001086:	7bfb      	ldrb	r3, [r7, #15]
 8001088:	3301      	adds	r3, #1
 800108a:	73fb      	strb	r3, [r7, #15]
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	2b03      	cmp	r3, #3
 8001090:	d9ef      	bls.n	8001072 <comm_init+0x1e>
    }

    bridge_init();
 8001092:	f7ff fe6d 	bl	8000d70 <bridge_init>

    // USER CONFIG: DHCP or STATIC
    w5500_set_ip_mode(0); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);
 8001096:	2000      	movs	r0, #0
 8001098:	f003 fddc 	bl	8004c54 <w5500_set_ip_mode>
	w5500_init();
 800109c:	f003 fe0c 	bl	8004cb8 <w5500_init>

    // RS422 init
    rs422_set_crossover(false);
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 f81d 	bl	80010e0 <rs422_set_crossover>
    HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Start RX IT
 80010a6:	2201      	movs	r2, #1
 80010a8:	490a      	ldr	r1, [pc, #40]	@ (80010d4 <comm_init+0x80>)
 80010aa:	480b      	ldr	r0, [pc, #44]	@ (80010d8 <comm_init+0x84>)
 80010ac:	f00b fe24 	bl	800ccf8 <HAL_UART_Receive_IT>

    // DHCP if enabled (called in w5500_init already)
    dhcp_done = (w5500_get_ip_mode() == IP_MODE_STATIC);
 80010b0:	f004 f9e4 	bl	800547c <w5500_get_ip_mode>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	bf0c      	ite	eq
 80010ba:	2301      	moveq	r3, #1
 80010bc:	2300      	movne	r3, #0
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <comm_init+0x88>)
 80010c2:	701a      	strb	r2, [r3, #0]
}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200012ac 	.word	0x200012ac
 80010d0:	20000e94 	.word	0x20000e94
 80010d4:	200012b0 	.word	0x200012b0
 80010d8:	20001d1c 	.word	0x20001d1c
 80010dc:	20001ab9 	.word	0x20001ab9

080010e0 <rs422_set_crossover>:

void rs422_set_crossover(bool enable) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
    crossover = enable;
 80010ea:	4a20      	ldr	r2, [pc, #128]	@ (800116c <rs422_set_crossover+0x8c>)
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	7013      	strb	r3, [r2, #0]
    //rs422_de_pin = crossover ? GPIO_PIN_11 : GPIO_PIN_10;
    if(crossover == false){
 80010f0:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <rs422_set_crossover+0x8c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	f083 0301 	eor.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d012      	beq.n	8001124 <rs422_set_crossover+0x44>
    	//set up de pin for normal tx
    	rs422_de_pin = rs422_de_normal_pin;
 80010fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <rs422_set_crossover+0x90>)
 8001100:	881a      	ldrh	r2, [r3, #0]
 8001102:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <rs422_set_crossover+0x94>)
 8001104:	801a      	strh	r2, [r3, #0]

		//enable nRE pin for normal receive
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_SET);	 //Disable crossover nRE
 8001106:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <rs422_set_crossover+0x98>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	4619      	mov	r1, r3
 800110e:	481b      	ldr	r0, [pc, #108]	@ (800117c <rs422_set_crossover+0x9c>)
 8001110:	f008 f836 	bl	8009180 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_RESET);  //Enable  normal nRE
 8001114:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <rs422_set_crossover+0xa0>)
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	2200      	movs	r2, #0
 800111a:	4619      	mov	r1, r3
 800111c:	4817      	ldr	r0, [pc, #92]	@ (800117c <rs422_set_crossover+0x9c>)
 800111e:	f008 f82f 	bl	8009180 <HAL_GPIO_WritePin>
 8001122:	e011      	b.n	8001148 <rs422_set_crossover+0x68>

    }else{
    	//set up de pin for crossover tx
    	rs422_de_pin = rs422_de_reverse_pin;
 8001124:	4b17      	ldr	r3, [pc, #92]	@ (8001184 <rs422_set_crossover+0xa4>)
 8001126:	881a      	ldrh	r2, [r3, #0]
 8001128:	4b12      	ldr	r3, [pc, #72]	@ (8001174 <rs422_set_crossover+0x94>)
 800112a:	801a      	strh	r2, [r3, #0]

    	//enable nRE pin for crossover receive
		HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_SET);  		//Disable normal nRE
 800112c:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <rs422_set_crossover+0xa0>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	2201      	movs	r2, #1
 8001132:	4619      	mov	r1, r3
 8001134:	4811      	ldr	r0, [pc, #68]	@ (800117c <rs422_set_crossover+0x9c>)
 8001136:	f008 f823 	bl	8009180 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_RESET);	//Enable crossover nRE
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <rs422_set_crossover+0x98>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	2200      	movs	r2, #0
 8001140:	4619      	mov	r1, r3
 8001142:	480e      	ldr	r0, [pc, #56]	@ (800117c <rs422_set_crossover+0x9c>)
 8001144:	f008 f81c 	bl	8009180 <HAL_GPIO_WritePin>
    }

    //Turn off both de pins to make sure only the correct (new) pin will be turned on later.
    HAL_GPIO_WritePin(GPIOD, rs422_de_normal_pin, GPIO_PIN_RESET);
 8001148:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <rs422_set_crossover+0x90>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	2200      	movs	r2, #0
 800114e:	4619      	mov	r1, r3
 8001150:	480a      	ldr	r0, [pc, #40]	@ (800117c <rs422_set_crossover+0x9c>)
 8001152:	f008 f815 	bl	8009180 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, rs422_de_reverse_pin, GPIO_PIN_RESET);
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <rs422_set_crossover+0xa4>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	2200      	movs	r2, #0
 800115c:	4619      	mov	r1, r3
 800115e:	4807      	ldr	r0, [pc, #28]	@ (800117c <rs422_set_crossover+0x9c>)
 8001160:	f008 f80e 	bl	8009180 <HAL_GPIO_WritePin>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200012ad 	.word	0x200012ad
 8001170:	20000002 	.word	0x20000002
 8001174:	2000000a 	.word	0x2000000a
 8001178:	20000008 	.word	0x20000008
 800117c:	40020c00 	.word	0x40020c00
 8001180:	20000006 	.word	0x20000006
 8001184:	20000004 	.word	0x20000004

08001188 <rs422_queue>:
/* --------------------------------------------------------------------- */
// Forward declare to fix implicit declaration
static bool rs422_dequeue(uint8_t *byte);

// RS422 TX queue (non-blocking)
void rs422_queue(const uint8_t* data, uint16_t len) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001194:	2300      	movs	r3, #0
 8001196:	81fb      	strh	r3, [r7, #14]
 8001198:	e020      	b.n	80011dc <rs422_queue+0x54>
        uint16_t next_head = (rs422_tx_head + 1) % RS422_TX_QUEUE_SIZE;
 800119a:	4b2b      	ldr	r3, [pc, #172]	@ (8001248 <rs422_queue+0xc0>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	3301      	adds	r3, #1
 80011a2:	425a      	negs	r2, r3
 80011a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011a8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80011ac:	bf58      	it	pl
 80011ae:	4253      	negpl	r3, r2
 80011b0:	81bb      	strh	r3, [r7, #12]
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 80011b2:	4b26      	ldr	r3, [pc, #152]	@ (800124c <rs422_queue+0xc4>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	89ba      	ldrh	r2, [r7, #12]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d03f      	beq.n	800123e <rs422_queue+0xb6>
        rs422_tx_queue[rs422_tx_head] = data[i];
 80011be:	89fb      	ldrh	r3, [r7, #14]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a20      	ldr	r2, [pc, #128]	@ (8001248 <rs422_queue+0xc0>)
 80011c6:	8812      	ldrh	r2, [r2, #0]
 80011c8:	b292      	uxth	r2, r2
 80011ca:	7819      	ldrb	r1, [r3, #0]
 80011cc:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <rs422_queue+0xc8>)
 80011ce:	5499      	strb	r1, [r3, r2]
        rs422_tx_head = next_head;
 80011d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001248 <rs422_queue+0xc0>)
 80011d2:	89bb      	ldrh	r3, [r7, #12]
 80011d4:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < len; i++) {
 80011d6:	89fb      	ldrh	r3, [r7, #14]
 80011d8:	3301      	adds	r3, #1
 80011da:	81fb      	strh	r3, [r7, #14]
 80011dc:	89fa      	ldrh	r2, [r7, #14]
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d3da      	bcc.n	800119a <rs422_queue+0x12>
    }

    if (!rs422_tx_active) {
 80011e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <rs422_queue+0xcc>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	f083 0301 	eor.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d025      	beq.n	8001240 <rs422_queue+0xb8>
        rs422_tx_active = true;
 80011f4:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <rs422_queue+0xcc>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_SET);  // Enable TX
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <rs422_queue+0xd0>)
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	2201      	movs	r2, #1
 8001200:	4619      	mov	r1, r3
 8001202:	4816      	ldr	r0, [pc, #88]	@ (800125c <rs422_queue+0xd4>)
 8001204:	f007 ffbc 	bl	8009180 <HAL_GPIO_WritePin>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 8001208:	f107 030b 	add.w	r3, r7, #11
 800120c:	4618      	mov	r0, r3
 800120e:	f000 f829 	bl	8001264 <rs422_dequeue>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d007      	beq.n	8001228 <rs422_queue+0xa0>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 8001218:	f107 030b 	add.w	r3, r7, #11
 800121c:	2201      	movs	r2, #1
 800121e:	4619      	mov	r1, r3
 8001220:	480f      	ldr	r0, [pc, #60]	@ (8001260 <rs422_queue+0xd8>)
 8001222:	f00b fd33 	bl	800cc8c <HAL_UART_Transmit_IT>
 8001226:	e00b      	b.n	8001240 <rs422_queue+0xb8>
        } else {
            rs422_tx_active = false;
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <rs422_queue+0xcc>)
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 800122e:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <rs422_queue+0xd0>)
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	4619      	mov	r1, r3
 8001236:	4809      	ldr	r0, [pc, #36]	@ (800125c <rs422_queue+0xd4>)
 8001238:	f007 ffa2 	bl	8009180 <HAL_GPIO_WritePin>
 800123c:	e000      	b.n	8001240 <rs422_queue+0xb8>
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 800123e:	bf00      	nop
        }
    }
}
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20001ab4 	.word	0x20001ab4
 800124c:	20001ab6 	.word	0x20001ab6
 8001250:	200012b4 	.word	0x200012b4
 8001254:	20001ab8 	.word	0x20001ab8
 8001258:	2000000a 	.word	0x2000000a
 800125c:	40020c00 	.word	0x40020c00
 8001260:	20001d1c 	.word	0x20001d1c

08001264 <rs422_dequeue>:

static bool rs422_dequeue(uint8_t *byte) {
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    if (rs422_tx_head == rs422_tx_tail) return false;
 800126c:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <rs422_dequeue+0x58>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	b29a      	uxth	r2, r3
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <rs422_dequeue+0x5c>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	429a      	cmp	r2, r3
 800127a:	d101      	bne.n	8001280 <rs422_dequeue+0x1c>
 800127c:	2300      	movs	r3, #0
 800127e:	e016      	b.n	80012ae <rs422_dequeue+0x4a>
    *byte = rs422_tx_queue[rs422_tx_tail];
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <rs422_dequeue+0x5c>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	461a      	mov	r2, r3
 8001288:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <rs422_dequeue+0x60>)
 800128a:	5c9a      	ldrb	r2, [r3, r2]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	701a      	strb	r2, [r3, #0]
    rs422_tx_tail = (rs422_tx_tail + 1) % RS422_TX_QUEUE_SIZE;
 8001290:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <rs422_dequeue+0x5c>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	b29b      	uxth	r3, r3
 8001296:	3301      	adds	r3, #1
 8001298:	425a      	negs	r2, r3
 800129a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800129e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80012a2:	bf58      	it	pl
 80012a4:	4253      	negpl	r3, r2
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <rs422_dequeue+0x5c>)
 80012aa:	801a      	strh	r2, [r3, #0]
    return true;
 80012ac:	2301      	movs	r3, #1
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	20001ab4 	.word	0x20001ab4
 80012c0:	20001ab6 	.word	0x20001ab6
 80012c4:	200012b4 	.word	0x200012b4

080012c8 <HAL_UART_TxCpltCallback>:

/* --------------------------------------------------------------------- */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a10      	ldr	r2, [pc, #64]	@ (8001314 <HAL_UART_TxCpltCallback+0x4c>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d119      	bne.n	800130c <HAL_UART_TxCpltCallback+0x44>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ffc1 	bl	8001264 <rs422_dequeue>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d007      	beq.n	80012f8 <HAL_UART_TxCpltCallback+0x30>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 80012e8:	f107 030f 	add.w	r3, r7, #15
 80012ec:	2201      	movs	r2, #1
 80012ee:	4619      	mov	r1, r3
 80012f0:	4808      	ldr	r0, [pc, #32]	@ (8001314 <HAL_UART_TxCpltCallback+0x4c>)
 80012f2:	f00b fccb 	bl	800cc8c <HAL_UART_Transmit_IT>
        } else {
            rs422_tx_active = false;
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
        }
    }
}
 80012f6:	e009      	b.n	800130c <HAL_UART_TxCpltCallback+0x44>
            rs422_tx_active = false;
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <HAL_UART_TxCpltCallback+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80012fe:	4b07      	ldr	r3, [pc, #28]	@ (800131c <HAL_UART_TxCpltCallback+0x54>)
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	2200      	movs	r2, #0
 8001304:	4619      	mov	r1, r3
 8001306:	4806      	ldr	r0, [pc, #24]	@ (8001320 <HAL_UART_TxCpltCallback+0x58>)
 8001308:	f007 ff3a 	bl	8009180 <HAL_GPIO_WritePin>
}
 800130c:	bf00      	nop
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20001d1c 	.word	0x20001d1c
 8001318:	20001ab8 	.word	0x20001ab8
 800131c:	2000000a 	.word	0x2000000a
 8001320:	40020c00 	.word	0x40020c00

08001324 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a09      	ldr	r2, [pc, #36]	@ (8001354 <HAL_UART_RxCpltCallback+0x30>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d10a      	bne.n	800134a <HAL_UART_RxCpltCallback+0x26>
        comm_feed_byte(CH_RS422, rx_dma_buffer[0]);
 8001334:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <HAL_UART_RxCpltCallback+0x34>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	2000      	movs	r0, #0
 800133c:	f000 f80e 	bl	800135c <comm_feed_byte>
        HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Restart
 8001340:	2201      	movs	r2, #1
 8001342:	4905      	ldr	r1, [pc, #20]	@ (8001358 <HAL_UART_RxCpltCallback+0x34>)
 8001344:	4803      	ldr	r0, [pc, #12]	@ (8001354 <HAL_UART_RxCpltCallback+0x30>)
 8001346:	f00b fcd7 	bl	800ccf8 <HAL_UART_Receive_IT>
    }
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20001d1c 	.word	0x20001d1c
 8001358:	200012b0 	.word	0x200012b0

0800135c <comm_feed_byte>:

/* --------------------------------------------------------------------- */
void comm_feed_byte(uint8_t channel, uint8_t byte) {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	460a      	mov	r2, r1
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	4613      	mov	r3, r2
 800136a:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d80c      	bhi.n	800138c <comm_feed_byte+0x30>
    if (!circ_push(&rx_buf[channel], byte)) {
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <comm_feed_byte+0x38>)
 800137e:	4413      	add	r3, r2
 8001380:	79ba      	ldrb	r2, [r7, #6]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fe04 	bl	8000f92 <circ_push>
 800138a:	e000      	b.n	800138e <comm_feed_byte+0x32>
    if (channel >= CH_COUNT) return;
 800138c:	bf00      	nop
        //debug_println("RX overflow on ch");
    }
}
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000e94 	.word	0x20000e94

08001398 <comm_task>:

/* --------------------------------------------------------------------- */
void comm_task(void) {
 8001398:	b590      	push	{r4, r7, lr}
 800139a:	b0c5      	sub	sp, #276	@ 0x114
 800139c:	af00      	add	r7, sp, #0
    // Handle RS422 RX
    uint8_t byte;
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 800139e:	e005      	b.n	80013ac <comm_task+0x14>
    	packet_feed_byte(CH_RS422, byte);
 80013a0:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 80013a4:	4619      	mov	r1, r3
 80013a6:	2000      	movs	r0, #0
 80013a8:	f001 fe24 	bl	8002ff4 <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 80013ac:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80013b0:	4619      	mov	r1, r3
 80013b2:	4889      	ldr	r0, [pc, #548]	@ (80015d8 <comm_task+0x240>)
 80013b4:	f7ff fe1d 	bl	8000ff2 <circ_pop>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f0      	bne.n	80013a0 <comm_task+0x8>
    }

    // Handle USB RX (assuming CDC callback feeds to comm_feed_byte(CH_USB))
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 80013be:	e005      	b.n	80013cc <comm_task+0x34>
    	packet_feed_byte(CH_USB, byte);
 80013c0:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 80013c4:	4619      	mov	r1, r3
 80013c6:	2001      	movs	r0, #1
 80013c8:	f001 fe14 	bl	8002ff4 <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 80013cc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80013d0:	4619      	mov	r1, r3
 80013d2:	4882      	ldr	r0, [pc, #520]	@ (80015dc <comm_task+0x244>)
 80013d4:	f7ff fe0d 	bl	8000ff2 <circ_pop>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f0      	bne.n	80013c0 <comm_task+0x28>
    }

    // Handle ETH sockets 0-3
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 80013de:	2300      	movs	r3, #0
 80013e0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80013e4:	e0de      	b.n	80015a4 <comm_task+0x20c>
        uint8_t status = w5500_socket_read_byte(s, SN_SR);
 80013e6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013ea:	2103      	movs	r1, #3
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fd7f 	bl	8000ef0 <w5500_socket_read_byte>
 80013f2:	4603      	mov	r3, r0
 80013f4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        uint8_t channel = CH_ETH_BASE + (s - W5500_APP_SOCKET_START);
 80013f8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013fc:	3302      	adds	r3, #2
 80013fe:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

        switch (status) {
 8001402:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8001406:	2b1c      	cmp	r3, #28
 8001408:	d05d      	beq.n	80014c6 <comm_task+0x12e>
 800140a:	2b1c      	cmp	r3, #28
 800140c:	f300 80a5 	bgt.w	800155a <comm_task+0x1c2>
 8001410:	2b00      	cmp	r3, #0
 8001412:	d06a      	beq.n	80014ea <comm_task+0x152>
 8001414:	2b17      	cmp	r3, #23
 8001416:	f040 80a0 	bne.w	800155a <comm_task+0x1c2>
            case SOCK_ESTABLISHED: {
                uint16_t len = w5500_get_rx_size(s);
 800141a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800141e:	4618      	mov	r0, r3
 8001420:	f003 fd24 	bl	8004e6c <w5500_get_rx_size>
 8001424:	4603      	mov	r3, r0
 8001426:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
                if (len > 0) {
 800142a:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 800142e:	2b00      	cmp	r3, #0
 8001430:	d02c      	beq.n	800148c <comm_task+0xf4>
                    uint8_t buf[256];
                    uint16_t read_len = len > sizeof(buf) ? sizeof(buf) : len;
 8001432:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 8001436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800143a:	bf28      	it	cs
 800143c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8001440:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
                    w5500_read_data(s, buf, read_len);
 8001444:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 8001448:	1d39      	adds	r1, r7, #4
 800144a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800144e:	4618      	mov	r0, r3
 8001450:	f003 fd29 	bl	8004ea6 <w5500_read_data>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001454:	2300      	movs	r3, #0
 8001456:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 800145a:	e011      	b.n	8001480 <comm_task+0xe8>
                    	packet_feed_byte(channel, buf[i]);
 800145c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001460:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001464:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001468:	5cd2      	ldrb	r2, [r2, r3]
 800146a:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
 800146e:	4611      	mov	r1, r2
 8001470:	4618      	mov	r0, r3
 8001472:	f001 fdbf 	bl	8002ff4 <packet_feed_byte>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001476:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800147a:	3301      	adds	r3, #1
 800147c:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 8001480:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8001484:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8001488:	429a      	cmp	r2, r3
 800148a:	d3e7      	bcc.n	800145c <comm_task+0xc4>
                    }
                }
                // Keep-alive if idle (send empty packet every 5s)
                static uint32_t last_keep[4] = {0};
                if (HAL_GetTick() - last_keep[s] > 5000) {
 800148c:	f006 f9fc 	bl	8007888 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001496:	4952      	ldr	r1, [pc, #328]	@ (80015e0 <comm_task+0x248>)
 8001498:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d95b      	bls.n	800155e <comm_task+0x1c6>
                    w5500_send(s, NULL, 0);  // Empty send for keep-alive
 80014a6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014aa:	2200      	movs	r2, #0
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f003 fd4a 	bl	8004f48 <w5500_send>
                    last_keep[s] = HAL_GetTick();
 80014b4:	f897 410f 	ldrb.w	r4, [r7, #271]	@ 0x10f
 80014b8:	f006 f9e6 	bl	8007888 <HAL_GetTick>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a48      	ldr	r2, [pc, #288]	@ (80015e0 <comm_task+0x248>)
 80014c0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
                }
                break;
 80014c4:	e04b      	b.n	800155e <comm_task+0x1c6>
            }

            case SOCK_CLOSE_WAIT:
                w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 80014c6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ca:	2208      	movs	r2, #8
 80014cc:	2101      	movs	r1, #1
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fd2a 	bl	8000f28 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 80014d4:	bf00      	nop
 80014d6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014da:	2101      	movs	r1, #1
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff fd07 	bl	8000ef0 <w5500_socket_read_byte>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1f6      	bne.n	80014d6 <comm_task+0x13e>
                break;
 80014e8:	e03a      	b.n	8001560 <comm_task+0x1c8>

            case SOCK_CLOSED:
                // Reopen
                w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 80014ea:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ee:	2201      	movs	r2, #1
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fd18 	bl	8000f28 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 80014f8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014fc:	2210      	movs	r2, #16
 80014fe:	2104      	movs	r1, #4
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fd11 	bl	8000f28 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 8001506:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800150a:	2292      	movs	r2, #146	@ 0x92
 800150c:	2105      	movs	r1, #5
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fd0a 	bl	8000f28 <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8001514:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001518:	2201      	movs	r2, #1
 800151a:	2101      	movs	r1, #1
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fd03 	bl	8000f28 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001522:	bf00      	nop
 8001524:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001528:	2101      	movs	r1, #1
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fce0 	bl	8000ef0 <w5500_socket_read_byte>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f6      	bne.n	8001524 <comm_task+0x18c>
                w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8001536:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800153a:	2202      	movs	r2, #2
 800153c:	2101      	movs	r1, #1
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fcf2 	bl	8000f28 <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001544:	bf00      	nop
 8001546:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800154a:	2101      	movs	r1, #1
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fccf 	bl	8000ef0 <w5500_socket_read_byte>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1f6      	bne.n	8001546 <comm_task+0x1ae>
                break;
 8001558:	e002      	b.n	8001560 <comm_task+0x1c8>

            default:
                break;
 800155a:	bf00      	nop
 800155c:	e000      	b.n	8001560 <comm_task+0x1c8>
                break;
 800155e:	bf00      	nop
        }

        // Check for timeout
        uint8_t ir = w5500_socket_read_byte(s, SN_IR);
 8001560:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001564:	2102      	movs	r1, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fcc2 	bl	8000ef0 <w5500_socket_read_byte>
 800156c:	4603      	mov	r3, r0
 800156e:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
        if (ir & 0x08) {  // TIMEOUT
 8001572:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00d      	beq.n	800159a <comm_task+0x202>
            w5500_socket_write_byte(s, SN_IR, 0x08);
 800157e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001582:	2208      	movs	r2, #8
 8001584:	2102      	movs	r1, #2
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff fcce 	bl	8000f28 <w5500_socket_write_byte>
            w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 800158c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001590:	2210      	movs	r2, #16
 8001592:	2101      	movs	r1, #1
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fcc7 	bl	8000f28 <w5500_socket_write_byte>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800159a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800159e:	3301      	adds	r3, #1
 80015a0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80015a4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	f67f af1c 	bls.w	80013e6 <comm_task+0x4e>
        }
    }

    // DHCP poll if not done
    if (!dhcp_done) {
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <comm_task+0x24c>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <comm_task+0x230>
        dhcp_done = w5500_dhcp_run();
 80015bc:	f003 fdce 	bl	800515c <w5500_dhcp_run>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <comm_task+0x24c>)
 80015c6:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1);  // Light delay to avoid CPU hog
 80015c8:	2001      	movs	r0, #1
 80015ca:	f006 f969 	bl	80078a0 <HAL_Delay>
}
 80015ce:	bf00      	nop
 80015d0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	20000e94 	.word	0x20000e94
 80015dc:	20000f9a 	.word	0x20000f9a
 80015e0:	20001abc 	.word	0x20001abc
 80015e4:	20001ab9 	.word	0x20001ab9

080015e8 <comm_rs422_send>:

/* --------------------------------------------------------------------- */
void comm_rs422_send(const uint8_t *data, uint16_t len) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	807b      	strh	r3, [r7, #2]
    rs422_queue(data, len);  // Non-blocking
 80015f4:	887b      	ldrh	r3, [r7, #2]
 80015f6:	4619      	mov	r1, r3
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fdc5 	bl	8001188 <rs422_queue>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <comm_eth_send>:

void comm_eth_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	6039      	str	r1, [r7, #0]
 8001610:	71fb      	strb	r3, [r7, #7]
 8001612:	4613      	mov	r3, r2
 8001614:	80bb      	strh	r3, [r7, #4]
    w5500_send(socket, data, len);
 8001616:	88ba      	ldrh	r2, [r7, #4]
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	6839      	ldr	r1, [r7, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f003 fc93 	bl	8004f48 <w5500_send>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <comm_usb_send>:

void comm_usb_send(const uint8_t *data, uint16_t len) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	807b      	strh	r3, [r7, #2]
    while (usb_tx_busy);  // Block if busy
 8001638:	bf00      	nop
 800163a:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <comm_usb_send+0x3c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1fa      	bne.n	800163a <comm_usb_send+0xe>
    usb_tx_busy = true;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <comm_usb_send+0x3c>)
 8001646:	2201      	movs	r2, #1
 8001648:	701a      	strb	r2, [r3, #0]
    if (CDC_Transmit_FS((uint8_t*)data, len) != USBD_OK) {
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	4619      	mov	r1, r3
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f00f fe8e 	bl	8011370 <CDC_Transmit_FS>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d002      	beq.n	8001660 <comm_usb_send+0x34>
        usb_tx_busy = false;
 800165a:	4b03      	ldr	r3, [pc, #12]	@ (8001668 <comm_usb_send+0x3c>)
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
    }
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000e93 	.word	0x20000e93

0800166c <comm_send_channel>:

/* --------------------------------------------------------------------- */
void comm_send_channel(const uint8_t *data, uint16_t len, uint8_t channel) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	807b      	strh	r3, [r7, #2]
 8001678:	4613      	mov	r3, r2
 800167a:	707b      	strb	r3, [r7, #1]

	status_led_data_activity();
 800167c:	f002 fad2 	bl	8003c24 <status_led_data_activity>

	if (channel == CH_ALL) {                     /* broadcast */
 8001680:	787b      	ldrb	r3, [r7, #1]
 8001682:	2bff      	cmp	r3, #255	@ 0xff
 8001684:	d122      	bne.n	80016cc <comm_send_channel+0x60>
        comm_rs422_send(data, len);
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	4619      	mov	r1, r3
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffac 	bl	80015e8 <comm_rs422_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001690:	2300      	movs	r3, #0
 8001692:	73fb      	strb	r3, [r7, #15]
 8001694:	e011      	b.n	80016ba <comm_send_channel+0x4e>
        	uint8_t s = W5500_APP_SOCKET_START + n;
 8001696:	7bfb      	ldrb	r3, [r7, #15]
 8001698:	737b      	strb	r3, [r7, #13]
        	if (w5500_is_connected(s)){
 800169a:	7b7b      	ldrb	r3, [r7, #13]
 800169c:	4618      	mov	r0, r3
 800169e:	f003 fbd1 	bl	8004e44 <w5500_is_connected>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <comm_send_channel+0x48>
                comm_eth_send(s, data, len);
 80016a8:	887a      	ldrh	r2, [r7, #2]
 80016aa:	7b7b      	ldrb	r3, [r7, #13]
 80016ac:	6879      	ldr	r1, [r7, #4]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff ffa9 	bl	8001606 <comm_eth_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	3301      	adds	r3, #1
 80016b8:	73fb      	strb	r3, [r7, #15]
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d9ea      	bls.n	8001696 <comm_send_channel+0x2a>
        	}
        }
        comm_usb_send(data, len);
 80016c0:	887b      	ldrh	r3, [r7, #2]
 80016c2:	4619      	mov	r1, r3
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff ffb1 	bl	800162c <comm_usb_send>
        return;
 80016ca:	e027      	b.n	800171c <comm_send_channel+0xb0>
    }

    if (channel == CH_RS422){
 80016cc:	787b      	ldrb	r3, [r7, #1]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d105      	bne.n	80016de <comm_send_channel+0x72>
    	comm_rs422_send(data, len);
 80016d2:	887b      	ldrh	r3, [r7, #2]
 80016d4:	4619      	mov	r1, r3
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ff86 	bl	80015e8 <comm_rs422_send>
 80016dc:	e01e      	b.n	800171c <comm_send_channel+0xb0>
    }
    else if (channel == CH_USB){
 80016de:	787b      	ldrb	r3, [r7, #1]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d105      	bne.n	80016f0 <comm_send_channel+0x84>
    	comm_usb_send(data, len);
 80016e4:	887b      	ldrh	r3, [r7, #2]
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff9f 	bl	800162c <comm_usb_send>
 80016ee:	e015      	b.n	800171c <comm_send_channel+0xb0>
    }
    else if (channel >= CH_ETH_BASE && channel < CH_ETH_BASE + W5500_APP_SOCKET_COUNT) {
 80016f0:	787b      	ldrb	r3, [r7, #1]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d912      	bls.n	800171c <comm_send_channel+0xb0>
 80016f6:	787b      	ldrb	r3, [r7, #1]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d80f      	bhi.n	800171c <comm_send_channel+0xb0>
        uint8_t s = W5500_APP_SOCKET_START + (channel - CH_ETH_BASE);
 80016fc:	787b      	ldrb	r3, [r7, #1]
 80016fe:	3b02      	subs	r3, #2
 8001700:	73bb      	strb	r3, [r7, #14]
        if (w5500_is_connected(s))
 8001702:	7bbb      	ldrb	r3, [r7, #14]
 8001704:	4618      	mov	r0, r3
 8001706:	f003 fb9d 	bl	8004e44 <w5500_is_connected>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <comm_send_channel+0xb0>
            comm_eth_send(s, data, len);
 8001710:	887a      	ldrh	r2, [r7, #2]
 8001712:	7bbb      	ldrb	r3, [r7, #14]
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ff75 	bl	8001606 <comm_eth_send>
    }
}
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
	...

08001724 <debug_print>:
/* --------------------------------------------------------------------- */
/* Debug print ------------------------------------------------ */
// Usage: debug_log("Holy shit, variable x is %d, what the fuck?\r\n", x);

void debug_print(const char* msg)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 800172c:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <debug_print+0x2c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <debug_print+0x22>
        rs422_queue((uint8_t*)msg, strlen(msg));
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7fe fdbb 	bl	80002b0 <strlen>
 800173a:	4603      	mov	r3, r0
 800173c:	b29b      	uxth	r3, r3
 800173e:	4619      	mov	r1, r3
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff fd21 	bl	8001188 <rs422_queue>
    }
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000000 	.word	0x20000000

08001754 <debug_println>:

void debug_println(const char* msg)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <debug_println+0x28>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d006      	beq.n	8001772 <debug_println+0x1e>
        debug_print(msg);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ffdd 	bl	8001724 <debug_print>
        rs422_queue((uint8_t*)"\r\n", 2);
 800176a:	2102      	movs	r1, #2
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <debug_println+0x2c>)
 800176e:	f7ff fd0b 	bl	8001188 <rs422_queue>
    }
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000000 	.word	0x20000000
 8001780:	08012ff0 	.word	0x08012ff0

08001784 <iobus_set_addr>:
    #define DIG_OUTPUT_ENABLE_PORT GPIOE
    #define DIG_OUTPUT_ENABLE_PIN  GPIO_PIN_12


    static inline void iobus_set_addr(uint8_t addr)
    {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
    	//Setting the address bus to a DIGOUT_BANKx causes the output bank to strobe the data values from the
    	//data line into the output bank's register.
    	//For dig outputs, set the data bits first, then set the address bits.  Finally, set the address bits to an
    	//input bank so as to not give any output bank another clock pulse.  Addr 0x07 (DigIn_Bank4) is a safe idle address.

        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR0_PIN, (addr & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	b2db      	uxtb	r3, r3
 8001796:	461a      	mov	r2, r3
 8001798:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800179c:	480f      	ldr	r0, [pc, #60]	@ (80017dc <iobus_set_addr+0x58>)
 800179e:	f007 fcef 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR1_PIN, (addr & 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	105b      	asrs	r3, r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017b4:	4809      	ldr	r0, [pc, #36]	@ (80017dc <iobus_set_addr+0x58>)
 80017b6:	f007 fce3 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR2_PIN, (addr & 4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	109b      	asrs	r3, r3, #2
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	461a      	mov	r2, r3
 80017c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <iobus_set_addr+0x58>)
 80017ce:	f007 fcd7 	bl	8009180 <HAL_GPIO_WritePin>

    }
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000

080017e0 <iobus_set_addr_idle>:

    static inline void iobus_set_addr_idle(){
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
    	//return to idle address, make sure ADDR2 is first, then the other two (ADDR0 & ADDR1)
    	HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR2_PIN, GPIO_PIN_SET);		// 1
 80017e4:	2201      	movs	r2, #1
 80017e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ea:	4808      	ldr	r0, [pc, #32]	@ (800180c <iobus_set_addr_idle+0x2c>)
 80017ec:	f007 fcc8 	bl	8009180 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR0_PIN, GPIO_PIN_SET);		// 1
 80017f0:	2201      	movs	r2, #1
 80017f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <iobus_set_addr_idle+0x2c>)
 80017f8:	f007 fcc2 	bl	8009180 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR1_PIN, GPIO_PIN_SET);		// 1
 80017fc:	2201      	movs	r2, #1
 80017fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001802:	4802      	ldr	r0, [pc, #8]	@ (800180c <iobus_set_addr_idle+0x2c>)
 8001804:	f007 fcbc 	bl	8009180 <HAL_GPIO_WritePin>
    }
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40021000 	.word	0x40021000

08001810 <iobus_write>:

    static void iobus_write(uint8_t addr, uint8_t data)
    {
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	460a      	mov	r2, r1
 800181a:	71fb      	strb	r3, [r7, #7]
 800181c:	4613      	mov	r3, r2
 800181e:	71bb      	strb	r3, [r7, #6]
    	// 4. Enable the data bus
    	// 5. Set the address pins to the output bank's address
    	// 6. Set the address pins to the designated idle address.

    	// 1: Set the address to the designated idle address.
    	iobus_set_addr_idle();
 8001820:	f7ff ffde 	bl	80017e0 <iobus_set_addr_idle>
    	__NOP(); __NOP(); __NOP();
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	bf00      	nop

    	// 2: Disable the data bus
    	//HAL_GPIO_WritePin(IOBUS_WE_PORT, IOBUS_WE_PIN, GPIO_PIN_RESET);
    	HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 800182a:	2201      	movs	r2, #1
 800182c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001830:	4839      	ldr	r0, [pc, #228]	@ (8001918 <iobus_write+0x108>)
 8001832:	f007 fca5 	bl	8009180 <HAL_GPIO_WritePin>
    	__NOP(); __NOP(); __NOP();
 8001836:	bf00      	nop
 8001838:	bf00      	nop
 800183a:	bf00      	nop

    	// 3. Set the data bits
        GPIO_PinState bits[8];
        for (int i = 0; i < 8; ++i) bits[i] = (data & (1 << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	e010      	b.n	8001864 <iobus_write+0x54>
 8001842:	79ba      	ldrb	r2, [r7, #6]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fa42 f303 	asr.w	r3, r2, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	b2d9      	uxtb	r1, r3
 8001852:	f107 020c 	add.w	r2, r7, #12
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	4413      	add	r3, r2
 800185a:	460a      	mov	r2, r1
 800185c:	701a      	strb	r2, [r3, #0]
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	3301      	adds	r3, #1
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	2b07      	cmp	r3, #7
 8001868:	ddeb      	ble.n	8001842 <iobus_write+0x32>
        //HAL_GPIO_WritePin(IOBUS_DATA_PORT, IOBUS_DATA_PINS,
        //    bits[0] | (bits[1] << 1) | (bits[2] << 2) | (bits[3] << 3) |
        //    (bits[4] << 4) | (bits[5] << 5) | (bits[6] << 6) | (bits[7] << 7));
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_7, bits[0]);
 800186a:	7b3b      	ldrb	r3, [r7, #12]
 800186c:	461a      	mov	r2, r3
 800186e:	2180      	movs	r1, #128	@ 0x80
 8001870:	482a      	ldr	r0, [pc, #168]	@ (800191c <iobus_write+0x10c>)
 8001872:	f007 fc85 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_6, bits[1]);
 8001876:	7b7b      	ldrb	r3, [r7, #13]
 8001878:	461a      	mov	r2, r3
 800187a:	2140      	movs	r1, #64	@ 0x40
 800187c:	4827      	ldr	r0, [pc, #156]	@ (800191c <iobus_write+0x10c>)
 800187e:	f007 fc7f 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_5, bits[2]);
 8001882:	7bbb      	ldrb	r3, [r7, #14]
 8001884:	461a      	mov	r2, r3
 8001886:	2120      	movs	r1, #32
 8001888:	4824      	ldr	r0, [pc, #144]	@ (800191c <iobus_write+0x10c>)
 800188a:	f007 fc79 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_4, bits[3]);
 800188e:	7bfb      	ldrb	r3, [r7, #15]
 8001890:	461a      	mov	r2, r3
 8001892:	2110      	movs	r1, #16
 8001894:	4821      	ldr	r0, [pc, #132]	@ (800191c <iobus_write+0x10c>)
 8001896:	f007 fc73 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_3, bits[4]);
 800189a:	7c3b      	ldrb	r3, [r7, #16]
 800189c:	461a      	mov	r2, r3
 800189e:	2108      	movs	r1, #8
 80018a0:	481e      	ldr	r0, [pc, #120]	@ (800191c <iobus_write+0x10c>)
 80018a2:	f007 fc6d 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_2, bits[5]);
 80018a6:	7c7b      	ldrb	r3, [r7, #17]
 80018a8:	461a      	mov	r2, r3
 80018aa:	2104      	movs	r1, #4
 80018ac:	481b      	ldr	r0, [pc, #108]	@ (800191c <iobus_write+0x10c>)
 80018ae:	f007 fc67 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_1, bits[6]);
 80018b2:	7cbb      	ldrb	r3, [r7, #18]
 80018b4:	461a      	mov	r2, r3
 80018b6:	2102      	movs	r1, #2
 80018b8:	4818      	ldr	r0, [pc, #96]	@ (800191c <iobus_write+0x10c>)
 80018ba:	f007 fc61 	bl	8009180 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_0, bits[7]);
 80018be:	7cfb      	ldrb	r3, [r7, #19]
 80018c0:	461a      	mov	r2, r3
 80018c2:	2101      	movs	r1, #1
 80018c4:	4815      	ldr	r0, [pc, #84]	@ (800191c <iobus_write+0x10c>)
 80018c6:	f007 fc5b 	bl	8009180 <HAL_GPIO_WritePin>


        // 4. Set the databus to Write and Enable the data bus
        HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_WRITE);
 80018ca:	2201      	movs	r2, #1
 80018cc:	2140      	movs	r1, #64	@ 0x40
 80018ce:	4814      	ldr	r0, [pc, #80]	@ (8001920 <iobus_write+0x110>)
 80018d0:	f007 fc56 	bl	8009180 <HAL_GPIO_WritePin>
        __NOP(); __NOP(); __NOP();
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
 80018d8:	bf00      	nop
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_ENABLE);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018e0:	480d      	ldr	r0, [pc, #52]	@ (8001918 <iobus_write+0x108>)
 80018e2:	f007 fc4d 	bl	8009180 <HAL_GPIO_WritePin>

        // 5. Set the address pins to the output bank's address
        iobus_set_addr(addr);
 80018e6:	79fb      	ldrb	r3, [r7, #7]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff4b 	bl	8001784 <iobus_set_addr>
        __NOP(); __NOP(); __NOP();
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop

        // 6. Set the address pins to the designated idle address.
        iobus_set_addr_idle();
 80018f4:	f7ff ff74 	bl	80017e0 <iobus_set_addr_idle>

        // 7: Disable the data bus and set it back to Read mode
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 80018f8:	2201      	movs	r2, #1
 80018fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018fe:	4806      	ldr	r0, [pc, #24]	@ (8001918 <iobus_write+0x108>)
 8001900:	f007 fc3e 	bl	8009180 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_READ);
 8001904:	2200      	movs	r2, #0
 8001906:	2140      	movs	r1, #64	@ 0x40
 8001908:	4805      	ldr	r0, [pc, #20]	@ (8001920 <iobus_write+0x110>)
 800190a:	f007 fc39 	bl	8009180 <HAL_GPIO_WritePin>
    }
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000
 800191c:	40020c00 	.word	0x40020c00
 8001920:	40020400 	.word	0x40020400

08001924 <iobus_read>:

    static uint8_t iobus_read(uint8_t addr)
    {
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
    	if(addr < 0x03){
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d801      	bhi.n	8001938 <iobus_read+0x14>
    		//Inputs are 0x03 to 0x07.
    		return 0;
 8001934:	2300      	movs	r3, #0
 8001936:	e09c      	b.n	8001a72 <iobus_read+0x14e>
    	}

    	HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_READ);
 8001938:	2200      	movs	r2, #0
 800193a:	2140      	movs	r1, #64	@ 0x40
 800193c:	484f      	ldr	r0, [pc, #316]	@ (8001a7c <iobus_read+0x158>)
 800193e:	f007 fc1f 	bl	8009180 <HAL_GPIO_WritePin>
        iobus_set_addr(addr);
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff1d 	bl	8001784 <iobus_set_addr>
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_ENABLE);
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001950:	484b      	ldr	r0, [pc, #300]	@ (8001a80 <iobus_read+0x15c>)
 8001952:	f007 fc15 	bl	8009180 <HAL_GPIO_WritePin>
        __NOP(); __NOP(); __NOP();
 8001956:	bf00      	nop
 8001958:	bf00      	nop
 800195a:	bf00      	nop
        //uint8_t data = (uint8_t)(HAL_GPIO_ReadPin(IOBUS_DATA_PORT, IOBUS_DATA_PINS) & 0xFF);
        uint8_t data = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_7) == GPIO_PIN_SET ? 1 : 0) << 0);
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	4848      	ldr	r0, [pc, #288]	@ (8001a84 <iobus_read+0x160>)
 8001964:	f007 fbf4 	bl	8009150 <HAL_GPIO_ReadPin>
 8001968:	4603      	mov	r3, r0
 800196a:	2b01      	cmp	r3, #1
 800196c:	bf0c      	ite	eq
 800196e:	2301      	moveq	r3, #1
 8001970:	2300      	movne	r3, #0
 8001972:	b2db      	uxtb	r3, r3
 8001974:	b25a      	sxtb	r2, r3
 8001976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197a:	4313      	orrs	r3, r2
 800197c:	b25b      	sxtb	r3, r3
 800197e:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_6) == GPIO_PIN_SET ? 1 : 0) << 1);
 8001980:	2140      	movs	r1, #64	@ 0x40
 8001982:	4840      	ldr	r0, [pc, #256]	@ (8001a84 <iobus_read+0x160>)
 8001984:	f007 fbe4 	bl	8009150 <HAL_GPIO_ReadPin>
 8001988:	4603      	mov	r3, r0
 800198a:	2b01      	cmp	r3, #1
 800198c:	d101      	bne.n	8001992 <iobus_read+0x6e>
 800198e:	2302      	movs	r3, #2
 8001990:	e000      	b.n	8001994 <iobus_read+0x70>
 8001992:	2300      	movs	r3, #0
 8001994:	b25a      	sxtb	r2, r3
 8001996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199a:	4313      	orrs	r3, r2
 800199c:	b25b      	sxtb	r3, r3
 800199e:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_5) == GPIO_PIN_SET ? 1 : 0) << 2);
 80019a0:	2120      	movs	r1, #32
 80019a2:	4838      	ldr	r0, [pc, #224]	@ (8001a84 <iobus_read+0x160>)
 80019a4:	f007 fbd4 	bl	8009150 <HAL_GPIO_ReadPin>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d101      	bne.n	80019b2 <iobus_read+0x8e>
 80019ae:	2304      	movs	r3, #4
 80019b0:	e000      	b.n	80019b4 <iobus_read+0x90>
 80019b2:	2300      	movs	r3, #0
 80019b4:	b25a      	sxtb	r2, r3
 80019b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_4) == GPIO_PIN_SET ? 1 : 0) << 3);
 80019c0:	2110      	movs	r1, #16
 80019c2:	4830      	ldr	r0, [pc, #192]	@ (8001a84 <iobus_read+0x160>)
 80019c4:	f007 fbc4 	bl	8009150 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d101      	bne.n	80019d2 <iobus_read+0xae>
 80019ce:	2308      	movs	r3, #8
 80019d0:	e000      	b.n	80019d4 <iobus_read+0xb0>
 80019d2:	2300      	movs	r3, #0
 80019d4:	b25a      	sxtb	r2, r3
 80019d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019da:	4313      	orrs	r3, r2
 80019dc:	b25b      	sxtb	r3, r3
 80019de:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_3) == GPIO_PIN_SET ? 1 : 0) << 4);
 80019e0:	2108      	movs	r1, #8
 80019e2:	4828      	ldr	r0, [pc, #160]	@ (8001a84 <iobus_read+0x160>)
 80019e4:	f007 fbb4 	bl	8009150 <HAL_GPIO_ReadPin>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d101      	bne.n	80019f2 <iobus_read+0xce>
 80019ee:	2310      	movs	r3, #16
 80019f0:	e000      	b.n	80019f4 <iobus_read+0xd0>
 80019f2:	2300      	movs	r3, #0
 80019f4:	b25a      	sxtb	r2, r3
 80019f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	b25b      	sxtb	r3, r3
 80019fe:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_2) == GPIO_PIN_SET ? 1 : 0) << 5);
 8001a00:	2104      	movs	r1, #4
 8001a02:	4820      	ldr	r0, [pc, #128]	@ (8001a84 <iobus_read+0x160>)
 8001a04:	f007 fba4 	bl	8009150 <HAL_GPIO_ReadPin>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d101      	bne.n	8001a12 <iobus_read+0xee>
 8001a0e:	2320      	movs	r3, #32
 8001a10:	e000      	b.n	8001a14 <iobus_read+0xf0>
 8001a12:	2300      	movs	r3, #0
 8001a14:	b25a      	sxtb	r2, r3
 8001a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	b25b      	sxtb	r3, r3
 8001a1e:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_1) == GPIO_PIN_SET ? 1 : 0) << 6);
 8001a20:	2102      	movs	r1, #2
 8001a22:	4818      	ldr	r0, [pc, #96]	@ (8001a84 <iobus_read+0x160>)
 8001a24:	f007 fb94 	bl	8009150 <HAL_GPIO_ReadPin>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d101      	bne.n	8001a32 <iobus_read+0x10e>
 8001a2e:	2340      	movs	r3, #64	@ 0x40
 8001a30:	e000      	b.n	8001a34 <iobus_read+0x110>
 8001a32:	2300      	movs	r3, #0
 8001a34:	b25a      	sxtb	r2, r3
 8001a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_0) == GPIO_PIN_SET ? 1 : 0) << 7);
 8001a40:	2101      	movs	r1, #1
 8001a42:	4810      	ldr	r0, [pc, #64]	@ (8001a84 <iobus_read+0x160>)
 8001a44:	f007 fb84 	bl	8009150 <HAL_GPIO_ReadPin>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d101      	bne.n	8001a52 <iobus_read+0x12e>
 8001a4e:	2380      	movs	r3, #128	@ 0x80
 8001a50:	e000      	b.n	8001a54 <iobus_read+0x130>
 8001a52:	2300      	movs	r3, #0
 8001a54:	b25a      	sxtb	r2, r3
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	73fb      	strb	r3, [r7, #15]

        iobus_set_addr_idle();
 8001a60:	f7ff febe 	bl	80017e0 <iobus_set_addr_idle>

        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 8001a64:	2201      	movs	r2, #1
 8001a66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a6a:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <iobus_read+0x15c>)
 8001a6c:	f007 fb88 	bl	8009180 <HAL_GPIO_WritePin>
        return data;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
    }
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40020400 	.word	0x40020400
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40020c00 	.word	0x40020c00

08001a88 <dio_init>:

/* ---------------------------------------------------------------------- */
/* Init                                                                   */
/* ---------------------------------------------------------------------- */
void dio_init(board_type_t type)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08a      	sub	sp, #40	@ 0x28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
    board = type;
 8001a92:	4a3d      	ldr	r2, [pc, #244]	@ (8001b88 <dio_init+0x100>)
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	7013      	strb	r3, [r2, #0]
        GPIO_InitStruct.Pin = baby_in_pins[i];
        HAL_GPIO_Init(baby_in_port[i], &GPIO_InitStruct);
    }

#elif defined(BOARD_MAMA)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <dio_init+0x104>)
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa0:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <dio_init+0x104>)
 8001aa2:	f043 0308 	orr.w	r3, r3, #8
 8001aa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa8:	4b38      	ldr	r3, [pc, #224]	@ (8001b8c <dio_init+0x104>)
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	4b34      	ldr	r3, [pc, #208]	@ (8001b8c <dio_init+0x104>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	4a33      	ldr	r2, [pc, #204]	@ (8001b8c <dio_init+0x104>)
 8001abe:	f043 0310 	orr.w	r3, r3, #16
 8001ac2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac4:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <dio_init+0x104>)
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac8:	f003 0310 	and.w	r3, r3, #16
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <dio_init+0x104>)
 8001ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad8:	4a2c      	ldr	r2, [pc, #176]	@ (8001b8c <dio_init+0x104>)
 8001ada:	f043 0302 	orr.w	r3, r3, #2
 8001ade:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <dio_init+0x104>)
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]

    /* Data bus */
    GPIO_InitStruct.Pin   = IOBUS_DATA_PINS;
 8001afc:	23ff      	movs	r3, #255	@ 0xff
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(IOBUS_DATA_PORT, &GPIO_InitStruct);
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	4619      	mov	r1, r3
 8001b12:	481f      	ldr	r0, [pc, #124]	@ (8001b90 <dio_init+0x108>)
 8001b14:	f007 f970 	bl	8008df8 <HAL_GPIO_Init>

    /* Address */
    GPIO_InitStruct.Pin = IOBUS_ADDR0_PIN | IOBUS_ADDR1_PIN | IOBUS_ADDR2_PIN;
 8001b18:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001b1c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_ADDR_PORT, &GPIO_InitStruct);
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	481b      	ldr	r0, [pc, #108]	@ (8001b94 <dio_init+0x10c>)
 8001b26:	f007 f967 	bl	8008df8 <HAL_GPIO_Init>

    /* Control */
    GPIO_InitStruct.Pin = IOBUS_OE_PIN;
 8001b2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_OE_PORT, &GPIO_InitStruct);
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	4619      	mov	r1, r3
 8001b36:	4817      	ldr	r0, [pc, #92]	@ (8001b94 <dio_init+0x10c>)
 8001b38:	f007 f95e 	bl	8008df8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IOBUS_DIR_PIN;
 8001b3c:	2340      	movs	r3, #64	@ 0x40
 8001b3e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_DIR_PORT, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	4814      	ldr	r0, [pc, #80]	@ (8001b98 <dio_init+0x110>)
 8001b48:	f007 f956 	bl	8008df8 <HAL_GPIO_Init>

    /* Global enable */
    GPIO_InitStruct.Pin = DIG_OUTPUT_ENABLE_PIN;
 8001b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b50:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DIG_OUTPUT_ENABLE_PORT, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	480e      	ldr	r0, [pc, #56]	@ (8001b94 <dio_init+0x10c>)
 8001b5a:	f007 f94d 	bl	8008df8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN, GPIO_PIN_SET); /* disabled */
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b64:	480b      	ldr	r0, [pc, #44]	@ (8001b94 <dio_init+0x10c>)
 8001b66:	f007 fb0b 	bl	8009180 <HAL_GPIO_WritePin>

    /* Idle state */
    HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, GPIO_PIN_SET);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b70:	4808      	ldr	r0, [pc, #32]	@ (8001b94 <dio_init+0x10c>)
 8001b72:	f007 fb05 	bl	8009180 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, GPIO_PIN_SET);
 8001b76:	2201      	movs	r2, #1
 8001b78:	2140      	movs	r1, #64	@ 0x40
 8001b7a:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <dio_init+0x110>)
 8001b7c:	f007 fb00 	bl	8009180 <HAL_GPIO_WritePin>
#endif
}
 8001b80:	bf00      	nop
 8001b82:	3728      	adds	r7, #40	@ 0x28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20001acc 	.word	0x20001acc
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020c00 	.word	0x40020c00
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40020400 	.word	0x40020400

08001b9c <dio_output_set>:

/* ---------------------------------------------------------------------- */
/* Digital Outputs                                                        */
/* ---------------------------------------------------------------------- */
void dio_output_set(uint8_t idx, bool on)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	460a      	mov	r2, r1
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	71bb      	strb	r3, [r7, #6]
                          on ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
#endif

#if defined(BOARD_MAMA)
    if (idx >= 8) return;
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	2b07      	cmp	r3, #7
 8001bb0:	d833      	bhi.n	8001c1a <dio_output_set+0x7e>

    uint8_t addr = idx / 8;
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	08db      	lsrs	r3, r3, #3
 8001bb6:	73fb      	strb	r3, [r7, #15]
    uint8_t bit  = idx % 8;
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	73bb      	strb	r3, [r7, #14]
    //uint8_t data = outputBankCurVal[addr];
    //if (on) data |=  (1 << bit);
    //else    data &= ~(1 << bit);
    if(on){
 8001bc0:	79bb      	ldrb	r3, [r7, #6]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00f      	beq.n	8001be6 <dio_output_set+0x4a>
    	outputBankCurVal[addr] |=  (1 << bit);
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	4a16      	ldr	r2, [pc, #88]	@ (8001c24 <dio_output_set+0x88>)
 8001bca:	5cd3      	ldrb	r3, [r2, r3]
 8001bcc:	b25a      	sxtb	r2, r3
 8001bce:	7bbb      	ldrb	r3, [r7, #14]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd6:	b25b      	sxtb	r3, r3
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	b25a      	sxtb	r2, r3
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	b2d1      	uxtb	r1, r2
 8001be0:	4a10      	ldr	r2, [pc, #64]	@ (8001c24 <dio_output_set+0x88>)
 8001be2:	54d1      	strb	r1, [r2, r3]
 8001be4:	e010      	b.n	8001c08 <dio_output_set+0x6c>
    }else{
    	outputBankCurVal[addr] &= ~(1 << bit);
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	4a0e      	ldr	r2, [pc, #56]	@ (8001c24 <dio_output_set+0x88>)
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	b25a      	sxtb	r2, r3
 8001bee:	7bbb      	ldrb	r3, [r7, #14]
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	b25b      	sxtb	r3, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	b25b      	sxtb	r3, r3
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	b25a      	sxtb	r2, r3
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	b2d1      	uxtb	r1, r2
 8001c04:	4a07      	ldr	r2, [pc, #28]	@ (8001c24 <dio_output_set+0x88>)
 8001c06:	54d1      	strb	r1, [r2, r3]
    }

    iobus_write(addr, outputBankCurVal[addr]);
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	4a06      	ldr	r2, [pc, #24]	@ (8001c24 <dio_output_set+0x88>)
 8001c0c:	5cd2      	ldrb	r2, [r2, r3]
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	4611      	mov	r1, r2
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fdfc 	bl	8001810 <iobus_write>
 8001c18:	e000      	b.n	8001c1c <dio_output_set+0x80>
    if (idx >= 8) return;
 8001c1a:	bf00      	nop
#endif

//    web_socket_broadcast_status();  //Update websocket clients that an output changed state
}
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20001ad0 	.word	0x20001ad0

08001c28 <dio_all_outputs_off>:

void dio_all_outputs_off(void){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
	uint8_t numOuts = dio_get_output_count();
 8001c2e:	f000 f89d 	bl	8001d6c <dio_get_output_count>
 8001c32:	4603      	mov	r3, r0
 8001c34:	71bb      	strb	r3, [r7, #6]
	for(uint8_t n=0; n<numOuts; n++){
 8001c36:	2300      	movs	r3, #0
 8001c38:	71fb      	strb	r3, [r7, #7]
 8001c3a:	e007      	b.n	8001c4c <dio_all_outputs_off+0x24>
		dio_output_set(n, false);
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	2100      	movs	r1, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ffab 	bl	8001b9c <dio_output_set>
	for(uint8_t n=0; n<numOuts; n++){
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	71fb      	strb	r3, [r7, #7]
 8001c4c:	79fa      	ldrb	r2, [r7, #7]
 8001c4e:	79bb      	ldrb	r3, [r7, #6]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d3f3      	bcc.n	8001c3c <dio_all_outputs_off+0x14>
	}
}
 8001c54:	bf00      	nop
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <dio_output_get>:

bool dio_output_get(uint8_t idx)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
        return HAL_GPIO_ReadPin(baby_out_port[idx], baby_out_pins[idx]) == GPIO_PIN_SET;
    }
#endif

#if defined(BOARD_MAMA)
    if (idx >= 8) return false;
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	2b07      	cmp	r3, #7
 8001c6e:	d901      	bls.n	8001c74 <dio_output_get+0x14>
 8001c70:	2300      	movs	r3, #0
 8001c72:	e014      	b.n	8001c9e <dio_output_get+0x3e>

    uint8_t addr = idx / 8;
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	08db      	lsrs	r3, r3, #3
 8001c78:	73fb      	strb	r3, [r7, #15]
    uint8_t bit  = idx % 8;
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	73bb      	strb	r3, [r7, #14]
    return (outputBankCurVal[addr] & (1 << bit)) != 0;
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	4a09      	ldr	r2, [pc, #36]	@ (8001cac <dio_output_get+0x4c>)
 8001c86:	5cd3      	ldrb	r3, [r2, r3]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	7bbb      	ldrb	r3, [r7, #14]
 8001c8c:	fa42 f303 	asr.w	r3, r2, r3
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	bf14      	ite	ne
 8001c98:	2301      	movne	r3, #1
 8001c9a:	2300      	moveq	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
#else
    return false;
#endif
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20001ad0 	.word	0x20001ad0

08001cb0 <dio_output_enable>:

/* ---------------------------------------------------------------------- */
/* Global Output Enable                                                   */
/* ---------------------------------------------------------------------- */
void dio_output_enable(bool enable)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_MAMA)
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	f083 0301 	eor.w	r3, r3, #1
 8001cc0:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cc8:	4803      	ldr	r0, [pc, #12]	@ (8001cd8 <dio_output_enable+0x28>)
 8001cca:	f007 fa59 	bl	8009180 <HAL_GPIO_WritePin>
#else
    (void)enable;
#endif
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40021000 	.word	0x40021000

08001cdc <dio_input_get>:

/* ---------------------------------------------------------------------- */
/* Digital Inputs                                                         */
/* ---------------------------------------------------------------------- */
bool dio_input_get(uint8_t idx)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
        return HAL_GPIO_ReadPin(baby_in_port[idx], baby_in_pins[idx]) == GPIO_PIN_SET;
    }
#endif

#if defined(BOARD_MAMA)
    if (idx >= 12) return false;
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2b0b      	cmp	r3, #11
 8001cea:	d901      	bls.n	8001cf0 <dio_input_get+0x14>
 8001cec:	2300      	movs	r3, #0
 8001cee:	e023      	b.n	8001d38 <dio_input_get+0x5c>

    uint8_t addr;
    uint8_t bit = idx % 8;
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	73bb      	strb	r3, [r7, #14]

    if (idx <= 7) {
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	2b07      	cmp	r3, #7
 8001cfc:	d802      	bhi.n	8001d04 <dio_input_get+0x28>
        addr = 0x03;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	73fb      	strb	r3, [r7, #15]
 8001d02:	e009      	b.n	8001d18 <dio_input_get+0x3c>
    } else {
        addr = 0x04;
 8001d04:	2304      	movs	r3, #4
 8001d06:	73fb      	strb	r3, [r7, #15]
        bit = idx - 8;
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	3b08      	subs	r3, #8
 8001d0c:	73bb      	strb	r3, [r7, #14]
        if (bit >= 4) return false;
 8001d0e:	7bbb      	ldrb	r3, [r7, #14]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d901      	bls.n	8001d18 <dio_input_get+0x3c>
 8001d14:	2300      	movs	r3, #0
 8001d16:	e00f      	b.n	8001d38 <dio_input_get+0x5c>
    }

    return (iobus_read(addr) & (1 << bit)) != 0;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff fe02 	bl	8001924 <iobus_read>
 8001d20:	4603      	mov	r3, r0
 8001d22:	461a      	mov	r2, r3
 8001d24:	7bbb      	ldrb	r3, [r7, #14]
 8001d26:	fa42 f303 	asr.w	r3, r2, r3
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	bf14      	ite	ne
 8001d32:	2301      	movne	r3, #1
 8001d34:	2300      	moveq	r3, #0
 8001d36:	b2db      	uxtb	r3, r3
#else
    return false;
#endif
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <dio_get_input_count>:



/* New: Get input count based on board */
uint8_t dio_get_input_count(void) {
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
    switch (board) {
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <dio_get_input_count+0x28>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d002      	beq.n	8001d52 <dio_get_input_count+0x12>
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d002      	beq.n	8001d56 <dio_get_input_count+0x16>
 8001d50:	e003      	b.n	8001d5a <dio_get_input_count+0x1a>
        case BOARD_TYPE_BABY: return DIO_INPUT_COUNT_BABY;
 8001d52:	2304      	movs	r3, #4
 8001d54:	e002      	b.n	8001d5c <dio_get_input_count+0x1c>
        case BOARD_TYPE_MAMA: return DIO_INPUT_COUNT_MAMA;
 8001d56:	230c      	movs	r3, #12
 8001d58:	e000      	b.n	8001d5c <dio_get_input_count+0x1c>
        default: return 0;
 8001d5a:	2300      	movs	r3, #0
    }
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20001acc 	.word	0x20001acc

08001d6c <dio_get_output_count>:

/* New: Get output count based on board */
uint8_t dio_get_output_count(void) {
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
    switch (board) {
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <dio_get_output_count+0x28>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <dio_get_output_count+0x12>
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d002      	beq.n	8001d82 <dio_get_output_count+0x16>
 8001d7c:	e003      	b.n	8001d86 <dio_get_output_count+0x1a>
        case BOARD_TYPE_BABY: return DIO_OUTPUT_COUNT_BABY;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e002      	b.n	8001d88 <dio_get_output_count+0x1c>
        case BOARD_TYPE_MAMA: return DIO_OUTPUT_COUNT_MAMA;
 8001d82:	2308      	movs	r3, #8
 8001d84:	e000      	b.n	8001d88 <dio_get_output_count+0x1c>
        default: return 0;
 8001d86:	2300      	movs	r3, #0
    }
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	20001acc 	.word	0x20001acc

08001d98 <lcd_backlight_on>:
static uint32_t last_update_tick;
static bool lcd_active;

/* ---------- Helpers ---------- */
static void lcd_backlight_on(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    /* nLCD_BL is active-low */
    HAL_GPIO_WritePin(nLCD_BL_GPIO_Port, nLCD_BL_Pin, GPIO_PIN_RESET);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2108      	movs	r1, #8
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <lcd_backlight_on+0x14>)
 8001da2:	f007 f9ed 	bl	8009180 <HAL_GPIO_WritePin>
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40020000 	.word	0x40020000

08001db0 <lcd_backlight_off>:

static void lcd_backlight_off(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(nLCD_BL_GPIO_Port, nLCD_BL_Pin, GPIO_PIN_SET);
 8001db4:	2201      	movs	r2, #1
 8001db6:	2108      	movs	r1, #8
 8001db8:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <lcd_backlight_off+0x14>)
 8001dba:	f007 f9e1 	bl	8009180 <HAL_GPIO_WritePin>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40020000 	.word	0x40020000

08001dc8 <lcd_print_at>:

/* Draw a text string at (x,y) using the device's current font/colors */
static void lcd_print_at(uint16_t x, uint16_t y, const char *str)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	603a      	str	r2, [r7, #0]
 8001dd2:	80fb      	strh	r3, [r7, #6]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	80bb      	strh	r3, [r7, #4]
    ST7735_SetCursor(&lcd_dev, x, y);
 8001dd8:	88ba      	ldrh	r2, [r7, #4]
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4805      	ldr	r0, [pc, #20]	@ (8001df4 <lcd_print_at+0x2c>)
 8001de0:	f005 fc54 	bl	800768c <ST7735_SetCursor>
    ST7735_Print(&lcd_dev, str);
 8001de4:	6839      	ldr	r1, [r7, #0]
 8001de6:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <lcd_print_at+0x2c>)
 8001de8:	f005 fb82 	bl	80074f0 <ST7735_Print>
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20001ad4 	.word	0x20001ad4

08001df8 <lcd_init>:

/* ---------- Init ---------- */
void lcd_init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08c      	sub	sp, #48	@ 0x30
 8001dfc:	af0a      	add	r7, sp, #40	@ 0x28
    user_config_data_t *cfg = config_get();
 8001dfe:	f002 fcb1 	bl	8004764 <config_get>
 8001e02:	6078      	str	r0, [r7, #4]
    if (!cfg->lcd_enabled) {
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e0a:	f083 0301 	eor.w	r3, r3, #1
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <lcd_init+0x28>
        lcd_active = false;
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <lcd_init+0x84>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]
        lcd_backlight_off();
 8001e1a:	f7ff ffc9 	bl	8001db0 <lcd_backlight_off>
        return;
 8001e1e:	e02a      	b.n	8001e76 <lcd_init+0x7e>
    }

    ST7735_Init(&lcd_dev,
 8001e20:	2301      	movs	r3, #1
 8001e22:	9308      	str	r3, [sp, #32]
 8001e24:	2306      	movs	r3, #6
 8001e26:	9307      	str	r3, [sp, #28]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	9306      	str	r3, [sp, #24]
 8001e2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e30:	9305      	str	r3, [sp, #20]
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <lcd_init+0x88>)
 8001e34:	9304      	str	r3, [sp, #16]
 8001e36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e3a:	9303      	str	r3, [sp, #12]
 8001e3c:	4b10      	ldr	r3, [pc, #64]	@ (8001e80 <lcd_init+0x88>)
 8001e3e:	9302      	str	r3, [sp, #8]
 8001e40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e44:	9301      	str	r3, [sp, #4]
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <lcd_init+0x88>)
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <lcd_init+0x8c>)
 8001e4c:	2250      	movs	r2, #80	@ 0x50
 8001e4e:	21a0      	movs	r1, #160	@ 0xa0
 8001e50:	480d      	ldr	r0, [pc, #52]	@ (8001e88 <lcd_init+0x90>)
 8001e52:	f004 feac 	bl	8006bae <ST7735_Init>
                LCD_nRST_GPIO_Port,  LCD_nRST_Pin,
                LCD_ROTATION,
                LCD_OPTIONS,
                true);              /* finishInit = true */

    ST7735_Start(&lcd_dev, 100);   /* 100 ms pre-delay after reset */
 8001e56:	2164      	movs	r1, #100	@ 0x64
 8001e58:	480b      	ldr	r0, [pc, #44]	@ (8001e88 <lcd_init+0x90>)
 8001e5a:	f004 fee6 	bl	8006c2a <ST7735_Start>

    ST7735_FillScreen(&lcd_dev, COL_BG);
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4809      	ldr	r0, [pc, #36]	@ (8001e88 <lcd_init+0x90>)
 8001e62:	f005 fbee 	bl	8007642 <ST7735_FillScreen>
    lcd_backlight_on();
 8001e66:	f7ff ff97 	bl	8001d98 <lcd_backlight_on>

    lcd_active = true;
 8001e6a:	4b04      	ldr	r3, [pc, #16]	@ (8001e7c <lcd_init+0x84>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	701a      	strb	r2, [r3, #0]
    last_update_tick = 0;  /* force immediate first draw */
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <lcd_init+0x94>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
}
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20001b14 	.word	0x20001b14
 8001e80:	40020400 	.word	0x40020400
 8001e84:	20001bec 	.word	0x20001bec
 8001e88:	20001ad4 	.word	0x20001ad4
 8001e8c:	20001b10 	.word	0x20001b10

08001e90 <lcd_redraw>:

/* ---------- Redraw ---------- */
static void lcd_redraw(void)
{
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b095      	sub	sp, #84	@ 0x54
 8001e94:	af04      	add	r7, sp, #16
    user_config_data_t *cfg = config_get();
 8001e96:	f002 fc65 	bl	8004764 <config_get>
 8001e9a:	6338      	str	r0, [r7, #48]	@ 0x30
    char buf[32];

    /* ---- Status bar (top 14px) ---- */
    ST7735_FillRect(&lcd_dev, 0, 0, LCD_WIDTH, 14, COL_STATUS_BG);
 8001e9c:	f641 03e3 	movw	r3, #6371	@ 0x18e3
 8001ea0:	9301      	str	r3, [sp, #4]
 8001ea2:	230e      	movs	r3, #14
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	23a0      	movs	r3, #160	@ 0xa0
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2100      	movs	r1, #0
 8001eac:	489e      	ldr	r0, [pc, #632]	@ (8002128 <lcd_redraw+0x298>)
 8001eae:	f005 fb4b 	bl	8007548 <ST7735_FillRect>

    ST7735_SetFont(&lcd_dev, (GFXfont *)&Dialog_plain_10Nar);
 8001eb2:	499e      	ldr	r1, [pc, #632]	@ (800212c <lcd_redraw+0x29c>)
 8001eb4:	489c      	ldr	r0, [pc, #624]	@ (8002128 <lcd_redraw+0x298>)
 8001eb6:	f005 fbdb 	bl	8007670 <ST7735_SetFont>
    ST7735_SetTextColor(&lcd_dev, COL_STATUS_FG, COL_STATUS_BG);
 8001eba:	f641 02e3 	movw	r2, #6371	@ 0x18e3
 8001ebe:	f64b 51f7 	movw	r1, #48631	@ 0xbdf7
 8001ec2:	4899      	ldr	r0, [pc, #612]	@ (8002128 <lcd_redraw+0x298>)
 8001ec4:	f005 fbf8 	bl	80076b8 <ST7735_SetTextColor>

    /* IP address  left side */
    uint8_t ip[4];
    w5500_get_ip(ip);
 8001ec8:	1d3b      	adds	r3, r7, #4
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f003 f8eb 	bl	80050a6 <w5500_get_ip>
    snprintf(buf, sizeof(buf), "%d.%d.%d.%d", ip[0], ip[1], ip[2], ip[3]);
 8001ed0:	793b      	ldrb	r3, [r7, #4]
 8001ed2:	461c      	mov	r4, r3
 8001ed4:	797b      	ldrb	r3, [r7, #5]
 8001ed6:	79ba      	ldrb	r2, [r7, #6]
 8001ed8:	79f9      	ldrb	r1, [r7, #7]
 8001eda:	f107 0008 	add.w	r0, r7, #8
 8001ede:	9102      	str	r1, [sp, #8]
 8001ee0:	9201      	str	r2, [sp, #4]
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	4623      	mov	r3, r4
 8001ee6:	4a92      	ldr	r2, [pc, #584]	@ (8002130 <lcd_redraw+0x2a0>)
 8001ee8:	2120      	movs	r1, #32
 8001eea:	f00f ffd9 	bl	8011ea0 <sniprintf>
    lcd_print_at(2, 11, buf);
 8001eee:	f107 0308 	add.w	r3, r7, #8
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	210b      	movs	r1, #11
 8001ef6:	2002      	movs	r0, #2
 8001ef8:	f7ff ff66 	bl	8001dc8 <lcd_print_at>

    /* Node ID  right side */
    snprintf(buf, sizeof(buf), "ID:%d", node_id_get());
 8001efc:	f000 fe8a 	bl	8002c14 <node_id_get>
 8001f00:	4603      	mov	r3, r0
 8001f02:	f107 0008 	add.w	r0, r7, #8
 8001f06:	4a8b      	ldr	r2, [pc, #556]	@ (8002134 <lcd_redraw+0x2a4>)
 8001f08:	2120      	movs	r1, #32
 8001f0a:	f00f ffc9 	bl	8011ea0 <sniprintf>
    uint8_t tw = ST7735_GetTextWidth(&lcd_dev, buf);
 8001f0e:	f107 0308 	add.w	r3, r7, #8
 8001f12:	4619      	mov	r1, r3
 8001f14:	4884      	ldr	r0, [pc, #528]	@ (8002128 <lcd_redraw+0x298>)
 8001f16:	f005 fbe3 	bl	80076e0 <ST7735_GetTextWidth>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    lcd_print_at(LCD_WIDTH - tw - 2, 11, buf);
 8001f20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	f1c3 039e 	rsb	r3, r3, #158	@ 0x9e
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	f107 0208 	add.w	r2, r7, #8
 8001f30:	210b      	movs	r1, #11
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ff48 	bl	8001dc8 <lcd_print_at>

    /* ---- Device name (large, centered) ---- */
    ST7735_FillRect(&lcd_dev, 0, 14, LCD_WIDTH, 30, COL_BG);
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	231e      	movs	r3, #30
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	23a0      	movs	r3, #160	@ 0xa0
 8001f42:	220e      	movs	r2, #14
 8001f44:	2100      	movs	r1, #0
 8001f46:	4878      	ldr	r0, [pc, #480]	@ (8002128 <lcd_redraw+0x298>)
 8001f48:	f005 fafe 	bl	8007548 <ST7735_FillRect>

    ST7735_SetFont(&lcd_dev, (GFXfont *)&Dialog_plain_24);
 8001f4c:	497a      	ldr	r1, [pc, #488]	@ (8002138 <lcd_redraw+0x2a8>)
 8001f4e:	4876      	ldr	r0, [pc, #472]	@ (8002128 <lcd_redraw+0x298>)
 8001f50:	f005 fb8e 	bl	8007670 <ST7735_SetFont>
    ST7735_SetTextColor(&lcd_dev, COL_NAME_FG, COL_BG);
 8001f54:	2200      	movs	r2, #0
 8001f56:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 8001f5a:	4873      	ldr	r0, [pc, #460]	@ (8002128 <lcd_redraw+0x298>)
 8001f5c:	f005 fbac 	bl	80076b8 <ST7735_SetTextColor>

    tw = ST7735_GetTextWidth(&lcd_dev, cfg->device_name);
 8001f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f62:	4619      	mov	r1, r3
 8001f64:	4870      	ldr	r0, [pc, #448]	@ (8002128 <lcd_redraw+0x298>)
 8001f66:	f005 fbbb 	bl	80076e0 <ST7735_GetTextWidth>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint16_t name_x = (tw < LCD_WIDTH) ? (LCD_WIDTH - tw) / 2 : 0;
 8001f70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f74:	2b9f      	cmp	r3, #159	@ 0x9f
 8001f76:	d808      	bhi.n	8001f8a <lcd_redraw+0xfa>
 8001f78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f7c:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001f80:	0fda      	lsrs	r2, r3, #31
 8001f82:	4413      	add	r3, r2
 8001f84:	105b      	asrs	r3, r3, #1
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	e000      	b.n	8001f8c <lcd_redraw+0xfc>
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    lcd_print_at(name_x, 38, cfg->device_name);
 8001f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f90:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001f92:	2126      	movs	r1, #38	@ 0x26
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff17 	bl	8001dc8 <lcd_print_at>

    /* ---- App status row (y 46..58) ---- */
    ST7735_FillRect(&lcd_dev, 0, 44, LCD_WIDTH, 18, COL_BG);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	9301      	str	r3, [sp, #4]
 8001f9e:	2312      	movs	r3, #18
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	23a0      	movs	r3, #160	@ 0xa0
 8001fa4:	222c      	movs	r2, #44	@ 0x2c
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	485f      	ldr	r0, [pc, #380]	@ (8002128 <lcd_redraw+0x298>)
 8001faa:	f005 facd 	bl	8007548 <ST7735_FillRect>

    ST7735_SetFont(&lcd_dev, (GFXfont *)&Dialog_plain_10Nar);
 8001fae:	495f      	ldr	r1, [pc, #380]	@ (800212c <lcd_redraw+0x29c>)
 8001fb0:	485d      	ldr	r0, [pc, #372]	@ (8002128 <lcd_redraw+0x298>)
 8001fb2:	f005 fb5d 	bl	8007670 <ST7735_SetFont>
    uint16_t ax = 2;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001fc0:	e066      	b.n	8002090 <lcd_redraw+0x200>
        uint16_t col;
        const char *label;
        if (apps[i].num_lines == 0) {
 8001fc2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001fc6:	4a5d      	ldr	r2, [pc, #372]	@ (800213c <lcd_redraw+0x2ac>)
 8001fc8:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8001fcc:	fb01 f303 	mul.w	r3, r1, r3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d105      	bne.n	8001fe8 <lcd_redraw+0x158>
            col = COL_APP_EMPTY;
 8001fdc:	f244 2308 	movw	r3, #16904	@ 0x4208
 8001fe0:	877b      	strh	r3, [r7, #58]	@ 0x3a
            label = "---";
 8001fe2:	4b57      	ldr	r3, [pc, #348]	@ (8002140 <lcd_redraw+0x2b0>)
 8001fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fe6:	e017      	b.n	8002018 <lcd_redraw+0x188>
        } else if (apps[i].running) {
 8001fe8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001fec:	4a53      	ldr	r2, [pc, #332]	@ (800213c <lcd_redraw+0x2ac>)
 8001fee:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8001ff2:	fb01 f303 	mul.w	r3, r1, r3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <lcd_redraw+0x17e>
            col = COL_APP_RUN;
 8002002:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002006:	877b      	strh	r3, [r7, #58]	@ 0x3a
            label = "Run";
 8002008:	4b4e      	ldr	r3, [pc, #312]	@ (8002144 <lcd_redraw+0x2b4>)
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
 800200c:	e004      	b.n	8002018 <lcd_redraw+0x188>
        } else {
            col = COL_APP_STOP;
 800200e:	f64f 5320 	movw	r3, #64800	@ 0xfd20
 8002012:	877b      	strh	r3, [r7, #58]	@ 0x3a
            label = "Stp";
 8002014:	4b4c      	ldr	r3, [pc, #304]	@ (8002148 <lcd_redraw+0x2b8>)
 8002016:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        snprintf(buf, sizeof(buf), "A%d:", i);
 8002018:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800201c:	f107 0008 	add.w	r0, r7, #8
 8002020:	4a4a      	ldr	r2, [pc, #296]	@ (800214c <lcd_redraw+0x2bc>)
 8002022:	2120      	movs	r1, #32
 8002024:	f00f ff3c 	bl	8011ea0 <sniprintf>
        ST7735_SetTextColor(&lcd_dev, COL_STATUS_FG, COL_BG);
 8002028:	2200      	movs	r2, #0
 800202a:	f64b 51f7 	movw	r1, #48631	@ 0xbdf7
 800202e:	483e      	ldr	r0, [pc, #248]	@ (8002128 <lcd_redraw+0x298>)
 8002030:	f005 fb42 	bl	80076b8 <ST7735_SetTextColor>
        lcd_print_at(ax, 57, buf);
 8002034:	f107 0208 	add.w	r2, r7, #8
 8002038:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800203a:	2139      	movs	r1, #57	@ 0x39
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fec3 	bl	8001dc8 <lcd_print_at>
        ax += ST7735_GetTextWidth(&lcd_dev, buf) + 1;
 8002042:	f107 0308 	add.w	r3, r7, #8
 8002046:	4619      	mov	r1, r3
 8002048:	4837      	ldr	r0, [pc, #220]	@ (8002128 <lcd_redraw+0x298>)
 800204a:	f005 fb49 	bl	80076e0 <ST7735_GetTextWidth>
 800204e:	4603      	mov	r3, r0
 8002050:	3301      	adds	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002056:	4413      	add	r3, r2
 8002058:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        ST7735_SetTextColor(&lcd_dev, col, COL_BG);
 800205a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800205c:	2200      	movs	r2, #0
 800205e:	4619      	mov	r1, r3
 8002060:	4831      	ldr	r0, [pc, #196]	@ (8002128 <lcd_redraw+0x298>)
 8002062:	f005 fb29 	bl	80076b8 <ST7735_SetTextColor>
        lcd_print_at(ax, 57, label);
 8002066:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800206a:	2139      	movs	r1, #57	@ 0x39
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff feab 	bl	8001dc8 <lcd_print_at>
        ax += ST7735_GetTextWidth(&lcd_dev, label) + 4;
 8002072:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002074:	482c      	ldr	r0, [pc, #176]	@ (8002128 <lcd_redraw+0x298>)
 8002076:	f005 fb33 	bl	80076e0 <ST7735_GetTextWidth>
 800207a:	4603      	mov	r3, r0
 800207c:	3304      	adds	r3, #4
 800207e:	b29a      	uxth	r2, r3
 8002080:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002082:	4413      	add	r3, r2
 8002084:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8002086:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800208a:	3301      	adds	r3, #1
 800208c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8002090:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002094:	2b03      	cmp	r3, #3
 8002096:	d994      	bls.n	8001fc2 <lcd_redraw+0x132>
    }

    /* ---- Bottom status row (y 62..76) ---- */
    ST7735_FillRect(&lcd_dev, 0, 62, LCD_WIDTH, 18, COL_BG);
 8002098:	2300      	movs	r3, #0
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	2312      	movs	r3, #18
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	23a0      	movs	r3, #160	@ 0xa0
 80020a2:	223e      	movs	r2, #62	@ 0x3e
 80020a4:	2100      	movs	r1, #0
 80020a6:	4820      	ldr	r0, [pc, #128]	@ (8002128 <lcd_redraw+0x298>)
 80020a8:	f005 fa4e 	bl	8007548 <ST7735_FillRect>

    ST7735_SetFont(&lcd_dev, (GFXfont *)&Dialog_plain_10Nar);
 80020ac:	491f      	ldr	r1, [pc, #124]	@ (800212c <lcd_redraw+0x29c>)
 80020ae:	481e      	ldr	r0, [pc, #120]	@ (8002128 <lcd_redraw+0x298>)
 80020b0:	f005 fade 	bl	8007670 <ST7735_SetFont>

    /* MQTT status */
    ST7735_SetTextColor(&lcd_dev, COL_STATUS_FG, COL_BG);
 80020b4:	2200      	movs	r2, #0
 80020b6:	f64b 51f7 	movw	r1, #48631	@ 0xbdf7
 80020ba:	481b      	ldr	r0, [pc, #108]	@ (8002128 <lcd_redraw+0x298>)
 80020bc:	f005 fafc 	bl	80076b8 <ST7735_SetTextColor>
    lcd_print_at(2, 75, "MQTT:");
 80020c0:	4a23      	ldr	r2, [pc, #140]	@ (8002150 <lcd_redraw+0x2c0>)
 80020c2:	214b      	movs	r1, #75	@ 0x4b
 80020c4:	2002      	movs	r0, #2
 80020c6:	f7ff fe7f 	bl	8001dc8 <lcd_print_at>

    bool mqtt_on = cfg->mqtt_enabled;  /* TODO: replace with actual MQTT connected state */
 80020ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020cc:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80020d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ST7735_SetTextColor(&lcd_dev, mqtt_on ? COL_MQTT_ON : COL_MQTT_OFF, COL_BG);
 80020d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <lcd_redraw+0x252>
 80020dc:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80020e0:	e001      	b.n	80020e6 <lcd_redraw+0x256>
 80020e2:	f248 4310 	movw	r3, #33808	@ 0x8410
 80020e6:	2200      	movs	r2, #0
 80020e8:	4619      	mov	r1, r3
 80020ea:	480f      	ldr	r0, [pc, #60]	@ (8002128 <lcd_redraw+0x298>)
 80020ec:	f005 fae4 	bl	80076b8 <ST7735_SetTextColor>
    lcd_print_at(32, 75, mqtt_on ? "On" : "Off");
 80020f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <lcd_redraw+0x26c>
 80020f8:	4b16      	ldr	r3, [pc, #88]	@ (8002154 <lcd_redraw+0x2c4>)
 80020fa:	e000      	b.n	80020fe <lcd_redraw+0x26e>
 80020fc:	4b16      	ldr	r3, [pc, #88]	@ (8002158 <lcd_redraw+0x2c8>)
 80020fe:	461a      	mov	r2, r3
 8002100:	214b      	movs	r1, #75	@ 0x4b
 8002102:	2020      	movs	r0, #32
 8002104:	f7ff fe60 	bl	8001dc8 <lcd_print_at>

    /* Network status  right side */
    ST7735_SetTextColor(&lcd_dev, COL_STATUS_FG, COL_BG);
 8002108:	2200      	movs	r2, #0
 800210a:	f64b 51f7 	movw	r1, #48631	@ 0xbdf7
 800210e:	4806      	ldr	r0, [pc, #24]	@ (8002128 <lcd_redraw+0x298>)
 8002110:	f005 fad2 	bl	80076b8 <ST7735_SetTextColor>
    lcd_print_at(LCD_WIDTH - 42, 75, "Net:OK");
 8002114:	4a11      	ldr	r2, [pc, #68]	@ (800215c <lcd_redraw+0x2cc>)
 8002116:	214b      	movs	r1, #75	@ 0x4b
 8002118:	2076      	movs	r0, #118	@ 0x76
 800211a:	f7ff fe55 	bl	8001dc8 <lcd_print_at>
}
 800211e:	bf00      	nop
 8002120:	3744      	adds	r7, #68	@ 0x44
 8002122:	46bd      	mov	sp, r7
 8002124:	bd90      	pop	{r4, r7, pc}
 8002126:	bf00      	nop
 8002128:	20001ad4 	.word	0x20001ad4
 800212c:	08013c20 	.word	0x08013c20
 8002130:	08012ff4 	.word	0x08012ff4
 8002134:	08013000 	.word	0x08013000
 8002138:	08014778 	.word	0x08014778
 800213c:	200001a0 	.word	0x200001a0
 8002140:	08013008 	.word	0x08013008
 8002144:	0801300c 	.word	0x0801300c
 8002148:	08013010 	.word	0x08013010
 800214c:	08013014 	.word	0x08013014
 8002150:	0801301c 	.word	0x0801301c
 8002154:	08013024 	.word	0x08013024
 8002158:	08013028 	.word	0x08013028
 800215c:	0801302c 	.word	0x0801302c

08002160 <lcd_task>:

/* ---------- Task (called from super-loop) ---------- */
void lcd_task(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
    if (!lcd_active) {
 8002166:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <lcd_task+0x78>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	f083 0301 	eor.w	r3, r3, #1
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <lcd_task+0x2a>
        /* Check if config changed and LCD was re-enabled */
        user_config_data_t *cfg = config_get();
 8002174:	f002 faf6 	bl	8004764 <config_get>
 8002178:	6078      	str	r0, [r7, #4]
        if (cfg->lcd_enabled) {
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d022      	beq.n	80021ca <lcd_task+0x6a>
            lcd_init();
 8002184:	f7ff fe38 	bl	8001df8 <lcd_init>
        }
        return;
 8002188:	e01f      	b.n	80021ca <lcd_task+0x6a>
    }

    uint32_t now = HAL_GetTick();
 800218a:	f005 fb7d 	bl	8007888 <HAL_GetTick>
 800218e:	60f8      	str	r0, [r7, #12]
    if ((now - last_update_tick) < LCD_UPDATE_MS) {
 8002190:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <lcd_task+0x7c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2bf9      	cmp	r3, #249	@ 0xf9
 800219a:	d918      	bls.n	80021ce <lcd_task+0x6e>
        return;
    }
    last_update_tick = now;
 800219c:	4a0f      	ldr	r2, [pc, #60]	@ (80021dc <lcd_task+0x7c>)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6013      	str	r3, [r2, #0]

    /* Check if LCD was disabled at runtime */
    user_config_data_t *cfg = config_get();
 80021a2:	f002 fadf 	bl	8004764 <config_get>
 80021a6:	60b8      	str	r0, [r7, #8]
    if (!cfg->lcd_enabled) {
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021ae:	f083 0301 	eor.w	r3, r3, #1
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <lcd_task+0x64>
        lcd_backlight_off();
 80021b8:	f7ff fdfa 	bl	8001db0 <lcd_backlight_off>
        lcd_active = false;
 80021bc:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <lcd_task+0x78>)
 80021be:	2200      	movs	r2, #0
 80021c0:	701a      	strb	r2, [r3, #0]
        return;
 80021c2:	e005      	b.n	80021d0 <lcd_task+0x70>
    }

    lcd_redraw();
 80021c4:	f7ff fe64 	bl	8001e90 <lcd_redraw>
 80021c8:	e002      	b.n	80021d0 <lcd_task+0x70>
        return;
 80021ca:	bf00      	nop
 80021cc:	e000      	b.n	80021d0 <lcd_task+0x70>
        return;
 80021ce:	bf00      	nop
}
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20001b14 	.word	0x20001b14
 80021dc:	20001b10 	.word	0x20001b10

080021e0 <Normal_SystemClock_Config>:
	{
	Error_Handler();
	}
}

void Normal_SystemClock_Config(void){
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b094      	sub	sp, #80	@ 0x50
 80021e4:	af00      	add	r7, sp, #0
//#undef HSE_VALUE
//#define HSE_VALUE 16000000U
//#endif
//	SystemCoreClockUpdate();

	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021e6:	f107 0320 	add.w	r3, r7, #32
 80021ea:	2230      	movs	r2, #48	@ 0x30
 80021ec:	2100      	movs	r1, #0
 80021ee:	4618      	mov	r0, r3
 80021f0:	f00f feca 	bl	8011f88 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021f4:	f107 030c 	add.w	r3, r7, #12
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	60da      	str	r2, [r3, #12]
 8002202:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8002204:	2300      	movs	r3, #0
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	4b29      	ldr	r3, [pc, #164]	@ (80022b0 <Normal_SystemClock_Config+0xd0>)
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	4a28      	ldr	r2, [pc, #160]	@ (80022b0 <Normal_SystemClock_Config+0xd0>)
 800220e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002212:	6413      	str	r3, [r2, #64]	@ 0x40
 8002214:	4b26      	ldr	r3, [pc, #152]	@ (80022b0 <Normal_SystemClock_Config+0xd0>)
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002220:	2300      	movs	r3, #0
 8002222:	607b      	str	r3, [r7, #4]
 8002224:	4b23      	ldr	r3, [pc, #140]	@ (80022b4 <Normal_SystemClock_Config+0xd4>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a22      	ldr	r2, [pc, #136]	@ (80022b4 <Normal_SystemClock_Config+0xd4>)
 800222a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	4b20      	ldr	r3, [pc, #128]	@ (80022b4 <Normal_SystemClock_Config+0xd4>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800223c:	2305      	movs	r3, #5
 800223e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002240:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002246:	2301      	movs	r3, #1
 8002248:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800224a:	2302      	movs	r3, #2
 800224c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800224e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002252:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002254:	2308      	movs	r3, #8
 8002256:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8002258:	23a8      	movs	r3, #168	@ 0xa8
 800225a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800225c:	2302      	movs	r3, #2
 800225e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002260:	2307      	movs	r3, #7
 8002262:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002264:	f107 0320 	add.w	r3, r7, #32
 8002268:	4618      	mov	r0, r3
 800226a:	f008 f9f5 	bl	800a658 <HAL_RCC_OscConfig>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <Normal_SystemClock_Config+0x98>
	{
	Error_Handler();
 8002274:	f000 fcc8 	bl	8002c08 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002278:	230f      	movs	r3, #15
 800227a:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800227c:	2302      	movs	r3, #2
 800227e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002284:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002288:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800228a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800228e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	2105      	movs	r1, #5
 8002296:	4618      	mov	r0, r3
 8002298:	f008 fc56 	bl	800ab48 <HAL_RCC_ClockConfig>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <Normal_SystemClock_Config+0xc6>
	{
	Error_Handler();
 80022a2:	f000 fcb1 	bl	8002c08 <Error_Handler>
	}
}
 80022a6:	bf00      	nop
 80022a8:	3750      	adds	r7, #80	@ 0x50
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40007000 	.word	0x40007000

080022b8 <newMain>:

int newMain(void){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b096      	sub	sp, #88	@ 0x58
 80022bc:	af00      	add	r7, sp, #0

	  /* Configure the system clock */
#if defined(BOARD_BABY)
	Baby_SystemClock_Config();
#else
	Normal_SystemClock_Config();
 80022be:	f7ff ff8f 	bl	80021e0 <Normal_SystemClock_Config>
#endif


	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 80022c2:	f000 fb95 	bl	80029f0 <MX_GPIO_Init>
	  MX_DMA_Init();
 80022c6:	f000 fb6b 	bl	80029a0 <MX_DMA_Init>
	  MX_ADC1_Init();
 80022ca:	f000 f94f 	bl	800256c <MX_ADC1_Init>
	  MX_UART4_Init();
 80022ce:	f000 fae9 	bl	80028a4 <MX_UART4_Init>
	  MX_USART1_UART_Init();
 80022d2:	f000 fb11 	bl	80028f8 <MX_USART1_UART_Init>
	  MX_USART3_UART_Init();
 80022d6:	f000 fb39 	bl	800294c <MX_USART3_UART_Init>
	  MX_SPI1_Init();
 80022da:	f000 f9f3 	bl	80026c4 <MX_SPI1_Init>
	  MX_DAC_Init();
 80022de:	f000 f997 	bl	8002610 <MX_DAC_Init>
	  MX_SPI2_Init();
 80022e2:	f000 fa25 	bl	8002730 <MX_SPI2_Init>
	  MX_TIM5_Init();
 80022e6:	f000 fa59 	bl	800279c <MX_TIM5_Init>
	  MX_USB_DEVICE_Init();
 80022ea:	f00e ff71 	bl	80111d0 <MX_USB_DEVICE_Init>
	  MX_RTC_Init();
 80022ee:	f000 f9c3 	bl	8002678 <MX_RTC_Init>
	  /* USER CODE BEGIN 2 */

	  dio_output_enable(false);
 80022f2:	2000      	movs	r0, #0
 80022f4:	f7ff fcdc 	bl	8001cb0 <dio_output_enable>

	  board    = board_get_type();
 80022f8:	f7fe fd1e 	bl	8000d38 <board_get_type>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	4b40      	ldr	r3, [pc, #256]	@ (8002404 <newMain+0x14c>)
 8002302:	701a      	strb	r2, [r3, #0]
	  node_id  = node_id_get();
 8002304:	f000 fc86 	bl	8002c14 <node_id_get>
 8002308:	4603      	mov	r3, r0
 800230a:	461a      	mov	r2, r3
 800230c:	4b3e      	ldr	r3, [pc, #248]	@ (8002408 <newMain+0x150>)
 800230e:	701a      	strb	r2, [r3, #0]

	  dio_init(board);
 8002310:	4b3c      	ldr	r3, [pc, #240]	@ (8002404 <newMain+0x14c>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fbb7 	bl	8001a88 <dio_init>

	  dio_all_outputs_off();
 800231a:	f7ff fc85 	bl	8001c28 <dio_all_outputs_off>
	  dio_output_enable(true);          // safe for Baby, required for Mama
 800231e:	2001      	movs	r0, #1
 8002320:	f7ff fcc6 	bl	8001cb0 <dio_output_enable>

	  aio_init(board);
 8002324:	4b37      	ldr	r3, [pc, #220]	@ (8002404 <newMain+0x14c>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f7fe f95f 	bl	80005ec <aio_init>

	  status_led_init(board);
 800232e:	4b35      	ldr	r3, [pc, #212]	@ (8002404 <newMain+0x14c>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f001 fbde 	bl	8003af4 <status_led_init>
	  status_led_set_mode(LED_MODE_BOOTING);
 8002338:	2000      	movs	r0, #0
 800233a:	f001 fc4f 	bl	8003bdc <status_led_set_mode>

	  /* Load user configuration from flash (or defaults) */
	  config_init(board);
 800233e:	4b31      	ldr	r3, [pc, #196]	@ (8002404 <newMain+0x14c>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f002 f9cc 	bl	80046e0 <config_init>
	  user_config_data_t *cfg = config_get();
 8002348:	f002 fa0c 	bl	8004764 <config_get>
 800234c:	6578      	str	r0, [r7, #84]	@ 0x54

	  /* Apply config-driven network settings before comm init */
	  w5500_set_ip_mode(cfg->ip_mode ? IP_MODE_DHCP : IP_MODE_STATIC);
 800234e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002350:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002354:	2b00      	cmp	r3, #0
 8002356:	bf14      	ite	ne
 8002358:	2301      	movne	r3, #1
 800235a:	2300      	moveq	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	4618      	mov	r0, r3
 8002360:	f002 fc78 	bl	8004c54 <w5500_set_ip_mode>
	  w5500_set_network_config(cfg->static_ip, cfg->gateway, cfg->subnet);
 8002364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002366:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 800236a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800236c:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
 8002370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002372:	3326      	adds	r3, #38	@ 0x26
 8002374:	461a      	mov	r2, r3
 8002376:	f002 fc7d 	bl	8004c74 <w5500_set_network_config>

	  comm_init(node_id);
 800237a:	4b23      	ldr	r3, [pc, #140]	@ (8002408 <newMain+0x150>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe fe68 	bl	8001054 <comm_init>
	  app_init();
 8002384:	f7fe fa6c 	bl	8000860 <app_init>

	  /* Initialize web server (opens HTTP sockets 2-3) */
	  webserver_init();
 8002388:	f003 f930 	bl	80055ec <webserver_init>

#if defined(BOARD_MAMA)
	  /* Initialize LCD display if enabled */
	  lcd_init();
 800238c:	f7ff fd34 	bl	8001df8 <lcd_init>
#endif

	  //status_led_set(STATUS_APP_RUNNING);

	  char buf[64];
	  snprintf(buf, sizeof(buf), "Startup. Node ID: %d", node_id);
 8002390:	4b1d      	ldr	r3, [pc, #116]	@ (8002408 <newMain+0x150>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	1d38      	adds	r0, r7, #4
 8002396:	4a1d      	ldr	r2, [pc, #116]	@ (800240c <newMain+0x154>)
 8002398:	2140      	movs	r1, #64	@ 0x40
 800239a:	f00f fd81 	bl	8011ea0 <sniprintf>
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800239e:	f3ef 8308 	mrs	r3, MSP
 80023a2:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 80023a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
	  //debug_println(buf);

	  // Check stack margin
	  extern uint8_t _estack;
	  uint32_t sp = __get_MSP();
 80023a6:	653b      	str	r3, [r7, #80]	@ 0x50
	  uint32_t top = (uint32_t)&_estack;
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <newMain+0x158>)
 80023aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  uint32_t margin = top - sp;
 80023ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	64bb      	str	r3, [r7, #72]	@ 0x48


	  snprintf(buf, sizeof(buf), "Stack top: 0x%08lX", top);
 80023b4:	1d38      	adds	r0, r7, #4
 80023b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023b8:	4a16      	ldr	r2, [pc, #88]	@ (8002414 <newMain+0x15c>)
 80023ba:	2140      	movs	r1, #64	@ 0x40
 80023bc:	f00f fd70 	bl	8011ea0 <sniprintf>
	  debug_println(buf);
 80023c0:	1d3b      	adds	r3, r7, #4
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff f9c6 	bl	8001754 <debug_println>

	  snprintf(buf, sizeof(buf), "Current SP: 0x%08lX", sp);
 80023c8:	1d38      	adds	r0, r7, #4
 80023ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023cc:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <newMain+0x160>)
 80023ce:	2140      	movs	r1, #64	@ 0x40
 80023d0:	f00f fd66 	bl	8011ea0 <sniprintf>
	  debug_println(buf);
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff f9bc 	bl	8001754 <debug_println>

	  snprintf(buf, sizeof(buf), "Stack margin: %lu bytes", margin);
 80023dc:	1d38      	adds	r0, r7, #4
 80023de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023e0:	4a0e      	ldr	r2, [pc, #56]	@ (800241c <newMain+0x164>)
 80023e2:	2140      	movs	r1, #64	@ 0x40
 80023e4:	f00f fd5c 	bl	8011ea0 <sniprintf>
	  debug_println(buf);
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff f9b2 	bl	8001754 <debug_println>
	  while (1)
	    {



	  	  comm_task();
 80023f0:	f7fe ffd2 	bl	8001398 <comm_task>
	  	  app_task();
 80023f4:	f7fe fa3a 	bl	800086c <app_task>
	  	  webserver_task();
 80023f8:	f003 f982 	bl	8005700 <webserver_task>
#if defined(BOARD_MAMA)
	  	  lcd_task();
 80023fc:	f7ff feb0 	bl	8002160 <lcd_task>
	  	  comm_task();
 8002400:	bf00      	nop
 8002402:	e7f5      	b.n	80023f0 <newMain+0x138>
 8002404:	20001e24 	.word	0x20001e24
 8002408:	20001e25 	.word	0x20001e25
 800240c:	08013034 	.word	0x08013034
 8002410:	20030000 	.word	0x20030000
 8002414:	0801304c 	.word	0x0801304c
 8002418:	08013060 	.word	0x08013060
 800241c:	08013074 	.word	0x08013074

08002420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002426:	f005 f9c9 	bl	80077bc <HAL_Init>

  /* USER CODE BEGIN Init */
//Send to the replacement main() sub.  No other code in this main will run, everything is moved to main2().
	newMain();
 800242a:	f7ff ff45 	bl	80022b8 <newMain>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800242e:	f000 f831 	bl	8002494 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //Fix_Clock_For_Baby_Board();  // Runs only on BABY  fixes PLLM
  // === ENABLE USB CLOCK (MUST BE BEFORE MX_USB_DEVICE_Init) ===
      __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002432:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <main+0x70>)
 8002434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002436:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <main+0x70>)
 8002438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800243c:	6353      	str	r3, [r2, #52]	@ 0x34
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <main+0x70>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002446:	4a12      	ldr	r2, [pc, #72]	@ (8002490 <main+0x70>)
 8002448:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800244c:	6453      	str	r3, [r2, #68]	@ 0x44
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <main+0x70>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800245a:	f000 fac9 	bl	80029f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800245e:	f000 fa9f 	bl	80029a0 <MX_DMA_Init>
  MX_ADC1_Init();
 8002462:	f000 f883 	bl	800256c <MX_ADC1_Init>
  MX_UART4_Init();
 8002466:	f000 fa1d 	bl	80028a4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800246a:	f000 fa45 	bl	80028f8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800246e:	f000 fa6d 	bl	800294c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8002472:	f000 f927 	bl	80026c4 <MX_SPI1_Init>
  MX_DAC_Init();
 8002476:	f000 f8cb 	bl	8002610 <MX_DAC_Init>
  MX_SPI2_Init();
 800247a:	f000 f959 	bl	8002730 <MX_SPI2_Init>
  MX_TIM5_Init();
 800247e:	f000 f98d 	bl	800279c <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8002482:	f00e fea5 	bl	80111d0 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8002486:	f000 f8f7 	bl	8002678 <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800248a:	bf00      	nop
 800248c:	e7fd      	b.n	800248a <main+0x6a>
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b094      	sub	sp, #80	@ 0x50
 8002498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800249a:	f107 0320 	add.w	r3, r7, #32
 800249e:	2230      	movs	r2, #48	@ 0x30
 80024a0:	2100      	movs	r1, #0
 80024a2:	4618      	mov	r0, r3
 80024a4:	f00f fd70 	bl	8011f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	4b29      	ldr	r3, [pc, #164]	@ (8002564 <SystemClock_Config+0xd0>)
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	4a28      	ldr	r2, [pc, #160]	@ (8002564 <SystemClock_Config+0xd0>)
 80024c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c8:	4b26      	ldr	r3, [pc, #152]	@ (8002564 <SystemClock_Config+0xd0>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d4:	2300      	movs	r3, #0
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	4b23      	ldr	r3, [pc, #140]	@ (8002568 <SystemClock_Config+0xd4>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a22      	ldr	r2, [pc, #136]	@ (8002568 <SystemClock_Config+0xd4>)
 80024de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <SystemClock_Config+0xd4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80024f0:	2305      	movs	r3, #5
 80024f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80024fa:	2301      	movs	r3, #1
 80024fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024fe:	2302      	movs	r3, #2
 8002500:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002502:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002508:	2308      	movs	r3, #8
 800250a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800250c:	23a8      	movs	r3, #168	@ 0xa8
 800250e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002510:	2302      	movs	r3, #2
 8002512:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002514:	2307      	movs	r3, #7
 8002516:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002518:	f107 0320 	add.w	r3, r7, #32
 800251c:	4618      	mov	r0, r3
 800251e:	f008 f89b 	bl	800a658 <HAL_RCC_OscConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002528:	f000 fb6e 	bl	8002c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800252c:	230f      	movs	r3, #15
 800252e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002530:	2302      	movs	r3, #2
 8002532:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002538:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800253c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800253e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002542:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002544:	f107 030c 	add.w	r3, r7, #12
 8002548:	2105      	movs	r1, #5
 800254a:	4618      	mov	r0, r3
 800254c:	f008 fafc 	bl	800ab48 <HAL_RCC_ClockConfig>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002556:	f000 fb57 	bl	8002c08 <Error_Handler>
  }
}
 800255a:	bf00      	nop
 800255c:	3750      	adds	r7, #80	@ 0x50
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023800 	.word	0x40023800
 8002568:	40007000 	.word	0x40007000

0800256c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002572:	463b      	mov	r3, r7
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	609a      	str	r2, [r3, #8]
 800257c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800257e:	4b21      	ldr	r3, [pc, #132]	@ (8002604 <MX_ADC1_Init+0x98>)
 8002580:	4a21      	ldr	r2, [pc, #132]	@ (8002608 <MX_ADC1_Init+0x9c>)
 8002582:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002584:	4b1f      	ldr	r3, [pc, #124]	@ (8002604 <MX_ADC1_Init+0x98>)
 8002586:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800258a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800258c:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <MX_ADC1_Init+0x98>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002592:	4b1c      	ldr	r3, [pc, #112]	@ (8002604 <MX_ADC1_Init+0x98>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002598:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <MX_ADC1_Init+0x98>)
 800259a:	2200      	movs	r2, #0
 800259c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800259e:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80025a6:	4b17      	ldr	r3, [pc, #92]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025ac:	4b15      	ldr	r3, [pc, #84]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025ae:	4a17      	ldr	r2, [pc, #92]	@ (800260c <MX_ADC1_Init+0xa0>)
 80025b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025b2:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80025b8:	4b12      	ldr	r3, [pc, #72]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80025be:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025cc:	480d      	ldr	r0, [pc, #52]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025ce:	f005 f997 	bl	8007900 <HAL_ADC_Init>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80025d8:	f000 fb16 	bl	8002c08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80025dc:	2306      	movs	r3, #6
 80025de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80025e0:	2301      	movs	r3, #1
 80025e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4619      	mov	r1, r3
 80025ec:	4805      	ldr	r0, [pc, #20]	@ (8002604 <MX_ADC1_Init+0x98>)
 80025ee:	f005 f9cb 	bl	8007988 <HAL_ADC_ConfigChannel>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80025f8:	f000 fb06 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025fc:	bf00      	nop
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20001b18 	.word	0x20001b18
 8002608:	40012000 	.word	0x40012000
 800260c:	0f000001 	.word	0x0f000001

08002610 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002616:	463b      	mov	r3, r7
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800261e:	4b14      	ldr	r3, [pc, #80]	@ (8002670 <MX_DAC_Init+0x60>)
 8002620:	4a14      	ldr	r2, [pc, #80]	@ (8002674 <MX_DAC_Init+0x64>)
 8002622:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002624:	4812      	ldr	r0, [pc, #72]	@ (8002670 <MX_DAC_Init+0x60>)
 8002626:	f005 fcee 	bl	8008006 <HAL_DAC_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002630:	f000 faea 	bl	8002c08 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002634:	2300      	movs	r3, #0
 8002636:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002638:	2300      	movs	r3, #0
 800263a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800263c:	463b      	mov	r3, r7
 800263e:	2200      	movs	r2, #0
 8002640:	4619      	mov	r1, r3
 8002642:	480b      	ldr	r0, [pc, #44]	@ (8002670 <MX_DAC_Init+0x60>)
 8002644:	f005 fd01 	bl	800804a <HAL_DAC_ConfigChannel>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800264e:	f000 fadb 	bl	8002c08 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002652:	463b      	mov	r3, r7
 8002654:	2210      	movs	r2, #16
 8002656:	4619      	mov	r1, r3
 8002658:	4805      	ldr	r0, [pc, #20]	@ (8002670 <MX_DAC_Init+0x60>)
 800265a:	f005 fcf6 	bl	800804a <HAL_DAC_ConfigChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8002664:	f000 fad0 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20001b60 	.word	0x20001b60
 8002674:	40007400 	.word	0x40007400

08002678 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800267c:	4b0f      	ldr	r3, [pc, #60]	@ (80026bc <MX_RTC_Init+0x44>)
 800267e:	4a10      	ldr	r2, [pc, #64]	@ (80026c0 <MX_RTC_Init+0x48>)
 8002680:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002682:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <MX_RTC_Init+0x44>)
 8002684:	2200      	movs	r2, #0
 8002686:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002688:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <MX_RTC_Init+0x44>)
 800268a:	227f      	movs	r2, #127	@ 0x7f
 800268c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800268e:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <MX_RTC_Init+0x44>)
 8002690:	22ff      	movs	r2, #255	@ 0xff
 8002692:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002694:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <MX_RTC_Init+0x44>)
 8002696:	2200      	movs	r2, #0
 8002698:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800269a:	4b08      	ldr	r3, [pc, #32]	@ (80026bc <MX_RTC_Init+0x44>)
 800269c:	2200      	movs	r2, #0
 800269e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80026a0:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <MX_RTC_Init+0x44>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80026a6:	4805      	ldr	r0, [pc, #20]	@ (80026bc <MX_RTC_Init+0x44>)
 80026a8:	f008 fe2c 	bl	800b304 <HAL_RTC_Init>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80026b2:	f000 faa9 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20001b74 	.word	0x20001b74
 80026c0:	40002800 	.word	0x40002800

080026c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026c8:	4b17      	ldr	r3, [pc, #92]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026ca:	4a18      	ldr	r2, [pc, #96]	@ (800272c <MX_SPI1_Init+0x68>)
 80026cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026ce:	4b16      	ldr	r3, [pc, #88]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80026d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026d6:	4b14      	ldr	r3, [pc, #80]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026dc:	4b12      	ldr	r3, [pc, #72]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026e2:	4b11      	ldr	r3, [pc, #68]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80026ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026f8:	2210      	movs	r2, #16
 80026fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <MX_SPI1_Init+0x64>)
 80026fe:	2200      	movs	r2, #0
 8002700:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002702:	4b09      	ldr	r3, [pc, #36]	@ (8002728 <MX_SPI1_Init+0x64>)
 8002704:	2200      	movs	r2, #0
 8002706:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002708:	4b07      	ldr	r3, [pc, #28]	@ (8002728 <MX_SPI1_Init+0x64>)
 800270a:	2200      	movs	r2, #0
 800270c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800270e:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <MX_SPI1_Init+0x64>)
 8002710:	220a      	movs	r2, #10
 8002712:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002714:	4804      	ldr	r0, [pc, #16]	@ (8002728 <MX_SPI1_Init+0x64>)
 8002716:	f008 fef9 	bl	800b50c <HAL_SPI_Init>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002720:	f000 fa72 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002724:	bf00      	nop
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20001b94 	.word	0x20001b94
 800272c:	40013000 	.word	0x40013000

08002730 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002734:	4b17      	ldr	r3, [pc, #92]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002736:	4a18      	ldr	r2, [pc, #96]	@ (8002798 <MX_SPI2_Init+0x68>)
 8002738:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800273a:	4b16      	ldr	r3, [pc, #88]	@ (8002794 <MX_SPI2_Init+0x64>)
 800273c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002740:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002742:	4b14      	ldr	r3, [pc, #80]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002748:	4b12      	ldr	r3, [pc, #72]	@ (8002794 <MX_SPI2_Init+0x64>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800274e:	4b11      	ldr	r3, [pc, #68]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002754:	4b0f      	ldr	r3, [pc, #60]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002756:	2200      	movs	r2, #0
 8002758:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800275a:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <MX_SPI2_Init+0x64>)
 800275c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002760:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002762:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002764:	2200      	movs	r2, #0
 8002766:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002768:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <MX_SPI2_Init+0x64>)
 800276a:	2200      	movs	r2, #0
 800276c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800276e:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002770:	2200      	movs	r2, #0
 8002772:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002774:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002776:	2200      	movs	r2, #0
 8002778:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800277a:	4b06      	ldr	r3, [pc, #24]	@ (8002794 <MX_SPI2_Init+0x64>)
 800277c:	220a      	movs	r2, #10
 800277e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002780:	4804      	ldr	r0, [pc, #16]	@ (8002794 <MX_SPI2_Init+0x64>)
 8002782:	f008 fec3 	bl	800b50c <HAL_SPI_Init>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800278c:	f000 fa3c 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002790:	bf00      	nop
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20001bec 	.word	0x20001bec
 8002798:	40003800 	.word	0x40003800

0800279c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08e      	sub	sp, #56	@ 0x38
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	609a      	str	r2, [r3, #8]
 80027ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b0:	f107 0320 	add.w	r3, r7, #32
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
 80027c8:	615a      	str	r2, [r3, #20]
 80027ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80027cc:	4b33      	ldr	r3, [pc, #204]	@ (800289c <MX_TIM5_Init+0x100>)
 80027ce:	4a34      	ldr	r2, [pc, #208]	@ (80028a0 <MX_TIM5_Init+0x104>)
 80027d0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42000;
 80027d2:	4b32      	ldr	r3, [pc, #200]	@ (800289c <MX_TIM5_Init+0x100>)
 80027d4:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80027d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027da:	4b30      	ldr	r3, [pc, #192]	@ (800289c <MX_TIM5_Init+0x100>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 80027e0:	4b2e      	ldr	r3, [pc, #184]	@ (800289c <MX_TIM5_Init+0x100>)
 80027e2:	2263      	movs	r2, #99	@ 0x63
 80027e4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e6:	4b2d      	ldr	r3, [pc, #180]	@ (800289c <MX_TIM5_Init+0x100>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ec:	4b2b      	ldr	r3, [pc, #172]	@ (800289c <MX_TIM5_Init+0x100>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80027f2:	482a      	ldr	r0, [pc, #168]	@ (800289c <MX_TIM5_Init+0x100>)
 80027f4:	f009 fc5c 	bl	800c0b0 <HAL_TIM_Base_Init>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80027fe:	f000 fa03 	bl	8002c08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002808:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800280c:	4619      	mov	r1, r3
 800280e:	4823      	ldr	r0, [pc, #140]	@ (800289c <MX_TIM5_Init+0x100>)
 8002810:	f009 fdb8 	bl	800c384 <HAL_TIM_ConfigClockSource>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800281a:	f000 f9f5 	bl	8002c08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800281e:	481f      	ldr	r0, [pc, #124]	@ (800289c <MX_TIM5_Init+0x100>)
 8002820:	f009 fc95 	bl	800c14e <HAL_TIM_PWM_Init>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800282a:	f000 f9ed 	bl	8002c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002836:	f107 0320 	add.w	r3, r7, #32
 800283a:	4619      	mov	r1, r3
 800283c:	4817      	ldr	r0, [pc, #92]	@ (800289c <MX_TIM5_Init+0x100>)
 800283e:	f00a f959 	bl	800caf4 <HAL_TIMEx_MasterConfigSynchronization>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002848:	f000 f9de 	bl	8002c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800284c:	2360      	movs	r3, #96	@ 0x60
 800284e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800285c:	1d3b      	adds	r3, r7, #4
 800285e:	2208      	movs	r2, #8
 8002860:	4619      	mov	r1, r3
 8002862:	480e      	ldr	r0, [pc, #56]	@ (800289c <MX_TIM5_Init+0x100>)
 8002864:	f009 fccc 	bl	800c200 <HAL_TIM_PWM_ConfigChannel>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800286e:	f000 f9cb 	bl	8002c08 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002872:	2302      	movs	r3, #2
 8002874:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	220c      	movs	r2, #12
 800287a:	4619      	mov	r1, r3
 800287c:	4807      	ldr	r0, [pc, #28]	@ (800289c <MX_TIM5_Init+0x100>)
 800287e:	f009 fcbf 	bl	800c200 <HAL_TIM_PWM_ConfigChannel>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 8002888:	f000 f9be 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <MX_TIM5_Init+0x100>)
 800288e:	f001 fb81 	bl	8003f94 <HAL_TIM_MspPostInit>

}
 8002892:	bf00      	nop
 8002894:	3738      	adds	r7, #56	@ 0x38
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20001c44 	.word	0x20001c44
 80028a0:	40000c00 	.word	0x40000c00

080028a4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80028a8:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028aa:	4a12      	ldr	r2, [pc, #72]	@ (80028f4 <MX_UART4_Init+0x50>)
 80028ac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80028ae:	4b10      	ldr	r3, [pc, #64]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028b4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80028bc:	4b0c      	ldr	r3, [pc, #48]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80028c2:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80028c8:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028ca:	220c      	movs	r2, #12
 80028cc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ce:	4b08      	ldr	r3, [pc, #32]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80028da:	4805      	ldr	r0, [pc, #20]	@ (80028f0 <MX_UART4_Init+0x4c>)
 80028dc:	f00a f986 	bl	800cbec <HAL_UART_Init>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80028e6:	f000 f98f 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20001c8c 	.word	0x20001c8c
 80028f4:	40004c00 	.word	0x40004c00

080028f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028fc:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 80028fe:	4a12      	ldr	r2, [pc, #72]	@ (8002948 <MX_USART1_UART_Init+0x50>)
 8002900:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002902:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 8002904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002908:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002910:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 8002918:	2200      	movs	r2, #0
 800291a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800291c:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 800291e:	220c      	movs	r2, #12
 8002920:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002922:	4b08      	ldr	r3, [pc, #32]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800292e:	4805      	ldr	r0, [pc, #20]	@ (8002944 <MX_USART1_UART_Init+0x4c>)
 8002930:	f00a f95c 	bl	800cbec <HAL_UART_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800293a:	f000 f965 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20001cd4 	.word	0x20001cd4
 8002948:	40011000 	.word	0x40011000

0800294c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002952:	4a12      	ldr	r2, [pc, #72]	@ (800299c <MX_USART3_UART_Init+0x50>)
 8002954:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002958:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800295c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800295e:	4b0e      	ldr	r3, [pc, #56]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002960:	2200      	movs	r2, #0
 8002962:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002964:	4b0c      	ldr	r3, [pc, #48]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002966:	2200      	movs	r2, #0
 8002968:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 800296c:	2200      	movs	r2, #0
 800296e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002972:	220c      	movs	r2, #12
 8002974:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002976:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002978:	2200      	movs	r2, #0
 800297a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 800297e:	2200      	movs	r2, #0
 8002980:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002982:	4805      	ldr	r0, [pc, #20]	@ (8002998 <MX_USART3_UART_Init+0x4c>)
 8002984:	f00a f932 	bl	800cbec <HAL_UART_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800298e:	f000 f93b 	bl	8002c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20001d1c 	.word	0x20001d1c
 800299c:	40004800 	.word	0x40004800

080029a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	607b      	str	r3, [r7, #4]
 80029aa:	4b10      	ldr	r3, [pc, #64]	@ (80029ec <MX_DMA_Init+0x4c>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	4a0f      	ldr	r2, [pc, #60]	@ (80029ec <MX_DMA_Init+0x4c>)
 80029b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <MX_DMA_Init+0x4c>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029be:	607b      	str	r3, [r7, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2100      	movs	r1, #0
 80029c6:	200c      	movs	r0, #12
 80029c8:	f005 fae7 	bl	8007f9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80029cc:	200c      	movs	r0, #12
 80029ce:	f005 fb00 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2100      	movs	r1, #0
 80029d6:	200e      	movs	r0, #14
 80029d8:	f005 fadf 	bl	8007f9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80029dc:	200e      	movs	r0, #14
 80029de:	f005 faf8 	bl	8007fd2 <HAL_NVIC_EnableIRQ>

}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800

080029f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	@ 0x30
 80029f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f6:	f107 031c 	add.w	r3, r7, #28
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	60da      	str	r2, [r3, #12]
 8002a04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	4b79      	ldr	r3, [pc, #484]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a78      	ldr	r2, [pc, #480]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a10:	f043 0310 	orr.w	r3, r3, #16
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b76      	ldr	r3, [pc, #472]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	4b72      	ldr	r3, [pc, #456]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	4a71      	ldr	r2, [pc, #452]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a2c:	f043 0304 	orr.w	r3, r3, #4
 8002a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a32:	4b6f      	ldr	r3, [pc, #444]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f003 0304 	and.w	r3, r3, #4
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	4b6b      	ldr	r3, [pc, #428]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	4a6a      	ldr	r2, [pc, #424]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a4e:	4b68      	ldr	r3, [pc, #416]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a56:	613b      	str	r3, [r7, #16]
 8002a58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	4b64      	ldr	r3, [pc, #400]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	4a63      	ldr	r2, [pc, #396]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a6a:	4b61      	ldr	r3, [pc, #388]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	4b5d      	ldr	r3, [pc, #372]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	4a5c      	ldr	r2, [pc, #368]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a80:	f043 0302 	orr.w	r3, r3, #2
 8002a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a86:	4b5a      	ldr	r3, [pc, #360]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	60bb      	str	r3, [r7, #8]
 8002a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	4b56      	ldr	r3, [pc, #344]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	4a55      	ldr	r2, [pc, #340]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002a9c:	f043 0308 	orr.w	r3, r3, #8
 8002aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa2:	4b53      	ldr	r3, [pc, #332]	@ (8002bf0 <MX_GPIO_Init+0x200>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	607b      	str	r3, [r7, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ETH_nRST_Pin|DIGOUT_nOE_Pin|nBUS_ENABLE_Pin, GPIO_PIN_SET);
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f243 0108 	movw	r1, #12296	@ 0x3008
 8002ab4:	484f      	ldr	r0, [pc, #316]	@ (8002bf4 <MX_GPIO_Init+0x204>)
 8002ab6:	f006 fb63 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin, GPIO_PIN_RESET);
 8002aba:	2200      	movs	r2, #0
 8002abc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002ac0:	484c      	ldr	r0, [pc, #304]	@ (8002bf4 <MX_GPIO_Init+0x204>)
 8002ac2:	f006 fb5d 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_nRST_Pin|LCD_nCS_Pin|ETH_nCS_Pin, GPIO_PIN_SET);
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 8002acc:	484a      	ldr	r0, [pc, #296]	@ (8002bf8 <MX_GPIO_Init+0x208>)
 8002ace:	f006 fb57 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_AO_Pin|BUS_rW_Pin, GPIO_PIN_RESET);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f44f 6104 	mov.w	r1, #2112	@ 0x840
 8002ad8:	4847      	ldr	r0, [pc, #284]	@ (8002bf8 <MX_GPIO_Init+0x208>)
 8002ada:	f006 fb51 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RS422_DE_Pin|RS422_DE_REV_Pin, GPIO_PIN_RESET);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8002ae4:	4845      	ldr	r0, [pc, #276]	@ (8002bfc <MX_GPIO_Init+0x20c>)
 8002ae6:	f006 fb4b 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SER_nRE_Pin|SER_nRE_REV_Pin, GPIO_PIN_SET);
 8002aea:	2201      	movs	r2, #1
 8002aec:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002af0:	4842      	ldr	r0, [pc, #264]	@ (8002bfc <MX_GPIO_Init+0x20c>)
 8002af2:	f006 fb45 	bl	8009180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_nINT_Pin */
  GPIO_InitStruct.Pin = ETH_nINT_Pin;
 8002af6:	2304      	movs	r3, #4
 8002af8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002afa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ETH_nINT_GPIO_Port, &GPIO_InitStruct);
 8002b04:	f107 031c 	add.w	r3, r7, #28
 8002b08:	4619      	mov	r1, r3
 8002b0a:	483a      	ldr	r0, [pc, #232]	@ (8002bf4 <MX_GPIO_Init+0x204>)
 8002b0c:	f006 f974 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_nRST_Pin ADDR_0_Pin ADDR_1_Pin ADDR_2_Pin
                           DIGOUT_nOE_Pin nBUS_ENABLE_Pin */
  GPIO_InitStruct.Pin = ETH_nRST_Pin|ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin
 8002b10:	f243 7308 	movw	r3, #14088	@ 0x3708
 8002b14:	61fb      	str	r3, [r7, #28]
                          |DIGOUT_nOE_Pin|nBUS_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b16:	2301      	movs	r3, #1
 8002b18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b22:	f107 031c 	add.w	r3, r7, #28
 8002b26:	4619      	mov	r1, r3
 8002b28:	4832      	ldr	r0, [pc, #200]	@ (8002bf4 <MX_GPIO_Init+0x204>)
 8002b2a:	f006 f965 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_2_Pin NODEID_4_Pin NODEID_1_Pin NODEID_1BABY_Pin
                           NODEID_4BABY_Pin */
  GPIO_InitStruct.Pin = NODEID_2_Pin|NODEID_4_Pin|NODEID_1_Pin|NODEID_1BABY_Pin
 8002b2e:	2373      	movs	r3, #115	@ 0x73
 8002b30:	61fb      	str	r3, [r7, #28]
                          |NODEID_4BABY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b32:	2300      	movs	r3, #0
 8002b34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b36:	2302      	movs	r3, #2
 8002b38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b3a:	f107 031c 	add.w	r3, r7, #28
 8002b3e:	4619      	mov	r1, r3
 8002b40:	482c      	ldr	r0, [pc, #176]	@ (8002bf4 <MX_GPIO_Init+0x204>)
 8002b42:	f006 f959 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_8_Pin BOARDID_1_Pin */
  GPIO_InitStruct.Pin = NODEID_8_Pin|BOARDID_1_Pin;
 8002b46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b50:	2302      	movs	r3, #2
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4829      	ldr	r0, [pc, #164]	@ (8002c00 <MX_GPIO_Init+0x210>)
 8002b5c:	f006 f94c 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_nRST_Pin LCD_AO_Pin LCD_nCS_Pin BUS_rW_Pin
                           ETH_nCS_Pin */
  GPIO_InitStruct.Pin = LCD_nRST_Pin|LCD_AO_Pin|LCD_nCS_Pin|BUS_rW_Pin
 8002b60:	f44f 53e6 	mov.w	r3, #7360	@ 0x1cc0
 8002b64:	61fb      	str	r3, [r7, #28]
                          |ETH_nCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b66:	2301      	movs	r3, #1
 8002b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b72:	f107 031c 	add.w	r3, r7, #28
 8002b76:	4619      	mov	r1, r3
 8002b78:	481f      	ldr	r0, [pc, #124]	@ (8002bf8 <MX_GPIO_Init+0x208>)
 8002b7a:	f006 f93d 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS422_DE_Pin RS422_DE_REV_Pin SER_nRE_Pin SER_nRE_REV_Pin */
  GPIO_InitStruct.Pin = RS422_DE_Pin|RS422_DE_REV_Pin|SER_nRE_Pin|SER_nRE_REV_Pin;
 8002b7e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002b82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b84:	2301      	movs	r3, #1
 8002b86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b90:	f107 031c 	add.w	r3, r7, #28
 8002b94:	4619      	mov	r1, r3
 8002b96:	4819      	ldr	r0, [pc, #100]	@ (8002bfc <MX_GPIO_Init+0x20c>)
 8002b98:	f006 f92e 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARDID_0_Pin */
  GPIO_InitStruct.Pin = BOARDID_0_Pin;
 8002b9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOARDID_0_GPIO_Port, &GPIO_InitStruct);
 8002baa:	f107 031c 	add.w	r3, r7, #28
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4814      	ldr	r0, [pc, #80]	@ (8002c04 <MX_GPIO_Init+0x214>)
 8002bb2:	f006 f921 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_7_Pin DATA_6_Pin DATA_5_Pin DATA_4_Pin
                           DATA_3_Pin DATA_2_Pin DATA_1_Pin DATA_0_Pin */
  GPIO_InitStruct.Pin = DATA_7_Pin|DATA_6_Pin|DATA_5_Pin|DATA_4_Pin
 8002bb6:	23ff      	movs	r3, #255	@ 0xff
 8002bb8:	61fb      	str	r3, [r7, #28]
                          |DATA_3_Pin|DATA_2_Pin|DATA_1_Pin|DATA_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bc2:	f107 031c 	add.w	r3, r7, #28
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	480c      	ldr	r0, [pc, #48]	@ (8002bfc <MX_GPIO_Init+0x20c>)
 8002bca:	f006 f915 	bl	8008df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARDID_2_Pin BOARDID_3_Pin */
  GPIO_InitStruct.Pin = BOARDID_2_Pin|BOARDID_3_Pin;
 8002bce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	4619      	mov	r1, r3
 8002be2:	4805      	ldr	r0, [pc, #20]	@ (8002bf8 <MX_GPIO_Init+0x208>)
 8002be4:	f006 f908 	bl	8008df8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002be8:	bf00      	nop
 8002bea:	3730      	adds	r7, #48	@ 0x30
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	40020400 	.word	0x40020400
 8002bfc:	40020c00 	.word	0x40020c00
 8002c00:	40020800 	.word	0x40020800
 8002c04:	40020000 	.word	0x40020000

08002c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c0c:	b672      	cpsid	i
}
 8002c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c10:	bf00      	nop
 8002c12:	e7fd      	b.n	8002c10 <Error_Handler+0x8>

08002c14 <node_id_get>:
/* Core/Src/node_id.c */
#include "node_id.h"

uint8_t node_id_get(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	71fb      	strb	r3, [r7, #7]

    if (HAL_GPIO_ReadPin(NODEID1_MOD_PORT, NODEID1_MOD_PIN)) id |= 0x01;
 8002c1e:	2140      	movs	r1, #64	@ 0x40
 8002c20:	4818      	ldr	r0, [pc, #96]	@ (8002c84 <node_id_get+0x70>)
 8002c22:	f006 fa95 	bl	8009150 <HAL_GPIO_ReadPin>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <node_id_get+0x20>
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID2_MOD_PORT, NODEID2_MOD_PIN)) id |= 0x02;
 8002c34:	2110      	movs	r1, #16
 8002c36:	4813      	ldr	r0, [pc, #76]	@ (8002c84 <node_id_get+0x70>)
 8002c38:	f006 fa8a 	bl	8009150 <HAL_GPIO_ReadPin>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <node_id_get+0x36>
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	f043 0302 	orr.w	r3, r3, #2
 8002c48:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID4_MOD_PORT, NODEID4_MOD_PIN)) id |= 0x04;
 8002c4a:	2120      	movs	r1, #32
 8002c4c:	480d      	ldr	r0, [pc, #52]	@ (8002c84 <node_id_get+0x70>)
 8002c4e:	f006 fa7f 	bl	8009150 <HAL_GPIO_ReadPin>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <node_id_get+0x4c>
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	f043 0304 	orr.w	r3, r3, #4
 8002c5e:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID8_MOD_PORT, NODEID8_MOD_PIN)) id |= 0x08;
 8002c60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c64:	4808      	ldr	r0, [pc, #32]	@ (8002c88 <node_id_get+0x74>)
 8002c66:	f006 fa73 	bl	8009150 <HAL_GPIO_ReadPin>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <node_id_get+0x64>
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	f043 0308 	orr.w	r3, r3, #8
 8002c76:	71fb      	strb	r3, [r7, #7]

    return id;  // Returns 0 to 15
 8002c78:	79fb      	ldrb	r3, [r7, #7]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40021000 	.word	0x40021000
 8002c88:	40020800 	.word	0x40020800

08002c8c <packet_init>:
/* App loading state (unchanged) */
static uint8_t load_app_slot[CH_COUNT] = {255};
static uint8_t load_next_line[CH_COUNT] = {0};

void packet_init(uint8_t id)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
    node_id = id;
 8002c96:	4a19      	ldr	r2, [pc, #100]	@ (8002cfc <packet_init+0x70>)
 8002c98:	79fb      	ldrb	r3, [r7, #7]
 8002c9a:	7013      	strb	r3, [r2, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	e022      	b.n	8002ce8 <packet_init+0x5c>
        rx_state[ch].idx = 0;
 8002ca2:	4a17      	ldr	r2, [pc, #92]	@ (8002d00 <packet_init+0x74>)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f240 2106 	movw	r1, #518	@ 0x206
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	4413      	add	r3, r2
 8002cb0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	801a      	strh	r2, [r3, #0]
        rx_state[ch].state = RX_IDLE;
 8002cb8:	4a11      	ldr	r2, [pc, #68]	@ (8002d00 <packet_init+0x74>)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f240 2106 	movw	r1, #518	@ 0x206
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f203 2302 	addw	r3, r3, #514	@ 0x202
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
        load_app_slot[ch] = 255;
 8002cce:	4a0d      	ldr	r2, [pc, #52]	@ (8002d04 <packet_init+0x78>)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	22ff      	movs	r2, #255	@ 0xff
 8002cd6:	701a      	strb	r2, [r3, #0]
        load_next_line[ch] = 0;
 8002cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8002d08 <packet_init+0x7c>)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	2200      	movs	r2, #0
 8002ce0:	701a      	strb	r2, [r3, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2b03      	cmp	r3, #3
 8002cec:	ddd9      	ble.n	8002ca2 <packet_init+0x16>
    }
}
 8002cee:	bf00      	nop
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	20001e26 	.word	0x20001e26
 8002d00:	20001e28 	.word	0x20001e28
 8002d04:	2000000c 	.word	0x2000000c
 8002d08:	20002640 	.word	0x20002640

08002d0c <stuff_byte>:

/* Stuff a byte if it's ESC */
static inline void stuff_byte(uint8_t **dst, uint8_t byte)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	70fb      	strb	r3, [r7, #3]
    if (byte == PACKET_ESC) {
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	2b1b      	cmp	r3, #27
 8002d1c:	d106      	bne.n	8002d2c <stuff_byte+0x20>
        *(*dst)++ = PACKET_ESC;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	1c59      	adds	r1, r3, #1
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6011      	str	r1, [r2, #0]
 8002d28:	221b      	movs	r2, #27
 8002d2a:	701a      	strb	r2, [r3, #0]
    }
    *(*dst)++ = byte;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	1c59      	adds	r1, r3, #1
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6011      	str	r1, [r2, #0]
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	701a      	strb	r2, [r3, #0]
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
	...

08002d48 <packet_sendNew>:


void packet_sendNew(uint8_t dest_id, const uint8_t *payload, uint8_t payload_len, uint8_t channel){
 8002d48:	b590      	push	{r4, r7, lr}
 8002d4a:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	4604      	mov	r4, r0
 8002d52:	f507 7008 	add.w	r0, r7, #544	@ 0x220
 8002d56:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 8002d5a:	6001      	str	r1, [r0, #0]
 8002d5c:	4610      	mov	r0, r2
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d64:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8002d68:	4622      	mov	r2, r4
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d70:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002d74:	4602      	mov	r2, r0
 8002d76:	701a      	strb	r2, [r3, #0]
 8002d78:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d7c:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002d80:	460a      	mov	r2, r1
 8002d82:	701a      	strb	r2, [r3, #0]
    uint8_t tx_buf[512];
    uint8_t *p = tx_buf;
 8002d84:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d88:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002d8c:	f107 0210 	add.w	r2, r7, #16
 8002d90:	601a      	str	r2, [r3, #0]

    *p++ = PACKET_ESC;
 8002d92:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d96:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	1c59      	adds	r1, r3, #1
 8002d9e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002da2:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002da6:	6011      	str	r1, [r2, #0]
 8002da8:	221b      	movs	r2, #27
 8002daa:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_STX;
 8002dac:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002db0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	1c59      	adds	r1, r3, #1
 8002db8:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002dbc:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002dc0:	6011      	str	r1, [r2, #0]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	701a      	strb	r2, [r3, #0]
    *p++ = node_id;  //source id (or "fromId")
 8002dc6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002dca:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	1c59      	adds	r1, r3, #1
 8002dd2:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002dd6:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002dda:	6011      	str	r1, [r2, #0]
 8002ddc:	4a55      	ldr	r2, [pc, #340]	@ (8002f34 <packet_sendNew+0x1ec>)
 8002dde:	7812      	ldrb	r2, [r2, #0]
 8002de0:	701a      	strb	r2, [r3, #0]

    // Length byte
    stuff_byte(&p, payload_len);
 8002de2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002de6:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002dea:	781a      	ldrb	r2, [r3, #0]
 8002dec:	f107 030c 	add.w	r3, r7, #12
 8002df0:	4611      	mov	r1, r2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff ff8a 	bl	8002d0c <stuff_byte>

    // Destination address (or "toId")
    stuff_byte(&p, dest_id);
 8002df8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002dfc:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8002e00:	781a      	ldrb	r2, [r3, #0]
 8002e02:	f107 030c 	add.w	r3, r7, #12
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff ff7f 	bl	8002d0c <stuff_byte>

    // Payload with stuffing
    for (uint16_t i = 0; i < payload_len; i++) {
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 8002e14:	e013      	b.n	8002e3e <packet_sendNew+0xf6>
        stuff_byte(&p, payload[i]);
 8002e16:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002e1a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002e1e:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	4413      	add	r3, r2
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	f107 030c 	add.w	r3, r7, #12
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff ff6c 	bl	8002d0c <stuff_byte>
    for (uint16_t i = 0; i < payload_len; i++) {
 8002e34:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 8002e3e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002e42:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	f8b7 221e 	ldrh.w	r2, [r7, #542]	@ 0x21e
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d3e1      	bcc.n	8002e16 <packet_sendNew+0xce>
    }

    // Checksum (includes first ESC and final ESC before ETX)
    uint32_t sum = PACKET_ESC;  // first ESC
 8002e52:	231b      	movs	r3, #27
 8002e54:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    for (uint8_t *s = tx_buf + 1; s < p; s++) sum += *s;
 8002e58:	f107 0310 	add.w	r3, r7, #16
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002e62:	e00d      	b.n	8002e80 <packet_sendNew+0x138>
 8002e64:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002e70:	4413      	add	r3, r2
 8002e72:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8002e76:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002e80:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002e84:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d3e8      	bcc.n	8002e64 <packet_sendNew+0x11c>
    sum += PACKET_ESC;  // the ESC before ETX
 8002e92:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002e96:	331b      	adds	r3, #27
 8002e98:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    uint8_t chk = sum & 0xFF;
 8002e9c:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002ea0:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    // Special VB6 rule
    if (chk == PACKET_ESC) chk = PACKET_ESC + 1;
 8002ea4:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8002ea8:	2b1b      	cmp	r3, #27
 8002eaa:	d102      	bne.n	8002eb2 <packet_sendNew+0x16a>
 8002eac:	231c      	movs	r3, #28
 8002eae:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    *p++ = chk;
 8002eb2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002eb6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	1c59      	adds	r1, r3, #1
 8002ebe:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002ec2:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002ec6:	6011      	str	r1, [r2, #0]
 8002ec8:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8002ecc:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ESC;
 8002ece:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002ed2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	1c59      	adds	r1, r3, #1
 8002eda:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002ede:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002ee2:	6011      	str	r1, [r2, #0]
 8002ee4:	221b      	movs	r2, #27
 8002ee6:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ETX;
 8002ee8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002eec:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	1c59      	adds	r1, r3, #1
 8002ef4:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002ef8:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002efc:	6011      	str	r1, [r2, #0]
 8002efe:	2203      	movs	r2, #3
 8002f00:	701a      	strb	r2, [r3, #0]

    comm_send_channel(tx_buf, p - tx_buf, channel);
 8002f02:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002f06:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	f107 0310 	add.w	r3, r7, #16
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	b299      	uxth	r1, r3
 8002f14:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002f18:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002f1c:	781a      	ldrb	r2, [r3, #0]
 8002f1e:	f107 0310 	add.w	r3, r7, #16
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe fba2 	bl	800166c <comm_send_channel>
}
 8002f28:	bf00      	nop
 8002f2a:	f507 7709 	add.w	r7, r7, #548	@ 0x224
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd90      	pop	{r4, r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20001e26 	.word	0x20001e26

08002f38 <packet_send_ack>:

void packet_send_ack(uint8_t dest_id, uint8_t channel)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	460a      	mov	r2, r1
 8002f42:	71fb      	strb	r3, [r7, #7]
 8002f44:	4613      	mov	r3, r2
 8002f46:	71bb      	strb	r3, [r7, #6]
    uint8_t ack[] = {CMD_ACK};
 8002f48:	23fe      	movs	r3, #254	@ 0xfe
 8002f4a:	733b      	strb	r3, [r7, #12]
    packet_sendNew(dest_id, ack, sizeof(ack), channel);
 8002f4c:	79bb      	ldrb	r3, [r7, #6]
 8002f4e:	f107 010c 	add.w	r1, r7, #12
 8002f52:	79f8      	ldrb	r0, [r7, #7]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f7ff fef7 	bl	8002d48 <packet_sendNew>
}
 8002f5a:	bf00      	nop
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <packet_send_nak>:

void packet_send_nak(uint8_t dest_id, uint8_t channel)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	4603      	mov	r3, r0
 8002f6a:	460a      	mov	r2, r1
 8002f6c:	71fb      	strb	r3, [r7, #7]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	71bb      	strb	r3, [r7, #6]
	uint8_t nak[] = {CMD_NAK};
 8002f72:	23ff      	movs	r3, #255	@ 0xff
 8002f74:	733b      	strb	r3, [r7, #12]
	packet_sendNew(dest_id, nak, sizeof(nak), channel);
 8002f76:	79bb      	ldrb	r3, [r7, #6]
 8002f78:	f107 010c 	add.w	r1, r7, #12
 8002f7c:	79f8      	ldrb	r0, [r7, #7]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f7ff fee2 	bl	8002d48 <packet_sendNew>
}
 8002f84:	bf00      	nop
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <unstuff>:

/* Unstuff buffer in-place and return new length */
static uint16_t unstuff(uint8_t *buf, uint16_t len)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	460b      	mov	r3, r1
 8002f96:	807b      	strh	r3, [r7, #2]
    uint16_t w = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t r = 0; r < len; r++) {
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	81bb      	strh	r3, [r7, #12]
 8002fa0:	e01c      	b.n	8002fdc <unstuff+0x50>
        if (buf[r] == PACKET_ESC) {
 8002fa2:	89bb      	ldrh	r3, [r7, #12]
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b1b      	cmp	r3, #27
 8002fac:	d108      	bne.n	8002fc0 <unstuff+0x34>
            r++;
 8002fae:	89bb      	ldrh	r3, [r7, #12]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	81bb      	strh	r3, [r7, #12]
            if (r >= len) return 0;  // malformed
 8002fb4:	89ba      	ldrh	r2, [r7, #12]
 8002fb6:	887b      	ldrh	r3, [r7, #2]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d301      	bcc.n	8002fc0 <unstuff+0x34>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e012      	b.n	8002fe6 <unstuff+0x5a>
        }
        buf[w++] = buf[r];
 8002fc0:	89bb      	ldrh	r3, [r7, #12]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	441a      	add	r2, r3
 8002fc6:	89fb      	ldrh	r3, [r7, #14]
 8002fc8:	1c59      	adds	r1, r3, #1
 8002fca:	81f9      	strh	r1, [r7, #14]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	440b      	add	r3, r1
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
    for (uint16_t r = 0; r < len; r++) {
 8002fd6:	89bb      	ldrh	r3, [r7, #12]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	81bb      	strh	r3, [r7, #12]
 8002fdc:	89ba      	ldrh	r2, [r7, #12]
 8002fde:	887b      	ldrh	r3, [r7, #2]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d3de      	bcc.n	8002fa2 <unstuff+0x16>
    }
    return w;
 8002fe4:	89fb      	ldrh	r3, [r7, #14]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <packet_feed_byte>:

/* Main byte feeder */
void packet_feed_byte(uint8_t channel, uint8_t byte)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b09a      	sub	sp, #104	@ 0x68
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	460a      	mov	r2, r1
 8002ffe:	71fb      	strb	r3, [r7, #7]
 8003000:	4613      	mov	r3, r2
 8003002:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	2b03      	cmp	r3, #3
 8003008:	f200 846e 	bhi.w	80038e8 <packet_feed_byte+0x8f4>
    channel_rx_t *st = &rx_state[channel];
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	f240 2206 	movw	r2, #518	@ 0x206
 8003012:	fb02 f303 	mul.w	r3, r2, r3
 8003016:	4ac6      	ldr	r2, [pc, #792]	@ (8003330 <packet_feed_byte+0x33c>)
 8003018:	4413      	add	r3, r2
 800301a:	657b      	str	r3, [r7, #84]	@ 0x54

    switch (st->state) {
 800301c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800301e:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8003022:	2b04      	cmp	r3, #4
 8003024:	f200 8465 	bhi.w	80038f2 <packet_feed_byte+0x8fe>
 8003028:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <packet_feed_byte+0x3c>)
 800302a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302e:	bf00      	nop
 8003030:	08003045 	.word	0x08003045
 8003034:	08003059 	.word	0x08003059
 8003038:	0800307f 	.word	0x0800307f
 800303c:	080030af 	.word	0x080030af
 8003040:	080030dd 	.word	0x080030dd
        case RX_IDLE:
            if (byte == PACKET_ESC) st->state = RX_SEEN_ESC;
 8003044:	79bb      	ldrb	r3, [r7, #6]
 8003046:	2b1b      	cmp	r3, #27
 8003048:	f040 8450 	bne.w	80038ec <packet_feed_byte+0x8f8>
 800304c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 8003054:	f000 bc4a 	b.w	80038ec <packet_feed_byte+0x8f8>

        case RX_SEEN_ESC:
            if (byte == PACKET_STX) {
 8003058:	79bb      	ldrb	r3, [r7, #6]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d109      	bne.n	8003072 <packet_feed_byte+0x7e>
                st->state = RX_SEEN_ESC_STX;
 800305e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003060:	2202      	movs	r2, #2
 8003062:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
                st->idx = 0;
 8003066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003068:	2200      	movs	r2, #0
 800306a:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
            } else {
                st->state = RX_IDLE;
            }
            break;
 800306e:	f000 bc40 	b.w	80038f2 <packet_feed_byte+0x8fe>
                st->state = RX_IDLE;
 8003072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 800307a:	f000 bc3a 	b.w	80038f2 <packet_feed_byte+0x8fe>

        case RX_SEEN_ESC_STX:
            st->buffer[st->idx++] = byte;
 800307e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003080:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	b291      	uxth	r1, r2
 8003088:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800308a:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 800308e:	4619      	mov	r1, r3
 8003090:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003092:	79ba      	ldrb	r2, [r7, #6]
 8003094:	545a      	strb	r2, [r3, r1]
            if (st->idx == 3) st->state = RX_GETTING;  // src, len, dest collected
 8003096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003098:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800309c:	2b03      	cmp	r3, #3
 800309e:	f040 8427 	bne.w	80038f0 <packet_feed_byte+0x8fc>
 80030a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030a4:	2203      	movs	r2, #3
 80030a6:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 80030aa:	f000 bc21 	b.w	80038f0 <packet_feed_byte+0x8fc>

        case RX_GETTING:
            if (byte == PACKET_ESC) {
 80030ae:	79bb      	ldrb	r3, [r7, #6]
 80030b0:	2b1b      	cmp	r3, #27
 80030b2:	d105      	bne.n	80030c0 <packet_feed_byte+0xcc>
                st->state = RX_ESCAPED;
 80030b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030b6:	2204      	movs	r2, #4
 80030b8:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            } else {
                st->buffer[st->idx++] = byte;
            }
            break;
 80030bc:	f000 bc19 	b.w	80038f2 <packet_feed_byte+0x8fe>
                st->buffer[st->idx++] = byte;
 80030c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030c2:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	b291      	uxth	r1, r2
 80030ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80030cc:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 80030d0:	4619      	mov	r1, r3
 80030d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d4:	79ba      	ldrb	r2, [r7, #6]
 80030d6:	545a      	strb	r2, [r3, r1]
            break;
 80030d8:	f000 bc0b 	b.w	80038f2 <packet_feed_byte+0x8fe>

        case RX_ESCAPED:
			if (byte == PACKET_ETX) {
 80030dc:	79bb      	ldrb	r3, [r7, #6]
 80030de:	2b03      	cmp	r3, #3
 80030e0:	f040 83f1 	bne.w	80038c6 <packet_feed_byte+0x8d2>
				uint16_t raw_len = st->idx;
 80030e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e6:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80030ea:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
				uint16_t unstuffed_len = unstuff(st->buffer, raw_len);
 80030ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f0:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7ff ff48 	bl	8002f8c <unstuff>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 8003102:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003106:	2b03      	cmp	r3, #3
 8003108:	f240 83cf 	bls.w	80038aa <packet_feed_byte+0x8b6>
 800310c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800310e:	785b      	ldrb	r3, [r3, #1]
 8003110:	2bc8      	cmp	r3, #200	@ 0xc8
 8003112:	f200 83ca 	bhi.w	80038aa <packet_feed_byte+0x8b6>

				st->from_id        	= st->buffer[0];
 8003116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003118:	781a      	ldrb	r2, [r3, #0]
 800311a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800311c:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
				uint8_t payload_len = st->buffer[1];
 8003120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003122:	785b      	ldrb	r3, [r3, #1]
 8003124:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				st->to_id        	= st->buffer[2];
 8003128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312a:	789a      	ldrb	r2, [r3, #2]
 800312c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312e:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204

				if (st->to_id != node_id){
 8003132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003134:	f893 2204 	ldrb.w	r2, [r3, #516]	@ 0x204
 8003138:	4b7e      	ldr	r3, [pc, #504]	@ (8003334 <packet_feed_byte+0x340>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	f040 83b6 	bne.w	80038ae <packet_feed_byte+0x8ba>
					//TODO: This should route to the communication bridge for forwarding I think?
					goto rx_reset;
				}

				/* CHECKSUM  includes ESC + STX + data + ESC */
				uint32_t sum = PACKET_ESC;
 8003142:	231b      	movs	r3, #27
 8003144:	667b      	str	r3, [r7, #100]	@ 0x64
				sum += PACKET_STX;
 8003146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003148:	3302      	adds	r3, #2
 800314a:	667b      	str	r3, [r7, #100]	@ 0x64
				for (int i = 0; i < 3 + payload_len; i++) {
 800314c:	2300      	movs	r3, #0
 800314e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003150:	e00a      	b.n	8003168 <packet_feed_byte+0x174>
					sum += st->buffer[i];
 8003152:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003156:	4413      	add	r3, r2
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800315e:	4413      	add	r3, r2
 8003160:	667b      	str	r3, [r7, #100]	@ 0x64
				for (int i = 0; i < 3 + payload_len; i++) {
 8003162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003164:	3301      	adds	r3, #1
 8003166:	663b      	str	r3, [r7, #96]	@ 0x60
 8003168:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800316c:	3302      	adds	r3, #2
 800316e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003170:	429a      	cmp	r2, r3
 8003172:	ddee      	ble.n	8003152 <packet_feed_byte+0x15e>
				}
				sum += PACKET_ESC;
 8003174:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003176:	331b      	adds	r3, #27
 8003178:	667b      	str	r3, [r7, #100]	@ 0x64
				uint8_t calculated = (uint8_t)sum;
 800317a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800317c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
				uint8_t received   = st->buffer[3 + payload_len];
 8003180:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003184:	3303      	adds	r3, #3
 8003186:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003188:	5cd3      	ldrb	r3, [r2, r3]
 800318a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				if (received == PACKET_ESC + 1) received = PACKET_ESC;
 800318e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003192:	2b1c      	cmp	r3, #28
 8003194:	d102      	bne.n	800319c <packet_feed_byte+0x1a8>
 8003196:	231b      	movs	r3, #27
 8003198:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

				if (calculated != received) {
 800319c:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80031a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d008      	beq.n	80031ba <packet_feed_byte+0x1c6>
					packet_send_nak(st->from_id, channel);
 80031a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031aa:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80031ae:	79fa      	ldrb	r2, [r7, #7]
 80031b0:	4611      	mov	r1, r2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fed5 	bl	8002f62 <packet_send_nak>
					goto rx_reset;
 80031b8:	e37c      	b.n	80038b4 <packet_feed_byte+0x8c0>
				}

				/* Packet valid! */
				const uint8_t *payload = &st->buffer[3];
 80031ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031bc:	3303      	adds	r3, #3
 80031be:	64bb      	str	r3, [r7, #72]	@ 0x48
				bridge_forward(st->buffer - 2, raw_len + 2);
 80031c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031c2:	1e9a      	subs	r2, r3, #2
 80031c4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80031c8:	3302      	adds	r3, #2
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f7fd fde4 	bl	8000d9c <bridge_forward>

				status_led_data_activity();
 80031d4:	f000 fd26 	bl	8003c24 <status_led_data_activity>

				uint8_t cmd = payload[0];
 80031d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				switch (cmd) {
 80031e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80031e4:	2b21      	cmp	r3, #33	@ 0x21
 80031e6:	dc4b      	bgt.n	8003280 <packet_feed_byte+0x28c>
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f340 8355 	ble.w	8003898 <packet_feed_byte+0x8a4>
 80031ee:	3b01      	subs	r3, #1
 80031f0:	2b20      	cmp	r3, #32
 80031f2:	f200 8351 	bhi.w	8003898 <packet_feed_byte+0x8a4>
 80031f6:	a201      	add	r2, pc, #4	@ (adr r2, 80031fc <packet_feed_byte+0x208>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	0800328b 	.word	0x0800328b
 8003200:	08003373 	.word	0x08003373
 8003204:	080034e3 	.word	0x080034e3
 8003208:	080035ef 	.word	0x080035ef
 800320c:	0800366f 	.word	0x0800366f
 8003210:	080036ed 	.word	0x080036ed
 8003214:	080037b9 	.word	0x080037b9
 8003218:	080038b3 	.word	0x080038b3
 800321c:	080038b3 	.word	0x080038b3
 8003220:	08003899 	.word	0x08003899
 8003224:	08003899 	.word	0x08003899
 8003228:	08003899 	.word	0x08003899
 800322c:	08003899 	.word	0x08003899
 8003230:	08003899 	.word	0x08003899
 8003234:	08003899 	.word	0x08003899
 8003238:	08003899 	.word	0x08003899
 800323c:	080038b3 	.word	0x080038b3
 8003240:	080038b3 	.word	0x080038b3
 8003244:	080038b3 	.word	0x080038b3
 8003248:	08003899 	.word	0x08003899
 800324c:	08003899 	.word	0x08003899
 8003250:	08003899 	.word	0x08003899
 8003254:	08003899 	.word	0x08003899
 8003258:	08003899 	.word	0x08003899
 800325c:	08003899 	.word	0x08003899
 8003260:	08003899 	.word	0x08003899
 8003264:	08003899 	.word	0x08003899
 8003268:	08003899 	.word	0x08003899
 800326c:	08003899 	.word	0x08003899
 8003270:	08003899 	.word	0x08003899
 8003274:	08003899 	.word	0x08003899
 8003278:	080038b3 	.word	0x080038b3
 800327c:	080038b3 	.word	0x080038b3
 8003280:	3bfe      	subs	r3, #254	@ 0xfe
 8003282:	2b01      	cmp	r3, #1
 8003284:	f200 8308 	bhi.w	8003898 <packet_feed_byte+0x8a4>
//						}
						break;

					case CMD_ACK:
					case CMD_NAK:
						break;
 8003288:	e314      	b.n	80038b4 <packet_feed_byte+0x8c0>
						if (payload_len >= 2) {  // cmd + mask
 800328a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800328e:	2b01      	cmp	r3, #1
 8003290:	d966      	bls.n	8003360 <packet_feed_byte+0x36c>
							uint8_t maxIndx = payload[1] +1;
 8003292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003294:	3301      	adds	r3, #1
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	3301      	adds	r3, #1
 800329a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
							uint8_t startIndx = payload[2];  //The first output index who's value begins at payload[3]
 800329e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032a0:	3302      	adds	r3, #2
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
							uint8_t val = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
							if(maxIndx < 1){
 80032ae:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d108      	bne.n	80032c8 <packet_feed_byte+0x2d4>
								packet_send_nak(st->from_id, channel);  //Not enough data included
 80032b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032b8:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80032bc:	79fa      	ldrb	r2, [r7, #7]
 80032be:	4611      	mov	r1, r2
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff fe4e 	bl	8002f62 <packet_send_nak>
								break;
 80032c6:	e2f5      	b.n	80038b4 <packet_feed_byte+0x8c0>
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 80032c8:	2300      	movs	r3, #0
 80032ca:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 80032ce:	e038      	b.n	8003342 <packet_feed_byte+0x34e>
								val = payload[3+i];				//First output's val starts at payload[3]
 80032d0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80032d4:	3303      	adds	r3, #3
 80032d6:	461a      	mov	r2, r3
 80032d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032da:	4413      	add	r3, r2
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
								if(val == 0){
 80032e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10a      	bne.n	8003300 <packet_feed_byte+0x30c>
									dio_output_set(i+startIndx, false);
 80032ea:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 80032ee:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80032f2:	4413      	add	r3, r2
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fe fc4f 	bl	8001b9c <dio_output_set>
 80032fe:	e01b      	b.n	8003338 <packet_feed_byte+0x344>
								}else if(val == 1){
 8003300:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003304:	2b01      	cmp	r3, #1
 8003306:	d10a      	bne.n	800331e <packet_feed_byte+0x32a>
									dio_output_set(i+startIndx, true);
 8003308:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800330c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003310:	4413      	add	r3, r2
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2101      	movs	r1, #1
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fc40 	bl	8001b9c <dio_output_set>
 800331c:	e00c      	b.n	8003338 <packet_feed_byte+0x344>
									packet_send_nak(st->from_id, channel);  //Invalid value.
 800331e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003320:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003324:	79fa      	ldrb	r2, [r7, #7]
 8003326:	4611      	mov	r1, r2
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fe1a 	bl	8002f62 <packet_send_nak>
									break;
 800332e:	e00e      	b.n	800334e <packet_feed_byte+0x35a>
 8003330:	20001e28 	.word	0x20001e28
 8003334:	20001e26 	.word	0x20001e26
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8003338:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800333c:	3301      	adds	r3, #1
 800333e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8003342:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003346:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800334a:	429a      	cmp	r2, r3
 800334c:	d3c0      	bcc.n	80032d0 <packet_feed_byte+0x2dc>
							packet_send_ack(st->from_id, channel);
 800334e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003350:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003354:	79fa      	ldrb	r2, [r7, #7]
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff fded 	bl	8002f38 <packet_send_ack>
						break;
 800335e:	e2a9      	b.n	80038b4 <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 8003360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003362:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003366:	79fa      	ldrb	r2, [r7, #7]
 8003368:	4611      	mov	r1, r2
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fdf9 	bl	8002f62 <packet_send_nak>
						break;
 8003370:	e2a0      	b.n	80038b4 <packet_feed_byte+0x8c0>
							if (payload_len < 1) {  // just cmd
 8003372:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003376:	2b00      	cmp	r3, #0
 8003378:	d108      	bne.n	800338c <packet_feed_byte+0x398>
								packet_send_nak(st->from_id, channel);
 800337a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800337c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003380:	79fa      	ldrb	r2, [r7, #7]
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f7ff fdec 	bl	8002f62 <packet_send_nak>
								break;
 800338a:	e293      	b.n	80038b4 <packet_feed_byte+0x8c0>
							uint8_t numDigInputs = dio_get_input_count();
 800338c:	f7fe fcd8 	bl	8001d40 <dio_get_input_count>
 8003390:	4603      	mov	r3, r0
 8003392:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
							uint8_t numDigInBytes = (numDigInputs / 8) + (numDigInputs % 8 > 0 ? 1 : 0);
 8003396:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800339a:	08db      	lsrs	r3, r3, #3
 800339c:	b2db      	uxtb	r3, r3
 800339e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80033a2:	f002 0207 	and.w	r2, r2, #7
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	2a00      	cmp	r2, #0
 80033aa:	bf14      	ite	ne
 80033ac:	2201      	movne	r2, #1
 80033ae:	2200      	moveq	r2, #0
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	4413      	add	r3, r2
 80033b4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
							uint8_t numAnaInputs = aio_get_input_count();
 80033b8:	f7fd f96a 	bl	8000690 <aio_get_input_count>
 80033bc:	4603      	mov	r3, r0
 80033be:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
							uint8_t numAnaInBytes = numAnaInputs * 2;
 80033c2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
							uint8_t getInVal[DIO_INPUT_COUNT_MAX + (AIO_INPUT_COUNT_MAX * 2)] = {0};
 80033cc:	f107 0318 	add.w	r3, r7, #24
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]
 80033da:	611a      	str	r2, [r3, #16]
							uint8_t n = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							getInVal[0] = CMD_GETINPUTS;
 80033e2:	2302      	movs	r3, #2
 80033e4:	763b      	strb	r3, [r7, #24]
							getInVal[1] = numDigInBytes + numAnaInBytes;
 80033e6:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80033ea:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80033ee:	4413      	add	r3, r2
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	767b      	strb	r3, [r7, #25]
							getInVal[2] = numDigInBytes;
 80033f4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80033f8:	76bb      	strb	r3, [r7, #26]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 80033fa:	2300      	movs	r3, #0
 80033fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8003400:	e02b      	b.n	800345a <packet_feed_byte+0x466>
								n = 3 + (i/8);
 8003402:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8003406:	08db      	lsrs	r3, r3, #3
 8003408:	b2db      	uxtb	r3, r3
 800340a:	3303      	adds	r3, #3
 800340c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
								if (dio_input_get(i)) getInVal[n] |= (1 << (i%8));
 8003410:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe fc61 	bl	8001cdc <dio_input_get>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d017      	beq.n	8003450 <packet_feed_byte+0x45c>
 8003420:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003424:	3368      	adds	r3, #104	@ 0x68
 8003426:	443b      	add	r3, r7
 8003428:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 800342c:	b25a      	sxtb	r2, r3
 800342e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	2101      	movs	r1, #1
 8003438:	fa01 f303 	lsl.w	r3, r1, r3
 800343c:	b25b      	sxtb	r3, r3
 800343e:	4313      	orrs	r3, r2
 8003440:	b25a      	sxtb	r2, r3
 8003442:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	3368      	adds	r3, #104	@ 0x68
 800344a:	443b      	add	r3, r7
 800344c:	f803 2c50 	strb.w	r2, [r3, #-80]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8003450:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8003454:	3301      	adds	r3, #1
 8003456:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 800345a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800345e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003462:	429a      	cmp	r2, r3
 8003464:	d3cd      	bcc.n	8003402 <packet_feed_byte+0x40e>
							n++;
 8003466:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800346a:	3301      	adds	r3, #1
 800346c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8003470:	2300      	movs	r3, #0
 8003472:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8003476:	e023      	b.n	80034c0 <packet_feed_byte+0x4cc>
								uint16_t ainVal = aio_input_get(a);
 8003478:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800347c:	4618      	mov	r0, r3
 800347e:	f7fd f8ed 	bl	800065c <aio_input_get>
 8003482:	4603      	mov	r3, r0
 8003484:	867b      	strh	r3, [r7, #50]	@ 0x32
								getInVal[n] = (uint8_t)(ainVal & 0xFF);
 8003486:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800348a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	3368      	adds	r3, #104	@ 0x68
 8003490:	443b      	add	r3, r7
 8003492:	f803 2c50 	strb.w	r2, [r3, #-80]
								getInVal[n+1] = (uint8_t)(ainVal >> 8);
 8003496:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	b29a      	uxth	r2, r3
 800349c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80034a0:	3301      	adds	r3, #1
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	3368      	adds	r3, #104	@ 0x68
 80034a6:	443b      	add	r3, r7
 80034a8:	f803 2c50 	strb.w	r2, [r3, #-80]
								n+=2;
 80034ac:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80034b0:	3302      	adds	r3, #2
 80034b2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
							for(uint8_t a = 0; a < numAnaInputs; a++){
 80034b6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80034ba:	3301      	adds	r3, #1
 80034bc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80034c0:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 80034c4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d3d5      	bcc.n	8003478 <packet_feed_byte+0x484>
							packet_sendNew(st->from_id, getInVal, n, channel);
 80034cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ce:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 80034d2:	79fb      	ldrb	r3, [r7, #7]
 80034d4:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 80034d8:	f107 0118 	add.w	r1, r7, #24
 80034dc:	f7ff fc34 	bl	8002d48 <packet_sendNew>
						break;
 80034e0:	e1e8      	b.n	80038b4 <packet_feed_byte+0x8c0>
						if(payload_len == 10+1) {
 80034e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80034e6:	2b0b      	cmp	r3, #11
 80034e8:	d176      	bne.n	80035d8 <packet_feed_byte+0x5e4>
							uint8_t slot 		= payload[3]; //incoming indexes are all 0-based.
 80034ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034ec:	3303      	adds	r3, #3
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
							uint8_t line_num 	= payload[4];
 80034f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034f6:	3304      	adds	r3, #4
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 80034fe:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003502:	2b03      	cmp	r3, #3
 8003504:	d85f      	bhi.n	80035c6 <packet_feed_byte+0x5d2>
 8003506:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800350a:	2b63      	cmp	r3, #99	@ 0x63
 800350c:	d85b      	bhi.n	80035c6 <packet_feed_byte+0x5d2>
								app_line_t *line = &apps[slot].lines[line_num];
 800350e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003512:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8003516:	00d2      	lsls	r2, r2, #3
 8003518:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800351c:	fb01 f303 	mul.w	r3, r1, r3
 8003520:	4413      	add	r3, r2
 8003522:	4abb      	ldr	r2, [pc, #748]	@ (8003810 <packet_feed_byte+0x81c>)
 8003524:	4413      	add	r3, r2
 8003526:	63bb      	str	r3, [r7, #56]	@ 0x38
								line->command     = payload[5];
 8003528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800352a:	3305      	adds	r3, #5
 800352c:	781a      	ldrb	r2, [r3, #0]
 800352e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003530:	701a      	strb	r2, [r3, #0]
								line->port        = payload[6];
 8003532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003534:	3306      	adds	r3, #6
 8003536:	781a      	ldrb	r2, [r3, #0]
 8003538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353a:	705a      	strb	r2, [r3, #1]
								line->goto_true   = payload[7];
 800353c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800353e:	3307      	adds	r3, #7
 8003540:	781a      	ldrb	r2, [r3, #0]
 8003542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003544:	709a      	strb	r2, [r3, #2]
								line->goto_false  = payload[8];
 8003546:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003548:	3308      	adds	r3, #8
 800354a:	781a      	ldrb	r2, [r3, #0]
 800354c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800354e:	70da      	strb	r2, [r3, #3]
								line->param1      = (payload[9] << 8) | payload[10];
 8003550:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003552:	3309      	adds	r3, #9
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800355a:	320a      	adds	r2, #10
 800355c:	7812      	ldrb	r2, [r2, #0]
 800355e:	4313      	orrs	r3, r2
 8003560:	461a      	mov	r2, r3
 8003562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003564:	605a      	str	r2, [r3, #4]
								if(line_num >= apps[slot].num_lines){
 8003566:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800356a:	4aa9      	ldr	r2, [pc, #676]	@ (8003810 <packet_feed_byte+0x81c>)
 800356c:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	4413      	add	r3, r2
 8003576:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8003580:	429a      	cmp	r2, r3
 8003582:	d30f      	bcc.n	80035a4 <packet_feed_byte+0x5b0>
									apps[slot].num_lines = line_num + 1;
 8003584:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003588:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800358c:	3201      	adds	r2, #1
 800358e:	b2d0      	uxtb	r0, r2
 8003590:	4a9f      	ldr	r2, [pc, #636]	@ (8003810 <packet_feed_byte+0x81c>)
 8003592:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8003596:	fb01 f303 	mul.w	r3, r1, r3
 800359a:	4413      	add	r3, r2
 800359c:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80035a0:	4602      	mov	r2, r0
 80035a2:	701a      	strb	r2, [r3, #0]
								packet_send_ack(st->from_id, channel);
 80035a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035a6:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80035aa:	79fa      	ldrb	r2, [r7, #7]
 80035ac:	4611      	mov	r1, r2
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff fcc2 	bl	8002f38 <packet_send_ack>
								if(status_led_get_mode() == LED_MODE_NOAPP){
 80035b4:	f000 fb2a 	bl	8003c0c <status_led_get_mode>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d115      	bne.n	80035ea <packet_feed_byte+0x5f6>
									status_led_set_mode(LED_MODE_STOPPED);
 80035be:	2002      	movs	r0, #2
 80035c0:	f000 fb0c 	bl	8003bdc <status_led_set_mode>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 80035c4:	e011      	b.n	80035ea <packet_feed_byte+0x5f6>
								packet_send_nak(st->from_id, channel);
 80035c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035c8:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80035cc:	79fa      	ldrb	r2, [r7, #7]
 80035ce:	4611      	mov	r1, r2
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fcc6 	bl	8002f62 <packet_send_nak>
						break;
 80035d6:	e16d      	b.n	80038b4 <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 80035d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035da:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80035de:	79fa      	ldrb	r2, [r7, #7]
 80035e0:	4611      	mov	r1, r2
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fcbd 	bl	8002f62 <packet_send_nak>
						break;
 80035e8:	e164      	b.n	80038b4 <packet_feed_byte+0x8c0>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 80035ea:	bf00      	nop
						break;
 80035ec:	e162      	b.n	80038b4 <packet_feed_byte+0x8c0>
						if (payload_len == 5) {
 80035ee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80035f2:	2b05      	cmp	r3, #5
 80035f4:	d132      	bne.n	800365c <packet_feed_byte+0x668>
							uint8_t slot   = payload[3]; 	//Appwriter sends 0-based indexes.
 80035f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035f8:	3303      	adds	r3, #3
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
							uint8_t action = payload[4];
 8003600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003602:	3304      	adds	r3, #4
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
							if (slot < NUM_APPS) {
 800360a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800360e:	2b03      	cmp	r3, #3
 8003610:	d81b      	bhi.n	800364a <packet_feed_byte+0x656>
								if (action == 1) app_start(slot);
 8003612:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003616:	2b01      	cmp	r3, #1
 8003618:	d105      	bne.n	8003626 <packet_feed_byte+0x632>
 800361a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800361e:	4618      	mov	r0, r3
 8003620:	f7fd fada 	bl	8000bd8 <app_start>
 8003624:	e008      	b.n	8003638 <packet_feed_byte+0x644>
								else if (action == 0) app_stop(slot);
 8003626:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800362a:	2b00      	cmp	r3, #0
 800362c:	d104      	bne.n	8003638 <packet_feed_byte+0x644>
 800362e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003632:	4618      	mov	r0, r3
 8003634:	f7fd fafe 	bl	8000c34 <app_stop>
								packet_send_ack(st->from_id, channel);
 8003638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800363a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800363e:	79fa      	ldrb	r2, [r7, #7]
 8003640:	4611      	mov	r1, r2
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff fc78 	bl	8002f38 <packet_send_ack>
						break;
 8003648:	e134      	b.n	80038b4 <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 800364a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800364c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003650:	79fa      	ldrb	r2, [r7, #7]
 8003652:	4611      	mov	r1, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fc84 	bl	8002f62 <packet_send_nak>
						break;
 800365a:	e12b      	b.n	80038b4 <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 800365c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800365e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003662:	79fa      	ldrb	r2, [r7, #7]
 8003664:	4611      	mov	r1, r2
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff fc7b 	bl	8002f62 <packet_send_nak>
						break;
 800366c:	e122      	b.n	80038b4 <packet_feed_byte+0x8c0>
						if (payload_len >= 6) {
 800366e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003672:	2b05      	cmp	r3, #5
 8003674:	d931      	bls.n	80036da <packet_feed_byte+0x6e6>
							uint8_t slot = payload[3];
 8003676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003678:	3303      	adds	r3, #3
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
							uint16_t msg  = (payload[5] << 8) | payload[4];
 8003680:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003682:	3305      	adds	r3, #5
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	b21b      	sxth	r3, r3
 8003688:	021b      	lsls	r3, r3, #8
 800368a:	b21a      	sxth	r2, r3
 800368c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800368e:	3304      	adds	r3, #4
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	b21b      	sxth	r3, r3
 8003694:	4313      	orrs	r3, r2
 8003696:	b21b      	sxth	r3, r3
 8003698:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
							if (slot < NUM_APPS) {
 800369c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d811      	bhi.n	80036c8 <packet_feed_byte+0x6d4>
								app_receive_msg(slot, msg);
 80036a4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80036ae:	4611      	mov	r1, r2
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fd fadb 	bl	8000c6c <app_receive_msg>
								packet_send_ack(st->from_id, channel);
 80036b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b8:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80036bc:	79fa      	ldrb	r2, [r7, #7]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff fc39 	bl	8002f38 <packet_send_ack>
						break;
 80036c6:	e0f5      	b.n	80038b4 <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 80036c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ca:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80036ce:	79fa      	ldrb	r2, [r7, #7]
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff fc45 	bl	8002f62 <packet_send_nak>
						break;
 80036d8:	e0ec      	b.n	80038b4 <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 80036da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036dc:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80036e0:	79fa      	ldrb	r2, [r7, #7]
 80036e2:	4611      	mov	r1, r2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff fc3c 	bl	8002f62 <packet_send_nak>
						break;
 80036ea:	e0e3      	b.n	80038b4 <packet_feed_byte+0x8c0>
						if (payload_len >= 6) {
 80036ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d958      	bls.n	80037a6 <packet_feed_byte+0x7b2>
							uint8_t slot = payload[3]; //Appwriter does the translation between 0-based and 1-based, so we always use 0-based.
 80036f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036f6:	3303      	adds	r3, #3
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
							if (slot < NUM_APPS) {
 80036fe:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003702:	2b03      	cmp	r3, #3
 8003704:	d846      	bhi.n	8003794 <packet_feed_byte+0x7a0>
								getAppStat[0] = CMD_APP_STATUS;
 8003706:	2306      	movs	r3, #6
 8003708:	733b      	strb	r3, [r7, #12]
								getAppStat[1] = 5;   		// len of data in this sub payload(???) --This is what was seen in all baby board responses and isn't used by appwriter. Just a placeholder for now.
 800370a:	2305      	movs	r3, #5
 800370c:	737b      	strb	r3, [r7, #13]
								getAppStat[2] = 0;		// same as resp[0]- this is standard baby board response, unknown use, so keep it as placeholder for now.
 800370e:	2300      	movs	r3, #0
 8003710:	73bb      	strb	r3, [r7, #14]
								getAppStat[3] = slot;
 8003712:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003716:	73fb      	strb	r3, [r7, #15]
								getAppStat[4] = (uint8_t)(apps[slot].outgoing_msg & 0xFF);			//outgoing message, low byte
 8003718:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800371c:	4a3c      	ldr	r2, [pc, #240]	@ (8003810 <packet_feed_byte+0x81c>)
 800371e:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8003722:	fb01 f303 	mul.w	r3, r1, r3
 8003726:	4413      	add	r3, r2
 8003728:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	743b      	strb	r3, [r7, #16]
								getAppStat[5] = (uint8_t)((apps[slot].outgoing_msg >> 8) & 0xFF);	//outgoing message, high byte
 8003732:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003736:	4a36      	ldr	r2, [pc, #216]	@ (8003810 <packet_feed_byte+0x81c>)
 8003738:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800373c:	fb01 f303 	mul.w	r3, r1, r3
 8003740:	4413      	add	r3, r2
 8003742:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	0a1b      	lsrs	r3, r3, #8
 800374a:	b29b      	uxth	r3, r3
 800374c:	b2db      	uxtb	r3, r3
 800374e:	747b      	strb	r3, [r7, #17]
								getAppStat[6] = apps[slot].current_line;
 8003750:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8003754:	4a2e      	ldr	r2, [pc, #184]	@ (8003810 <packet_feed_byte+0x81c>)
 8003756:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800375a:	fb01 f303 	mul.w	r3, r1, r3
 800375e:	4413      	add	r3, r2
 8003760:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	74bb      	strb	r3, [r7, #18]
								getAppStat[7] = apps[slot].running ? 1 : 0;
 8003768:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800376c:	4a28      	ldr	r2, [pc, #160]	@ (8003810 <packet_feed_byte+0x81c>)
 800376e:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	74fb      	strb	r3, [r7, #19]
								packet_sendNew(st->from_id, getAppStat, 8, channel);
 8003780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003782:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f107 010c 	add.w	r1, r7, #12
 800378c:	2208      	movs	r2, #8
 800378e:	f7ff fadb 	bl	8002d48 <packet_sendNew>
 8003792:	e08f      	b.n	80038b4 <packet_feed_byte+0x8c0>
								packet_send_nak(st->from_id, channel);
 8003794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003796:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800379a:	79fa      	ldrb	r2, [r7, #7]
 800379c:	4611      	mov	r1, r2
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff fbdf 	bl	8002f62 <packet_send_nak>
						break;
 80037a4:	e086      	b.n	80038b4 <packet_feed_byte+0x8c0>
							packet_send_nak(st->from_id, channel);
 80037a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037a8:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80037ac:	79fa      	ldrb	r2, [r7, #7]
 80037ae:	4611      	mov	r1, r2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fbd6 	bl	8002f62 <packet_send_nak>
						break;
 80037b6:	e07d      	b.n	80038b4 <packet_feed_byte+0x8c0>
							if (payload_len < 1) {  // just cmd
 80037b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d108      	bne.n	80037d2 <packet_feed_byte+0x7de>
								packet_send_nak(st->from_id, channel);
 80037c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037c2:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80037c6:	79fa      	ldrb	r2, [r7, #7]
 80037c8:	4611      	mov	r1, r2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fbc9 	bl	8002f62 <packet_send_nak>
								break;
 80037d0:	e070      	b.n	80038b4 <packet_feed_byte+0x8c0>
							uint8_t numDigOutputs = dio_get_output_count();
 80037d2:	f7fe facb 	bl	8001d6c <dio_get_output_count>
 80037d6:	4603      	mov	r3, r0
 80037d8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
							uint8_t numDigOutBytes = ((numDigOutputs +7) / 8);
 80037dc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80037e0:	3307      	adds	r3, #7
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	da00      	bge.n	80037e8 <packet_feed_byte+0x7f4>
 80037e6:	3307      	adds	r3, #7
 80037e8:	10db      	asrs	r3, r3, #3
 80037ea:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
							uint8_t getOutVal[3 + ((DIO_OUTPUT_COUNT_MAX + 7) / 8)] = {0};
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
							uint8_t d = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
							getOutVal[0] = CMD_GETOUTPUTS;
 80037f8:	2307      	movs	r3, #7
 80037fa:	753b      	strb	r3, [r7, #20]
							getOutVal[1] = numDigOutBytes;
 80037fc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003800:	757b      	strb	r3, [r7, #21]
							getOutVal[2] = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	75bb      	strb	r3, [r7, #22]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 8003806:	2300      	movs	r3, #0
 8003808:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 800380c:	e02e      	b.n	800386c <packet_feed_byte+0x878>
 800380e:	bf00      	nop
 8003810:	200001a0 	.word	0x200001a0
								d = 3 + (i/8);
 8003814:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8003818:	08db      	lsrs	r3, r3, #3
 800381a:	b2db      	uxtb	r3, r3
 800381c:	3303      	adds	r3, #3
 800381e:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
								if (dio_output_get(i)) getOutVal[d] |= (1 << (i%8));
 8003822:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe fa1a 	bl	8001c60 <dio_output_get>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d017      	beq.n	8003862 <packet_feed_byte+0x86e>
 8003832:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8003836:	3368      	adds	r3, #104	@ 0x68
 8003838:	443b      	add	r3, r7
 800383a:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 800383e:	b25a      	sxtb	r2, r3
 8003840:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	2101      	movs	r1, #1
 800384a:	fa01 f303 	lsl.w	r3, r1, r3
 800384e:	b25b      	sxtb	r3, r3
 8003850:	4313      	orrs	r3, r2
 8003852:	b25a      	sxtb	r2, r3
 8003854:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8003858:	b2d2      	uxtb	r2, r2
 800385a:	3368      	adds	r3, #104	@ 0x68
 800385c:	443b      	add	r3, r7
 800385e:	f803 2c54 	strb.w	r2, [r3, #-84]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 8003862:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8003866:	3301      	adds	r3, #1
 8003868:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 800386c:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 8003870:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003874:	429a      	cmp	r2, r3
 8003876:	d3cd      	bcc.n	8003814 <packet_feed_byte+0x820>
							d++;
 8003878:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800387c:	3301      	adds	r3, #1
 800387e:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
							packet_sendNew(st->from_id, getOutVal, d, channel);
 8003882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003884:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8003888:	79fb      	ldrb	r3, [r7, #7]
 800388a:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 800388e:	f107 0114 	add.w	r1, r7, #20
 8003892:	f7ff fa59 	bl	8002d48 <packet_sendNew>
						break;
 8003896:	e00d      	b.n	80038b4 <packet_feed_byte+0x8c0>

					default:
						packet_send_ack(st->from_id, channel);
 8003898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800389a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800389e:	79fa      	ldrb	r2, [r7, #7]
 80038a0:	4611      	mov	r1, r2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff fb48 	bl	8002f38 <packet_send_ack>
						break;
 80038a8:	e004      	b.n	80038b4 <packet_feed_byte+0x8c0>
				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 80038aa:	bf00      	nop
 80038ac:	e002      	b.n	80038b4 <packet_feed_byte+0x8c0>
					goto rx_reset;
 80038ae:	bf00      	nop
 80038b0:	e000      	b.n	80038b4 <packet_feed_byte+0x8c0>
						break;
 80038b2:	bf00      	nop
				}

			rx_reset:
				st->state = RX_IDLE;
 80038b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
				st->idx   = 0;
 80038bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038be:	2200      	movs	r2, #0
 80038c0:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
			} else {
				st->buffer[st->idx++] = byte;
				st->state = RX_GETTING;
			}
			break;
 80038c4:	e015      	b.n	80038f2 <packet_feed_byte+0x8fe>
				st->buffer[st->idx++] = byte;
 80038c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038c8:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	b291      	uxth	r1, r2
 80038d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80038d2:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 80038d6:	4619      	mov	r1, r3
 80038d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038da:	79ba      	ldrb	r2, [r7, #6]
 80038dc:	545a      	strb	r2, [r3, r1]
				st->state = RX_GETTING;
 80038de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038e0:	2203      	movs	r2, #3
 80038e2:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
			break;
 80038e6:	e004      	b.n	80038f2 <packet_feed_byte+0x8fe>
    if (channel >= CH_COUNT) return;
 80038e8:	bf00      	nop
 80038ea:	e002      	b.n	80038f2 <packet_feed_byte+0x8fe>
            break;
 80038ec:	bf00      	nop
 80038ee:	e000      	b.n	80038f2 <packet_feed_byte+0x8fe>
            break;
 80038f0:	bf00      	nop
    }
}
 80038f2:	3768      	adds	r7, #104	@ 0x68
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <millis>:
} g = {0};

// ---------------------------------------------------------------------------
// Helpers
// ---------------------------------------------------------------------------
static inline uint32_t millis(void) { return HAL_GetTick(); }
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	f003 ffc4 	bl	8007888 <HAL_GetTick>
 8003900:	4603      	mov	r3, r0
 8003902:	4618      	mov	r0, r3
 8003904:	bd80      	pop	{r7, pc}

08003906 <led_write>:

static inline void led_write(const led_gpio_t* led, bool on)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b082      	sub	sp, #8
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	460b      	mov	r3, r1
 8003910:	70fb      	strb	r3, [r7, #3]
    if (!led->port) return;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d011      	beq.n	800393e <led_write+0x38>
    HAL_GPIO_WritePin(led->port, led->pin,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	8899      	ldrh	r1, [r3, #4]
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	799b      	ldrb	r3, [r3, #6]
    HAL_GPIO_WritePin(led->port, led->pin,
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <led_write+0x28>
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 800392a:	78fb      	ldrb	r3, [r7, #3]
 800392c:	e003      	b.n	8003936 <led_write+0x30>
                           : (on ? GPIO_PIN_RESET : GPIO_PIN_SET));
 800392e:	78fb      	ldrb	r3, [r7, #3]
 8003930:	f083 0301 	eor.w	r3, r3, #1
 8003934:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(led->port, led->pin,
 8003936:	461a      	mov	r2, r3
 8003938:	f005 fc22 	bl	8009180 <HAL_GPIO_WritePin>
 800393c:	e000      	b.n	8003940 <led_write+0x3a>
    if (!led->port) return;
 800393e:	bf00      	nop
}
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
	...

08003948 <get_current_main_pattern_state>:

static bool get_current_main_pattern_state(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
    uint32_t t = millis();
 800394e:	f7ff ffd3 	bl	80038f8 <millis>
 8003952:	60f8      	str	r0, [r7, #12]

    switch (g.mode) {
 8003954:	4b26      	ldr	r3, [pc, #152]	@ (80039f0 <get_current_main_pattern_state+0xa8>)
 8003956:	7a1b      	ldrb	r3, [r3, #8]
 8003958:	2b03      	cmp	r3, #3
 800395a:	d843      	bhi.n	80039e4 <get_current_main_pattern_state+0x9c>
 800395c:	a201      	add	r2, pc, #4	@ (adr r2, 8003964 <get_current_main_pattern_state+0x1c>)
 800395e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003962:	bf00      	nop
 8003964:	08003975 	.word	0x08003975
 8003968:	08003979 	.word	0x08003979
 800396c:	0800399d 	.word	0x0800399d
 8003970:	080039c1 	.word	0x080039c1
        case LED_MODE_BOOTING:
            return false;
 8003974:	2300      	movs	r3, #0
 8003976:	e036      	b.n	80039e6 <get_current_main_pattern_state+0x9e>

        case LED_MODE_NOAPP:
        	uint32_t cycle = t % 4000;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4a1e      	ldr	r2, [pc, #120]	@ (80039f4 <get_current_main_pattern_state+0xac>)
 800397c:	fba2 1203 	umull	r1, r2, r2, r3
 8003980:	0a12      	lsrs	r2, r2, #8
 8003982:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8003986:	fb01 f202 	mul.w	r2, r1, r2
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	603b      	str	r3, [r7, #0]
        	return (cycle < 250);  // ON for first 250ms of 2s
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2bf9      	cmp	r3, #249	@ 0xf9
 8003992:	bf94      	ite	ls
 8003994:	2301      	movls	r3, #1
 8003996:	2300      	movhi	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	e024      	b.n	80039e6 <get_current_main_pattern_state+0x9e>

        case LED_MODE_STOPPED: {
            uint32_t cycle = t % 1500;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4a16      	ldr	r2, [pc, #88]	@ (80039f8 <get_current_main_pattern_state+0xb0>)
 80039a0:	fba2 1203 	umull	r1, r2, r2, r3
 80039a4:	0952      	lsrs	r2, r2, #5
 80039a6:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80039aa:	fb01 f202 	mul.w	r2, r1, r2
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	607b      	str	r3, [r7, #4]
            return (cycle < 250);  // ON for first 250ms of 2s
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2bf9      	cmp	r3, #249	@ 0xf9
 80039b6:	bf94      	ite	ls
 80039b8:	2301      	movls	r3, #1
 80039ba:	2300      	movhi	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	e012      	b.n	80039e6 <get_current_main_pattern_state+0x9e>
        }

        case LED_MODE_RUNNING: {
            uint32_t cycle = t % 500;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4a0c      	ldr	r2, [pc, #48]	@ (80039f4 <get_current_main_pattern_state+0xac>)
 80039c4:	fba2 1203 	umull	r1, r2, r2, r3
 80039c8:	0952      	lsrs	r2, r2, #5
 80039ca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80039ce:	fb01 f202 	mul.w	r2, r1, r2
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	60bb      	str	r3, [r7, #8]
            return (cycle < 250);  // 50% duty, 2 Hz
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2bf9      	cmp	r3, #249	@ 0xf9
 80039da:	bf94      	ite	ls
 80039dc:	2301      	movls	r3, #1
 80039de:	2300      	movhi	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	e000      	b.n	80039e6 <get_current_main_pattern_state+0x9e>
        }

        default:
            return false;
 80039e4:	2300      	movs	r3, #0
    }
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20002644 	.word	0x20002644
 80039f4:	10624dd3 	.word	0x10624dd3
 80039f8:	057619f1 	.word	0x057619f1

080039fc <update_leds>:

static void update_leds(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
    bool main_pattern = get_current_main_pattern_state();
 8003a02:	f7ff ffa1 	bl	8003948 <get_current_main_pattern_state>
 8003a06:	4603      	mov	r3, r0
 8003a08:	73bb      	strb	r3, [r7, #14]

    // Handle dataActivity overlay
    if (g.data_activity_active) {
 8003a0a:	4b39      	ldr	r3, [pc, #228]	@ (8003af0 <update_leds+0xf4>)
 8003a0c:	7c1b      	ldrb	r3, [r3, #16]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d056      	beq.n	8003ac0 <update_leds+0xc4>
        uint32_t elapsed = millis() - g.da_start_ms;
 8003a12:	f7ff ff71 	bl	80038f8 <millis>
 8003a16:	4602      	mov	r2, r0
 8003a18:	4b35      	ldr	r3, [pc, #212]	@ (8003af0 <update_leds+0xf4>)
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	60bb      	str	r3, [r7, #8]

        if (g.cfg->num_leds == 2) {
 8003a20:	4b33      	ldr	r3, [pc, #204]	@ (8003af0 <update_leds+0xf4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d11c      	bne.n	8003a64 <update_leds+0x68>
            // LED2: dedicated data activity  simple 50ms ON pulse
            bool led2_on = (elapsed < 50);
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b31      	cmp	r3, #49	@ 0x31
 8003a2e:	bf94      	ite	ls
 8003a30:	2301      	movls	r3, #1
 8003a32:	2300      	movhi	r3, #0
 8003a34:	71fb      	strb	r3, [r7, #7]
            led_write(&g.cfg->led2, led2_on);
 8003a36:	4b2e      	ldr	r3, [pc, #184]	@ (8003af0 <update_leds+0xf4>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	330c      	adds	r3, #12
 8003a3c:	79fa      	ldrb	r2, [r7, #7]
 8003a3e:	4611      	mov	r1, r2
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff ff60 	bl	8003906 <led_write>

            // LED1: continues normal pattern
            led_write(&g.cfg->led1, main_pattern);
 8003a46:	4b2a      	ldr	r3, [pc, #168]	@ (8003af0 <update_leds+0xf4>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	7bba      	ldrb	r2, [r7, #14]
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff ff58 	bl	8003906 <led_write>

            if (elapsed >= 150) {
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b95      	cmp	r3, #149	@ 0x95
 8003a5a:	d945      	bls.n	8003ae8 <update_leds+0xec>
                g.data_activity_active = false;
 8003a5c:	4b24      	ldr	r3, [pc, #144]	@ (8003af0 <update_leds+0xf4>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	741a      	strb	r2, [r3, #16]
        led_write(&g.cfg->led1, main_pattern);
        if (g.cfg->num_leds == 2) {
            led_write(&g.cfg->led2, false);  // LED2 off when idle
        }
    }
}
 8003a62:	e041      	b.n	8003ae8 <update_leds+0xec>
        else if (g.cfg->num_leds == 1) {
 8003a64:	4b22      	ldr	r3, [pc, #136]	@ (8003af0 <update_leds+0xf4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d13c      	bne.n	8003ae8 <update_leds+0xec>
            if (elapsed < 10) {
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b09      	cmp	r3, #9
 8003a72:	d805      	bhi.n	8003a80 <update_leds+0x84>
                output = false;
 8003a74:	2300      	movs	r3, #0
 8003a76:	73fb      	strb	r3, [r7, #15]
                g.da_step = 0;
 8003a78:	4b1d      	ldr	r3, [pc, #116]	@ (8003af0 <update_leds+0xf4>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	761a      	strb	r2, [r3, #24]
 8003a7e:	e016      	b.n	8003aae <update_leds+0xb2>
            else if (elapsed < 40) {
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b27      	cmp	r3, #39	@ 0x27
 8003a84:	d805      	bhi.n	8003a92 <update_leds+0x96>
                output = true;
 8003a86:	2301      	movs	r3, #1
 8003a88:	73fb      	strb	r3, [r7, #15]
                g.da_step = 1;
 8003a8a:	4b19      	ldr	r3, [pc, #100]	@ (8003af0 <update_leds+0xf4>)
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	761a      	strb	r2, [r3, #24]
 8003a90:	e00d      	b.n	8003aae <update_leds+0xb2>
            else if (elapsed < 80) {
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b4f      	cmp	r3, #79	@ 0x4f
 8003a96:	d805      	bhi.n	8003aa4 <update_leds+0xa8>
                output = false;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	73fb      	strb	r3, [r7, #15]
                g.da_step = 2;
 8003a9c:	4b14      	ldr	r3, [pc, #80]	@ (8003af0 <update_leds+0xf4>)
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	761a      	strb	r2, [r3, #24]
 8003aa2:	e004      	b.n	8003aae <update_leds+0xb2>
                g.data_activity_active = false;
 8003aa4:	4b12      	ldr	r3, [pc, #72]	@ (8003af0 <update_leds+0xf4>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	741a      	strb	r2, [r3, #16]
                output = main_pattern;
 8003aaa:	7bbb      	ldrb	r3, [r7, #14]
 8003aac:	73fb      	strb	r3, [r7, #15]
            led_write(&g.cfg->led1, output);
 8003aae:	4b10      	ldr	r3, [pc, #64]	@ (8003af0 <update_leds+0xf4>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	3304      	adds	r3, #4
 8003ab4:	7bfa      	ldrb	r2, [r7, #15]
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff ff24 	bl	8003906 <led_write>
}
 8003abe:	e013      	b.n	8003ae8 <update_leds+0xec>
        led_write(&g.cfg->led1, main_pattern);
 8003ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8003af0 <update_leds+0xf4>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	3304      	adds	r3, #4
 8003ac6:	7bba      	ldrb	r2, [r7, #14]
 8003ac8:	4611      	mov	r1, r2
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff ff1b 	bl	8003906 <led_write>
        if (g.cfg->num_leds == 2) {
 8003ad0:	4b07      	ldr	r3, [pc, #28]	@ (8003af0 <update_leds+0xf4>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d106      	bne.n	8003ae8 <update_leds+0xec>
            led_write(&g.cfg->led2, false);  // LED2 off when idle
 8003ada:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <update_leds+0xf4>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	330c      	adds	r3, #12
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff ff0f 	bl	8003906 <led_write>
}
 8003ae8:	bf00      	nop
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20002644 	.word	0x20002644

08003af4 <status_led_init>:

// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------
void status_led_init(board_type_t boardType)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b088      	sub	sp, #32
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	4603      	mov	r3, r0
 8003afc:	71fb      	strb	r3, [r7, #7]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d809      	bhi.n	8003b18 <status_led_init+0x24>
        board_configs[boardType].num_leds == 0) {
 8003b04:	79fa      	ldrb	r2, [r7, #7]
 8003b06:	4932      	ldr	r1, [pc, #200]	@ (8003bd0 <status_led_init+0xdc>)
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	781b      	ldrb	r3, [r3, #0]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <status_led_init+0x28>
        boardType = BOARD_TYPE_MAMA;  // safe fallback
 8003b18:	2302      	movs	r3, #2
 8003b1a:	71fb      	strb	r3, [r7, #7]
    }

    g.board_type = boardType;
 8003b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003bd4 <status_led_init+0xe0>)
 8003b1e:	79fb      	ldrb	r3, [r7, #7]
 8003b20:	7013      	strb	r3, [r2, #0]
    g.cfg        = &board_configs[boardType];
 8003b22:	79fa      	ldrb	r2, [r7, #7]
 8003b24:	4613      	mov	r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4a28      	ldr	r2, [pc, #160]	@ (8003bd0 <status_led_init+0xdc>)
 8003b2e:	4413      	add	r3, r2
 8003b30:	4a28      	ldr	r2, [pc, #160]	@ (8003bd4 <status_led_init+0xe0>)
 8003b32:	6053      	str	r3, [r2, #4]
    g.mode       = LED_MODE_BOOTING;
 8003b34:	4b27      	ldr	r3, [pc, #156]	@ (8003bd4 <status_led_init+0xe0>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	721a      	strb	r2, [r3, #8]
    g.data_activity_active = false;
 8003b3a:	4b26      	ldr	r3, [pc, #152]	@ (8003bd4 <status_led_init+0xe0>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	741a      	strb	r2, [r3, #16]

    // Enable GPIOA clock (all LEDs on PA)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b40:	2300      	movs	r3, #0
 8003b42:	60bb      	str	r3, [r7, #8]
 8003b44:	4b24      	ldr	r3, [pc, #144]	@ (8003bd8 <status_led_init+0xe4>)
 8003b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b48:	4a23      	ldr	r2, [pc, #140]	@ (8003bd8 <status_led_init+0xe4>)
 8003b4a:	f043 0301 	orr.w	r3, r3, #1
 8003b4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b50:	4b21      	ldr	r3, [pc, #132]	@ (8003bd8 <status_led_init+0xe4>)
 8003b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	60bb      	str	r3, [r7, #8]
 8003b5a:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b5c:	f107 030c 	add.w	r3, r7, #12
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b74:	2300      	movs	r3, #0
 8003b76:	61bb      	str	r3, [r7, #24]

    GPIO_InitStruct.Pin = g.cfg->led1.pin;
 8003b78:	4b16      	ldr	r3, [pc, #88]	@ (8003bd4 <status_led_init+0xe0>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	891b      	ldrh	r3, [r3, #8]
 8003b7e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(g.cfg->led1.port, &GPIO_InitStruct);
 8003b80:	4b14      	ldr	r3, [pc, #80]	@ (8003bd4 <status_led_init+0xe0>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f107 020c 	add.w	r2, r7, #12
 8003b8a:	4611      	mov	r1, r2
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f005 f933 	bl	8008df8 <HAL_GPIO_Init>

    if (g.cfg->num_leds == 2) {
 8003b92:	4b10      	ldr	r3, [pc, #64]	@ (8003bd4 <status_led_init+0xe0>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d113      	bne.n	8003bc4 <status_led_init+0xd0>
        GPIO_InitStruct.Pin = g.cfg->led2.pin;
 8003b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <status_led_init+0xe0>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	8a1b      	ldrh	r3, [r3, #16]
 8003ba2:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_Init(g.cfg->led2.port, &GPIO_InitStruct);
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd4 <status_led_init+0xe0>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f107 020c 	add.w	r2, r7, #12
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f005 f921 	bl	8008df8 <HAL_GPIO_Init>
        led_write(&g.cfg->led2, false);
 8003bb6:	4b07      	ldr	r3, [pc, #28]	@ (8003bd4 <status_led_init+0xe0>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	330c      	adds	r3, #12
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff fea1 	bl	8003906 <led_write>
    }

    update_leds();
 8003bc4:	f7ff ff1a 	bl	80039fc <update_leds>
}
 8003bc8:	bf00      	nop
 8003bca:	3720      	adds	r7, #32
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	08014788 	.word	0x08014788
 8003bd4:	20002644 	.word	0x20002644
 8003bd8:	40023800 	.word	0x40023800

08003bdc <status_led_set_mode>:

void status_led_set_mode(status_led_mode_t mode)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	71fb      	strb	r3, [r7, #7]
    if (mode != g.mode) {
 8003be6:	4b08      	ldr	r3, [pc, #32]	@ (8003c08 <status_led_set_mode+0x2c>)
 8003be8:	7a1b      	ldrb	r3, [r3, #8]
 8003bea:	79fa      	ldrb	r2, [r7, #7]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d007      	beq.n	8003c00 <status_led_set_mode+0x24>
        g.mode = mode;
 8003bf0:	4a05      	ldr	r2, [pc, #20]	@ (8003c08 <status_led_set_mode+0x2c>)
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	7213      	strb	r3, [r2, #8]
        g.mode_timer = millis();  // optional phase reset
 8003bf6:	f7ff fe7f 	bl	80038f8 <millis>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	4a02      	ldr	r2, [pc, #8]	@ (8003c08 <status_led_set_mode+0x2c>)
 8003bfe:	60d3      	str	r3, [r2, #12]
    }
}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	20002644 	.word	0x20002644

08003c0c <status_led_get_mode>:

status_led_mode_t status_led_get_mode(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
    return g.mode;
 8003c10:	4b03      	ldr	r3, [pc, #12]	@ (8003c20 <status_led_get_mode+0x14>)
 8003c12:	7a1b      	ldrb	r3, [r3, #8]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20002644 	.word	0x20002644

08003c24 <status_led_data_activity>:

void status_led_data_activity(void){
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
//    g.data_activity_active = true;
//    g.da_start_ms = millis();
//    g.was_led_on_before_da = get_current_main_pattern_state();
//

	if (g.data_activity_active) {
 8003c28:	4b0c      	ldr	r3, [pc, #48]	@ (8003c5c <status_led_data_activity+0x38>)
 8003c2a:	7c1b      	ldrb	r3, [r3, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d113      	bne.n	8003c58 <status_led_data_activity+0x34>
		return;               //  This is the complete fix!
	}

	g.data_activity_active = true;
 8003c30:	4b0a      	ldr	r3, [pc, #40]	@ (8003c5c <status_led_data_activity+0x38>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	741a      	strb	r2, [r3, #16]
	g.da_start_ms = millis();
 8003c36:	f7ff fe5f 	bl	80038f8 <millis>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	4a07      	ldr	r2, [pc, #28]	@ (8003c5c <status_led_data_activity+0x38>)
 8003c3e:	6153      	str	r3, [r2, #20]

	if (g.cfg->num_leds == 1) {
 8003c40:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <status_led_data_activity+0x38>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d107      	bne.n	8003c5a <status_led_data_activity+0x36>
		g.was_led_on_before_da = get_current_main_pattern_state();
 8003c4a:	f7ff fe7d 	bl	8003948 <get_current_main_pattern_state>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	461a      	mov	r2, r3
 8003c52:	4b02      	ldr	r3, [pc, #8]	@ (8003c5c <status_led_data_activity+0x38>)
 8003c54:	765a      	strb	r2, [r3, #25]
 8003c56:	e000      	b.n	8003c5a <status_led_data_activity+0x36>
		return;               //  This is the complete fix!
 8003c58:	bf00      	nop
	}

}
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20002644 	.word	0x20002644

08003c60 <status_led_task>:


void status_led_task(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
    update_leds();
 8003c64:	f7ff feca 	bl	80039fc <update_leds>
}
 8003c68:	bf00      	nop
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	607b      	str	r3, [r7, #4]
 8003c76:	4b10      	ldr	r3, [pc, #64]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7a:	4a0f      	ldr	r2, [pc, #60]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003c7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c82:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c8a:	607b      	str	r3, [r7, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	603b      	str	r3, [r7, #0]
 8003c92:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	4a08      	ldr	r2, [pc, #32]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c9e:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <HAL_MspInit+0x4c>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	40023800 	.word	0x40023800

08003cbc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08a      	sub	sp, #40	@ 0x28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cc4:	f107 0314 	add.w	r3, r7, #20
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	605a      	str	r2, [r3, #4]
 8003cce:	609a      	str	r2, [r3, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
 8003cd2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a24      	ldr	r2, [pc, #144]	@ (8003d6c <HAL_ADC_MspInit+0xb0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d141      	bne.n	8003d62 <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003cde:	2300      	movs	r3, #0
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	4b23      	ldr	r3, [pc, #140]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	4a22      	ldr	r2, [pc, #136]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cec:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cee:	4b20      	ldr	r3, [pc, #128]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf6:	613b      	str	r3, [r7, #16]
 8003cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	4a1b      	ldr	r2, [pc, #108]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d04:	f043 0304 	orr.w	r3, r3, #4
 8003d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d0a:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b15      	ldr	r3, [pc, #84]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1e:	4a14      	ldr	r2, [pc, #80]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d20:	f043 0301 	orr.w	r3, r3, #1
 8003d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d26:	4b12      	ldr	r3, [pc, #72]	@ (8003d70 <HAL_ADC_MspInit+0xb4>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = AIN_VIO_FUSED_Pin|AIN_VLOGIC_Pin|AIN_VIO_UNFUSED_Pin|AIN3_Pin
 8003d32:	233f      	movs	r3, #63	@ 0x3f
 8003d34:	617b      	str	r3, [r7, #20]
                          |AIN1_Pin|AIN0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d36:	2303      	movs	r3, #3
 8003d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d3e:	f107 0314 	add.w	r3, r7, #20
 8003d42:	4619      	mov	r1, r3
 8003d44:	480b      	ldr	r0, [pc, #44]	@ (8003d74 <HAL_ADC_MspInit+0xb8>)
 8003d46:	f005 f857 	bl	8008df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|AIN2_Pin|AIN4_Pin;
 8003d4a:	23c2      	movs	r3, #194	@ 0xc2
 8003d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d56:	f107 0314 	add.w	r3, r7, #20
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	4806      	ldr	r0, [pc, #24]	@ (8003d78 <HAL_ADC_MspInit+0xbc>)
 8003d5e:	f005 f84b 	bl	8008df8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d62:	bf00      	nop
 8003d64:	3728      	adds	r7, #40	@ 0x28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40012000 	.word	0x40012000
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40020800 	.word	0x40020800
 8003d78:	40020000 	.word	0x40020000

08003d7c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08a      	sub	sp, #40	@ 0x28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d84:	f107 0314 	add.w	r3, r7, #20
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	605a      	str	r2, [r3, #4]
 8003d8e:	609a      	str	r2, [r3, #8]
 8003d90:	60da      	str	r2, [r3, #12]
 8003d92:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a17      	ldr	r2, [pc, #92]	@ (8003df8 <HAL_DAC_MspInit+0x7c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d127      	bne.n	8003dee <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	4b16      	ldr	r3, [pc, #88]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da6:	4a15      	ldr	r2, [pc, #84]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003da8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dae:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003db6:	613b      	str	r3, [r7, #16]
 8003db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dca:	4b0c      	ldr	r3, [pc, #48]	@ (8003dfc <HAL_DAC_MspInit+0x80>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003dd6:	2330      	movs	r3, #48	@ 0x30
 8003dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dde:	2300      	movs	r3, #0
 8003de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de2:	f107 0314 	add.w	r3, r7, #20
 8003de6:	4619      	mov	r1, r3
 8003de8:	4805      	ldr	r0, [pc, #20]	@ (8003e00 <HAL_DAC_MspInit+0x84>)
 8003dea:	f005 f805 	bl	8008df8 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8003dee:	bf00      	nop
 8003df0:	3728      	adds	r7, #40	@ 0x28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40007400 	.word	0x40007400
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	40020000 	.word	0x40020000

08003e04 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08e      	sub	sp, #56	@ 0x38
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e0c:	f107 0308 	add.w	r3, r7, #8
 8003e10:	2230      	movs	r2, #48	@ 0x30
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f00e f8b7 	bl	8011f88 <memset>
  if(hrtc->Instance==RTC)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003e50 <HAL_RTC_MspInit+0x4c>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d111      	bne.n	8003e48 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003e24:	2320      	movs	r3, #32
 8003e26:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003e28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e2c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e2e:	f107 0308 	add.w	r3, r7, #8
 8003e32:	4618      	mov	r0, r3
 8003e34:	f007 f8a6 	bl	800af84 <HAL_RCCEx_PeriphCLKConfig>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003e3e:	f7fe fee3 	bl	8002c08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003e42:	4b04      	ldr	r3, [pc, #16]	@ (8003e54 <HAL_RTC_MspInit+0x50>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003e48:	bf00      	nop
 8003e4a:	3738      	adds	r7, #56	@ 0x38
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40002800 	.word	0x40002800
 8003e54:	42470e3c 	.word	0x42470e3c

08003e58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b08c      	sub	sp, #48	@ 0x30
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e60:	f107 031c 	add.w	r3, r7, #28
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	605a      	str	r2, [r3, #4]
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	60da      	str	r2, [r3, #12]
 8003e6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a32      	ldr	r2, [pc, #200]	@ (8003f40 <HAL_SPI_MspInit+0xe8>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d12c      	bne.n	8003ed4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61bb      	str	r3, [r7, #24]
 8003e7e:	4b31      	ldr	r3, [pc, #196]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	4a30      	ldr	r2, [pc, #192]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003e84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e92:	61bb      	str	r3, [r7, #24]
 8003e94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9e:	4a29      	ldr	r2, [pc, #164]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003ea0:	f043 0302 	orr.w	r3, r3, #2
 8003ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ea6:	4b27      	ldr	r3, [pc, #156]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003eb2:	2338      	movs	r3, #56	@ 0x38
 8003eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec6:	f107 031c 	add.w	r3, r7, #28
 8003eca:	4619      	mov	r1, r3
 8003ecc:	481e      	ldr	r0, [pc, #120]	@ (8003f48 <HAL_SPI_MspInit+0xf0>)
 8003ece:	f004 ff93 	bl	8008df8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003ed2:	e031      	b.n	8003f38 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f4c <HAL_SPI_MspInit+0xf4>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d12c      	bne.n	8003f38 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	4b18      	ldr	r3, [pc, #96]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	4a17      	ldr	r2, [pc, #92]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003eee:	4b15      	ldr	r3, [pc, #84]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	4b11      	ldr	r3, [pc, #68]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f02:	4a10      	ldr	r2, [pc, #64]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003f04:	f043 0302 	orr.w	r3, r3, #2
 8003f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f44 <HAL_SPI_MspInit+0xec>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003f16:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f24:	2303      	movs	r3, #3
 8003f26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f28:	2305      	movs	r3, #5
 8003f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f2c:	f107 031c 	add.w	r3, r7, #28
 8003f30:	4619      	mov	r1, r3
 8003f32:	4805      	ldr	r0, [pc, #20]	@ (8003f48 <HAL_SPI_MspInit+0xf0>)
 8003f34:	f004 ff60 	bl	8008df8 <HAL_GPIO_Init>
}
 8003f38:	bf00      	nop
 8003f3a:	3730      	adds	r7, #48	@ 0x30
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40013000 	.word	0x40013000
 8003f44:	40023800 	.word	0x40023800
 8003f48:	40020400 	.word	0x40020400
 8003f4c:	40003800 	.word	0x40003800

08003f50 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003f8c <HAL_TIM_Base_MspInit+0x3c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d10d      	bne.n	8003f7e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <HAL_TIM_Base_MspInit+0x40>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	4a09      	ldr	r2, [pc, #36]	@ (8003f90 <HAL_TIM_Base_MspInit+0x40>)
 8003f6c:	f043 0308 	orr.w	r3, r3, #8
 8003f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f72:	4b07      	ldr	r3, [pc, #28]	@ (8003f90 <HAL_TIM_Base_MspInit+0x40>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	60fb      	str	r3, [r7, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40000c00 	.word	0x40000c00
 8003f90:	40023800 	.word	0x40023800

08003f94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f9c:	f107 030c 	add.w	r3, r7, #12
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]
 8003fa4:	605a      	str	r2, [r3, #4]
 8003fa6:	609a      	str	r2, [r3, #8]
 8003fa8:	60da      	str	r2, [r3, #12]
 8003faa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a12      	ldr	r2, [pc, #72]	@ (8003ffc <HAL_TIM_MspPostInit+0x68>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d11d      	bne.n	8003ff2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <HAL_TIM_MspPostInit+0x6c>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	4a10      	ldr	r2, [pc, #64]	@ (8004000 <HAL_TIM_MspPostInit+0x6c>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004000 <HAL_TIM_MspPostInit+0x6c>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = STATUS_LED_Pin|nLCD_BL_Pin;
 8003fd2:	230c      	movs	r3, #12
 8003fd4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe6:	f107 030c 	add.w	r3, r7, #12
 8003fea:	4619      	mov	r1, r3
 8003fec:	4805      	ldr	r0, [pc, #20]	@ (8004004 <HAL_TIM_MspPostInit+0x70>)
 8003fee:	f004 ff03 	bl	8008df8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003ff2:	bf00      	nop
 8003ff4:	3720      	adds	r7, #32
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	40000c00 	.word	0x40000c00
 8004000:	40023800 	.word	0x40023800
 8004004:	40020000 	.word	0x40020000

08004008 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08e      	sub	sp, #56	@ 0x38
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004010:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
 8004018:	605a      	str	r2, [r3, #4]
 800401a:	609a      	str	r2, [r3, #8]
 800401c:	60da      	str	r2, [r3, #12]
 800401e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a87      	ldr	r2, [pc, #540]	@ (8004244 <HAL_UART_MspInit+0x23c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d135      	bne.n	8004096 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800402a:	2300      	movs	r3, #0
 800402c:	623b      	str	r3, [r7, #32]
 800402e:	4b86      	ldr	r3, [pc, #536]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004032:	4a85      	ldr	r2, [pc, #532]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004034:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004038:	6413      	str	r3, [r2, #64]	@ 0x40
 800403a:	4b83      	ldr	r3, [pc, #524]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800403c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004042:	623b      	str	r3, [r7, #32]
 8004044:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004046:	2300      	movs	r3, #0
 8004048:	61fb      	str	r3, [r7, #28]
 800404a:	4b7f      	ldr	r3, [pc, #508]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404e:	4a7e      	ldr	r2, [pc, #504]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004050:	f043 0304 	orr.w	r3, r3, #4
 8004054:	6313      	str	r3, [r2, #48]	@ 0x30
 8004056:	4b7c      	ldr	r3, [pc, #496]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	61fb      	str	r3, [r7, #28]
 8004060:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004062:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004068:	2302      	movs	r3, #2
 800406a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004070:	2303      	movs	r3, #3
 8004072:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004074:	2308      	movs	r3, #8
 8004076:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004078:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800407c:	4619      	mov	r1, r3
 800407e:	4873      	ldr	r0, [pc, #460]	@ (800424c <HAL_UART_MspInit+0x244>)
 8004080:	f004 feba 	bl	8008df8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004084:	2200      	movs	r2, #0
 8004086:	2100      	movs	r1, #0
 8004088:	2034      	movs	r0, #52	@ 0x34
 800408a:	f003 ff86 	bl	8007f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800408e:	2034      	movs	r0, #52	@ 0x34
 8004090:	f003 ff9f 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004094:	e0d2      	b.n	800423c <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a6d      	ldr	r2, [pc, #436]	@ (8004250 <HAL_UART_MspInit+0x248>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d135      	bne.n	800410c <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART1_CLK_ENABLE();
 80040a0:	2300      	movs	r3, #0
 80040a2:	61bb      	str	r3, [r7, #24]
 80040a4:	4b68      	ldr	r3, [pc, #416]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a8:	4a67      	ldr	r2, [pc, #412]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040aa:	f043 0310 	orr.w	r3, r3, #16
 80040ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80040b0:	4b65      	ldr	r3, [pc, #404]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b4:	f003 0310 	and.w	r3, r3, #16
 80040b8:	61bb      	str	r3, [r7, #24]
 80040ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	4b61      	ldr	r3, [pc, #388]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c4:	4a60      	ldr	r2, [pc, #384]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040c6:	f043 0301 	orr.w	r3, r3, #1
 80040ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80040cc:	4b5e      	ldr	r3, [pc, #376]	@ (8004248 <HAL_UART_MspInit+0x240>)
 80040ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80040d8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80040dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040de:	2302      	movs	r3, #2
 80040e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e2:	2300      	movs	r3, #0
 80040e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e6:	2303      	movs	r3, #3
 80040e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040ea:	2307      	movs	r3, #7
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040f2:	4619      	mov	r1, r3
 80040f4:	4857      	ldr	r0, [pc, #348]	@ (8004254 <HAL_UART_MspInit+0x24c>)
 80040f6:	f004 fe7f 	bl	8008df8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040fa:	2200      	movs	r2, #0
 80040fc:	2100      	movs	r1, #0
 80040fe:	2025      	movs	r0, #37	@ 0x25
 8004100:	f003 ff4b 	bl	8007f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004104:	2025      	movs	r0, #37	@ 0x25
 8004106:	f003 ff64 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
}
 800410a:	e097      	b.n	800423c <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART3)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a51      	ldr	r2, [pc, #324]	@ (8004258 <HAL_UART_MspInit+0x250>)
 8004112:	4293      	cmp	r3, r2
 8004114:	f040 8092 	bne.w	800423c <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004118:	2300      	movs	r3, #0
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	4b4a      	ldr	r3, [pc, #296]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800411e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004120:	4a49      	ldr	r2, [pc, #292]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004122:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004126:	6413      	str	r3, [r2, #64]	@ 0x40
 8004128:	4b47      	ldr	r3, [pc, #284]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800412a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004134:	2300      	movs	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	4b43      	ldr	r3, [pc, #268]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800413a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413c:	4a42      	ldr	r2, [pc, #264]	@ (8004248 <HAL_UART_MspInit+0x240>)
 800413e:	f043 0308 	orr.w	r3, r3, #8
 8004142:	6313      	str	r3, [r2, #48]	@ 0x30
 8004144:	4b40      	ldr	r3, [pc, #256]	@ (8004248 <HAL_UART_MspInit+0x240>)
 8004146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004150:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004154:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004156:	2302      	movs	r3, #2
 8004158:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415a:	2300      	movs	r3, #0
 800415c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800415e:	2303      	movs	r3, #3
 8004160:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004162:	2307      	movs	r3, #7
 8004164:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004166:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800416a:	4619      	mov	r1, r3
 800416c:	483b      	ldr	r0, [pc, #236]	@ (800425c <HAL_UART_MspInit+0x254>)
 800416e:	f004 fe43 	bl	8008df8 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004172:	4b3b      	ldr	r3, [pc, #236]	@ (8004260 <HAL_UART_MspInit+0x258>)
 8004174:	4a3b      	ldr	r2, [pc, #236]	@ (8004264 <HAL_UART_MspInit+0x25c>)
 8004176:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004178:	4b39      	ldr	r3, [pc, #228]	@ (8004260 <HAL_UART_MspInit+0x258>)
 800417a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800417e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004180:	4b37      	ldr	r3, [pc, #220]	@ (8004260 <HAL_UART_MspInit+0x258>)
 8004182:	2240      	movs	r2, #64	@ 0x40
 8004184:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004186:	4b36      	ldr	r3, [pc, #216]	@ (8004260 <HAL_UART_MspInit+0x258>)
 8004188:	2200      	movs	r2, #0
 800418a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800418c:	4b34      	ldr	r3, [pc, #208]	@ (8004260 <HAL_UART_MspInit+0x258>)
 800418e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004192:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004194:	4b32      	ldr	r3, [pc, #200]	@ (8004260 <HAL_UART_MspInit+0x258>)
 8004196:	2200      	movs	r2, #0
 8004198:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800419a:	4b31      	ldr	r3, [pc, #196]	@ (8004260 <HAL_UART_MspInit+0x258>)
 800419c:	2200      	movs	r2, #0
 800419e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80041a0:	4b2f      	ldr	r3, [pc, #188]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80041b2:	482b      	ldr	r0, [pc, #172]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041b4:	f003 ffa2 	bl	80080fc <HAL_DMA_Init>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 80041be:	f7fe fd23 	bl	8002c08 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a26      	ldr	r2, [pc, #152]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80041c8:	4a25      	ldr	r2, [pc, #148]	@ (8004260 <HAL_UART_MspInit+0x258>)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80041ce:	4b26      	ldr	r3, [pc, #152]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041d0:	4a26      	ldr	r2, [pc, #152]	@ (800426c <HAL_UART_MspInit+0x264>)
 80041d2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80041d4:	4b24      	ldr	r3, [pc, #144]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80041da:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041dc:	4b22      	ldr	r3, [pc, #136]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041de:	2200      	movs	r2, #0
 80041e0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041e2:	4b21      	ldr	r3, [pc, #132]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041ee:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80041fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004268 <HAL_UART_MspInit+0x260>)
 80041fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004202:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004204:	4b18      	ldr	r3, [pc, #96]	@ (8004268 <HAL_UART_MspInit+0x260>)
 8004206:	2200      	movs	r2, #0
 8004208:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800420a:	4b17      	ldr	r3, [pc, #92]	@ (8004268 <HAL_UART_MspInit+0x260>)
 800420c:	2200      	movs	r2, #0
 800420e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004210:	4815      	ldr	r0, [pc, #84]	@ (8004268 <HAL_UART_MspInit+0x260>)
 8004212:	f003 ff73 	bl	80080fc <HAL_DMA_Init>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <HAL_UART_MspInit+0x218>
      Error_Handler();
 800421c:	f7fe fcf4 	bl	8002c08 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a11      	ldr	r2, [pc, #68]	@ (8004268 <HAL_UART_MspInit+0x260>)
 8004224:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004226:	4a10      	ldr	r2, [pc, #64]	@ (8004268 <HAL_UART_MspInit+0x260>)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800422c:	2200      	movs	r2, #0
 800422e:	2100      	movs	r1, #0
 8004230:	2027      	movs	r0, #39	@ 0x27
 8004232:	f003 feb2 	bl	8007f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004236:	2027      	movs	r0, #39	@ 0x27
 8004238:	f003 fecb 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
}
 800423c:	bf00      	nop
 800423e:	3738      	adds	r7, #56	@ 0x38
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40004c00 	.word	0x40004c00
 8004248:	40023800 	.word	0x40023800
 800424c:	40020800 	.word	0x40020800
 8004250:	40011000 	.word	0x40011000
 8004254:	40020000 	.word	0x40020000
 8004258:	40004800 	.word	0x40004800
 800425c:	40020c00 	.word	0x40020c00
 8004260:	20001d64 	.word	0x20001d64
 8004264:	40026058 	.word	0x40026058
 8004268:	20001dc4 	.word	0x20001dc4
 800426c:	40026028 	.word	0x40026028

08004270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <NMI_Handler+0x4>

08004278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800427c:	bf00      	nop
 800427e:	e7fd      	b.n	800427c <HardFault_Handler+0x4>

08004280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004284:	bf00      	nop
 8004286:	e7fd      	b.n	8004284 <MemManage_Handler+0x4>

08004288 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800428c:	bf00      	nop
 800428e:	e7fd      	b.n	800428c <BusFault_Handler+0x4>

08004290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <UsageFault_Handler+0x4>

08004298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800429c:	bf00      	nop
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042a6:	b480      	push	{r7}
 80042a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042aa:	bf00      	nop
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042b8:	bf00      	nop
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042c6:	f003 facb 	bl	8007860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042ca:	bf00      	nop
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80042d4:	4802      	ldr	r0, [pc, #8]	@ (80042e0 <DMA1_Stream1_IRQHandler+0x10>)
 80042d6:	f004 f851 	bl	800837c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20001dc4 	.word	0x20001dc4

080042e4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80042e8:	4802      	ldr	r0, [pc, #8]	@ (80042f4 <DMA1_Stream3_IRQHandler+0x10>)
 80042ea:	f004 f847 	bl	800837c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80042ee:	bf00      	nop
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	20001d64 	.word	0x20001d64

080042f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80042fc:	4802      	ldr	r0, [pc, #8]	@ (8004308 <USART1_IRQHandler+0x10>)
 80042fe:	f008 fd21 	bl	800cd44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004302:	bf00      	nop
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20001cd4 	.word	0x20001cd4

0800430c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004310:	4802      	ldr	r0, [pc, #8]	@ (800431c <USART3_IRQHandler+0x10>)
 8004312:	f008 fd17 	bl	800cd44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004316:	bf00      	nop
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20001d1c 	.word	0x20001d1c

08004320 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004324:	4802      	ldr	r0, [pc, #8]	@ (8004330 <UART4_IRQHandler+0x10>)
 8004326:	f008 fd0d 	bl	800cd44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800432a:	bf00      	nop
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	20001c8c 	.word	0x20001c8c

08004334 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004338:	4802      	ldr	r0, [pc, #8]	@ (8004344 <OTG_FS_IRQHandler+0x10>)
 800433a:	f005 f87e 	bl	800943a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800433e:	bf00      	nop
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20005700 	.word	0x20005700

08004348 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004350:	4a14      	ldr	r2, [pc, #80]	@ (80043a4 <_sbrk+0x5c>)
 8004352:	4b15      	ldr	r3, [pc, #84]	@ (80043a8 <_sbrk+0x60>)
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800435c:	4b13      	ldr	r3, [pc, #76]	@ (80043ac <_sbrk+0x64>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d102      	bne.n	800436a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004364:	4b11      	ldr	r3, [pc, #68]	@ (80043ac <_sbrk+0x64>)
 8004366:	4a12      	ldr	r2, [pc, #72]	@ (80043b0 <_sbrk+0x68>)
 8004368:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800436a:	4b10      	ldr	r3, [pc, #64]	@ (80043ac <_sbrk+0x64>)
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4413      	add	r3, r2
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	429a      	cmp	r2, r3
 8004376:	d207      	bcs.n	8004388 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004378:	f00d fe66 	bl	8012048 <__errno>
 800437c:	4603      	mov	r3, r0
 800437e:	220c      	movs	r2, #12
 8004380:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004382:	f04f 33ff 	mov.w	r3, #4294967295
 8004386:	e009      	b.n	800439c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004388:	4b08      	ldr	r3, [pc, #32]	@ (80043ac <_sbrk+0x64>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800438e:	4b07      	ldr	r3, [pc, #28]	@ (80043ac <_sbrk+0x64>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4413      	add	r3, r2
 8004396:	4a05      	ldr	r2, [pc, #20]	@ (80043ac <_sbrk+0x64>)
 8004398:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800439a:	68fb      	ldr	r3, [r7, #12]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3718      	adds	r7, #24
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20030000 	.word	0x20030000
 80043a8:	00000400 	.word	0x00000400
 80043ac:	20002660 	.word	0x20002660
 80043b0:	20005f50 	.word	0x20005f50

080043b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043b8:	4b06      	ldr	r3, [pc, #24]	@ (80043d4 <SystemInit+0x20>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043be:	4a05      	ldr	r2, [pc, #20]	@ (80043d4 <SystemInit+0x20>)
 80043c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80043c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043c8:	bf00      	nop
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	e000ed00 	.word	0xe000ed00

080043d8 <crc32_update>:
/* ---------- Direct pointer to flash ---------- */
#define FLASH_CONFIG ((const user_config_flash_t *)CONFIG_FLASH_ADDR)

/* ---------- CRC32 (software, no lookup table) ---------- */
static uint32_t crc32_update(uint32_t crc, uint8_t byte)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	460b      	mov	r3, r1
 80043e2:	70fb      	strb	r3, [r7, #3]
    crc ^= byte;
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	4053      	eors	r3, r2
 80043ea:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	e010      	b.n	8004414 <crc32_update+0x3c>
        if (crc & 1)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <crc32_update+0x30>
            crc = (crc >> 1) ^ 0xEDB88320;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	085a      	lsrs	r2, r3, #1
 8004400:	4b09      	ldr	r3, [pc, #36]	@ (8004428 <crc32_update+0x50>)
 8004402:	4053      	eors	r3, r2
 8004404:	607b      	str	r3, [r7, #4]
 8004406:	e002      	b.n	800440e <crc32_update+0x36>
        else
            crc >>= 1;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	085b      	lsrs	r3, r3, #1
 800440c:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	3301      	adds	r3, #1
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b07      	cmp	r3, #7
 8004418:	ddeb      	ble.n	80043f2 <crc32_update+0x1a>
    }
    return crc;
 800441a:	687b      	ldr	r3, [r7, #4]
}
 800441c:	4618      	mov	r0, r3
 800441e:	3714      	adds	r7, #20
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	edb88320 	.word	0xedb88320

0800442c <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8004436:	f04f 33ff 	mov.w	r3, #4294967295
 800443a:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < len; i++)
 800443c:	2300      	movs	r3, #0
 800443e:	60bb      	str	r3, [r7, #8]
 8004440:	e00b      	b.n	800445a <crc32_calc+0x2e>
        crc = crc32_update(crc, data[i]);
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	4413      	add	r3, r2
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	4619      	mov	r1, r3
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f7ff ffc3 	bl	80043d8 <crc32_update>
 8004452:	60f8      	str	r0, [r7, #12]
    for (uint32_t i = 0; i < len; i++)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	3301      	adds	r3, #1
 8004458:	60bb      	str	r3, [r7, #8]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	429a      	cmp	r2, r3
 8004460:	d3ef      	bcc.n	8004442 <crc32_calc+0x16>
    return crc ^ 0xFFFFFFFF;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	43db      	mvns	r3, r3
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
	...

08004470 <config_set_defaults>:

/* ---------- Defaults ---------- */
void config_set_defaults(board_type_t board)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	71fb      	strb	r3, [r7, #7]
    memset(&working_config, 0, sizeof(working_config));
 800447a:	f44f 62c1 	mov.w	r2, #1544	@ 0x608
 800447e:	2100      	movs	r1, #0
 8004480:	488a      	ldr	r0, [pc, #552]	@ (80046ac <config_set_defaults+0x23c>)
 8004482:	f00d fd81 	bl	8011f88 <memset>

    /* Device identity */
    if (board == BOARD_TYPE_BABY)
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d105      	bne.n	8004498 <config_set_defaults+0x28>
        strncpy(working_config.device_name, "BNS-Baby", sizeof(working_config.device_name) - 1);
 800448c:	221f      	movs	r2, #31
 800448e:	4988      	ldr	r1, [pc, #544]	@ (80046b0 <config_set_defaults+0x240>)
 8004490:	4886      	ldr	r0, [pc, #536]	@ (80046ac <config_set_defaults+0x23c>)
 8004492:	f00d fda0 	bl	8011fd6 <strncpy>
 8004496:	e004      	b.n	80044a2 <config_set_defaults+0x32>
    else
        strncpy(working_config.device_name, "BNS-Mama", sizeof(working_config.device_name) - 1);
 8004498:	221f      	movs	r2, #31
 800449a:	4986      	ldr	r1, [pc, #536]	@ (80046b4 <config_set_defaults+0x244>)
 800449c:	4883      	ldr	r0, [pc, #524]	@ (80046ac <config_set_defaults+0x23c>)
 800449e:	f00d fd9a 	bl	8011fd6 <strncpy>

    working_config.lcd_enabled = (board == BOARD_TYPE_MAMA);
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	4b7f      	ldr	r3, [pc, #508]	@ (80046ac <config_set_defaults+0x23c>)
 80044b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Network defaults */
    working_config.ip_mode = 0; /* Static */
 80044b4:	4b7d      	ldr	r3, [pc, #500]	@ (80046ac <config_set_defaults+0x23c>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    working_config.static_ip[0] = 192; working_config.static_ip[1] = 168;
 80044bc:	4b7b      	ldr	r3, [pc, #492]	@ (80046ac <config_set_defaults+0x23c>)
 80044be:	22c0      	movs	r2, #192	@ 0xc0
 80044c0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 80044c4:	4b79      	ldr	r3, [pc, #484]	@ (80046ac <config_set_defaults+0x23c>)
 80044c6:	22a8      	movs	r2, #168	@ 0xa8
 80044c8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    working_config.static_ip[2] = 1;   working_config.static_ip[3] = 100;
 80044cc:	4b77      	ldr	r3, [pc, #476]	@ (80046ac <config_set_defaults+0x23c>)
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80044d4:	4b75      	ldr	r3, [pc, #468]	@ (80046ac <config_set_defaults+0x23c>)
 80044d6:	2264      	movs	r2, #100	@ 0x64
 80044d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    working_config.subnet[0] = 255; working_config.subnet[1] = 255;
 80044dc:	4b73      	ldr	r3, [pc, #460]	@ (80046ac <config_set_defaults+0x23c>)
 80044de:	22ff      	movs	r2, #255	@ 0xff
 80044e0:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 80044e4:	4b71      	ldr	r3, [pc, #452]	@ (80046ac <config_set_defaults+0x23c>)
 80044e6:	22ff      	movs	r2, #255	@ 0xff
 80044e8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    working_config.subnet[2] = 255; working_config.subnet[3] = 0;
 80044ec:	4b6f      	ldr	r3, [pc, #444]	@ (80046ac <config_set_defaults+0x23c>)
 80044ee:	22ff      	movs	r2, #255	@ 0xff
 80044f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80044f4:	4b6d      	ldr	r3, [pc, #436]	@ (80046ac <config_set_defaults+0x23c>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    working_config.gateway[0] = 192; working_config.gateway[1] = 168;
 80044fc:	4b6b      	ldr	r3, [pc, #428]	@ (80046ac <config_set_defaults+0x23c>)
 80044fe:	22c0      	movs	r2, #192	@ 0xc0
 8004500:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8004504:	4b69      	ldr	r3, [pc, #420]	@ (80046ac <config_set_defaults+0x23c>)
 8004506:	22a8      	movs	r2, #168	@ 0xa8
 8004508:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    working_config.gateway[2] = 1;   working_config.gateway[3] = 1;
 800450c:	4b67      	ldr	r3, [pc, #412]	@ (80046ac <config_set_defaults+0x23c>)
 800450e:	2201      	movs	r2, #1
 8004510:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004514:	4b65      	ldr	r3, [pc, #404]	@ (80046ac <config_set_defaults+0x23c>)
 8004516:	2201      	movs	r2, #1
 8004518:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    working_config.dns[0] = 8; working_config.dns[1] = 8;
 800451c:	4b63      	ldr	r3, [pc, #396]	@ (80046ac <config_set_defaults+0x23c>)
 800451e:	2208      	movs	r2, #8
 8004520:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8004524:	4b61      	ldr	r3, [pc, #388]	@ (80046ac <config_set_defaults+0x23c>)
 8004526:	2208      	movs	r2, #8
 8004528:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    working_config.dns[2] = 8; working_config.dns[3] = 8;
 800452c:	4b5f      	ldr	r3, [pc, #380]	@ (80046ac <config_set_defaults+0x23c>)
 800452e:	2208      	movs	r2, #8
 8004530:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8004534:	4b5d      	ldr	r3, [pc, #372]	@ (80046ac <config_set_defaults+0x23c>)
 8004536:	2208      	movs	r2, #8
 8004538:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    /* MQTT defaults */
    working_config.mqtt_enabled = false;
 800453c:	4b5b      	ldr	r3, [pc, #364]	@ (80046ac <config_set_defaults+0x23c>)
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    working_config.mqtt_broker_port = 1883;
 8004544:	4b59      	ldr	r3, [pc, #356]	@ (80046ac <config_set_defaults+0x23c>)
 8004546:	2200      	movs	r2, #0
 8004548:	f042 025b 	orr.w	r2, r2, #91	@ 0x5b
 800454c:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
 8004550:	2200      	movs	r2, #0
 8004552:	f042 0207 	orr.w	r2, r2, #7
 8004556:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    strncpy(working_config.mqtt_root_topic, "/bns/dev", sizeof(working_config.mqtt_root_topic) - 1);
 800455a:	223f      	movs	r2, #63	@ 0x3f
 800455c:	4956      	ldr	r1, [pc, #344]	@ (80046b8 <config_set_defaults+0x248>)
 800455e:	4857      	ldr	r0, [pc, #348]	@ (80046bc <config_set_defaults+0x24c>)
 8004560:	f00d fd39 	bl	8011fd6 <strncpy>
    working_config.mqtt_append_node_id = true;
 8004564:	4b51      	ldr	r3, [pc, #324]	@ (80046ac <config_set_defaults+0x23c>)
 8004566:	2201      	movs	r2, #1
 8004568:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    strncpy(working_config.mqtt_client_id_prefix, "bns_", sizeof(working_config.mqtt_client_id_prefix) - 1);
 800456c:	220f      	movs	r2, #15
 800456e:	4954      	ldr	r1, [pc, #336]	@ (80046c0 <config_set_defaults+0x250>)
 8004570:	4854      	ldr	r0, [pc, #336]	@ (80046c4 <config_set_defaults+0x254>)
 8004572:	f00d fd30 	bl	8011fd6 <strncpy>
    working_config.mqtt_keepalive_sec = 60;
 8004576:	4b4d      	ldr	r3, [pc, #308]	@ (80046ac <config_set_defaults+0x23c>)
 8004578:	223c      	movs	r2, #60	@ 0x3c
 800457a:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
    working_config.mqtt_reconnect_ms = 5000;
 800457e:	4b4b      	ldr	r3, [pc, #300]	@ (80046ac <config_set_defaults+0x23c>)
 8004580:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004584:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    working_config.mqtt_analog_interval_s = 60;
 8004588:	4b48      	ldr	r3, [pc, #288]	@ (80046ac <config_set_defaults+0x23c>)
 800458a:	223c      	movs	r2, #60	@ 0x3c
 800458c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    /* Per-I/O defaults  generate names based on board I/O counts */
    uint8_t din_count  = (board == BOARD_TYPE_BABY) ? DIO_INPUT_COUNT_BABY  : DIO_INPUT_COUNT_MAMA;
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <config_set_defaults+0x12a>
 8004596:	2304      	movs	r3, #4
 8004598:	e000      	b.n	800459c <config_set_defaults+0x12c>
 800459a:	230c      	movs	r3, #12
 800459c:	75bb      	strb	r3, [r7, #22]
    uint8_t dout_count = (board == BOARD_TYPE_BABY) ? DIO_OUTPUT_COUNT_BABY : DIO_OUTPUT_COUNT_MAMA;
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <config_set_defaults+0x138>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e000      	b.n	80045aa <config_set_defaults+0x13a>
 80045a8:	2308      	movs	r3, #8
 80045aa:	757b      	strb	r3, [r7, #21]
    uint8_t ain_count  = (board == BOARD_TYPE_BABY) ? AIO_INPUT_COUNT_BABY  : AIO_INPUT_COUNT_MAMA;
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <config_set_defaults+0x146>
 80045b2:	2300      	movs	r3, #0
 80045b4:	e000      	b.n	80045b8 <config_set_defaults+0x148>
 80045b6:	2304      	movs	r3, #4
 80045b8:	753b      	strb	r3, [r7, #20]
    uint8_t aout_count = (board == BOARD_TYPE_BABY) ? AIO_OUTPUT_COUNT_BABY : AIO_OUTPUT_COUNT_MAMA;
 80045ba:	79fb      	ldrb	r3, [r7, #7]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <config_set_defaults+0x154>
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <config_set_defaults+0x156>
 80045c4:	2302      	movs	r3, #2
 80045c6:	74fb      	strb	r3, [r7, #19]

    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 80045c8:	2300      	movs	r3, #0
 80045ca:	75fb      	strb	r3, [r7, #23]
 80045cc:	e066      	b.n	800469c <config_set_defaults+0x22c>
        io_config_entry_t *io = &working_config.io[i];
 80045ce:	7dfa      	ldrb	r2, [r7, #23]
 80045d0:	4613      	mov	r3, r2
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	1a9b      	subs	r3, r3, r2
 80045d6:	00da      	lsls	r2, r3, #3
 80045d8:	1ad2      	subs	r2, r2, r3
 80045da:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80045de:	4a33      	ldr	r2, [pc, #204]	@ (80046ac <config_set_defaults+0x23c>)
 80045e0:	4413      	add	r3, r2
 80045e2:	3306      	adds	r3, #6
 80045e4:	60fb      	str	r3, [r7, #12]
        strncpy(io->mqtt_on_value,  "1", sizeof(io->mqtt_on_value) - 1);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	3310      	adds	r3, #16
 80045ea:	220f      	movs	r2, #15
 80045ec:	4936      	ldr	r1, [pc, #216]	@ (80046c8 <config_set_defaults+0x258>)
 80045ee:	4618      	mov	r0, r3
 80045f0:	f00d fcf1 	bl	8011fd6 <strncpy>
        strncpy(io->mqtt_off_value, "0", sizeof(io->mqtt_off_value) - 1);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	3320      	adds	r3, #32
 80045f8:	220f      	movs	r2, #15
 80045fa:	4934      	ldr	r1, [pc, #208]	@ (80046cc <config_set_defaults+0x25c>)
 80045fc:	4618      	mov	r0, r3
 80045fe:	f00d fcea 	bl	8011fd6 <strncpy>
        io->mqtt_value_is_string = false;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

        /* Generate default names for active I/O points */
        if (i < CONFIG_IO_IDX_DOUT && i < din_count)
 800460a:	7dfb      	ldrb	r3, [r7, #23]
 800460c:	2b0b      	cmp	r3, #11
 800460e:	d80a      	bhi.n	8004626 <config_set_defaults+0x1b6>
 8004610:	7dfa      	ldrb	r2, [r7, #23]
 8004612:	7dbb      	ldrb	r3, [r7, #22]
 8004614:	429a      	cmp	r2, r3
 8004616:	d206      	bcs.n	8004626 <config_set_defaults+0x1b6>
            snprintf(io->name, sizeof(io->name), "din%d", i);
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	7dfb      	ldrb	r3, [r7, #23]
 800461c:	4a2c      	ldr	r2, [pc, #176]	@ (80046d0 <config_set_defaults+0x260>)
 800461e:	2110      	movs	r1, #16
 8004620:	f00d fc3e 	bl	8011ea0 <sniprintf>
 8004624:	e037      	b.n	8004696 <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_DOUT && i < CONFIG_IO_IDX_AIN &&
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	2b0b      	cmp	r3, #11
 800462a:	d910      	bls.n	800464e <config_set_defaults+0x1de>
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	2b13      	cmp	r3, #19
 8004630:	d80d      	bhi.n	800464e <config_set_defaults+0x1de>
                 (i - CONFIG_IO_IDX_DOUT) < dout_count)
 8004632:	7dfb      	ldrb	r3, [r7, #23]
 8004634:	f1a3 020b 	sub.w	r2, r3, #11
 8004638:	7d7b      	ldrb	r3, [r7, #21]
        else if (i >= CONFIG_IO_IDX_DOUT && i < CONFIG_IO_IDX_AIN &&
 800463a:	429a      	cmp	r2, r3
 800463c:	dc07      	bgt.n	800464e <config_set_defaults+0x1de>
            snprintf(io->name, sizeof(io->name), "dout%d", i - CONFIG_IO_IDX_DOUT);
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	3b0c      	subs	r3, #12
 8004644:	4a23      	ldr	r2, [pc, #140]	@ (80046d4 <config_set_defaults+0x264>)
 8004646:	2110      	movs	r1, #16
 8004648:	f00d fc2a 	bl	8011ea0 <sniprintf>
 800464c:	e023      	b.n	8004696 <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_AIN && i < CONFIG_IO_IDX_AOUT &&
 800464e:	7dfb      	ldrb	r3, [r7, #23]
 8004650:	2b13      	cmp	r3, #19
 8004652:	d910      	bls.n	8004676 <config_set_defaults+0x206>
 8004654:	7dfb      	ldrb	r3, [r7, #23]
 8004656:	2b17      	cmp	r3, #23
 8004658:	d80d      	bhi.n	8004676 <config_set_defaults+0x206>
                 (i - CONFIG_IO_IDX_AIN) < ain_count)
 800465a:	7dfb      	ldrb	r3, [r7, #23]
 800465c:	f1a3 0213 	sub.w	r2, r3, #19
 8004660:	7d3b      	ldrb	r3, [r7, #20]
        else if (i >= CONFIG_IO_IDX_AIN && i < CONFIG_IO_IDX_AOUT &&
 8004662:	429a      	cmp	r2, r3
 8004664:	dc07      	bgt.n	8004676 <config_set_defaults+0x206>
            snprintf(io->name, sizeof(io->name), "ain%d", i - CONFIG_IO_IDX_AIN);
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	7dfb      	ldrb	r3, [r7, #23]
 800466a:	3b14      	subs	r3, #20
 800466c:	4a1a      	ldr	r2, [pc, #104]	@ (80046d8 <config_set_defaults+0x268>)
 800466e:	2110      	movs	r1, #16
 8004670:	f00d fc16 	bl	8011ea0 <sniprintf>
 8004674:	e00f      	b.n	8004696 <config_set_defaults+0x226>
        else if (i >= CONFIG_IO_IDX_AOUT &&
 8004676:	7dfb      	ldrb	r3, [r7, #23]
 8004678:	2b17      	cmp	r3, #23
 800467a:	d90c      	bls.n	8004696 <config_set_defaults+0x226>
                 (i - CONFIG_IO_IDX_AOUT) < aout_count)
 800467c:	7dfb      	ldrb	r3, [r7, #23]
 800467e:	f1a3 0217 	sub.w	r2, r3, #23
 8004682:	7cfb      	ldrb	r3, [r7, #19]
        else if (i >= CONFIG_IO_IDX_AOUT &&
 8004684:	429a      	cmp	r2, r3
 8004686:	dc06      	bgt.n	8004696 <config_set_defaults+0x226>
            snprintf(io->name, sizeof(io->name), "aout%d", i - CONFIG_IO_IDX_AOUT);
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	7dfb      	ldrb	r3, [r7, #23]
 800468c:	3b18      	subs	r3, #24
 800468e:	4a13      	ldr	r2, [pc, #76]	@ (80046dc <config_set_defaults+0x26c>)
 8004690:	2110      	movs	r1, #16
 8004692:	f00d fc05 	bl	8011ea0 <sniprintf>
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8004696:	7dfb      	ldrb	r3, [r7, #23]
 8004698:	3301      	adds	r3, #1
 800469a:	75fb      	strb	r3, [r7, #23]
 800469c:	7dfb      	ldrb	r3, [r7, #23]
 800469e:	2b19      	cmp	r3, #25
 80046a0:	d995      	bls.n	80045ce <config_set_defaults+0x15e>
        /* else: unused slot, name stays empty */
    }
}
 80046a2:	bf00      	nop
 80046a4:	bf00      	nop
 80046a6:	3718      	adds	r7, #24
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	20002664 	.word	0x20002664
 80046b0:	0801308c 	.word	0x0801308c
 80046b4:	08013098 	.word	0x08013098
 80046b8:	080130a4 	.word	0x080130a4
 80046bc:	20002719 	.word	0x20002719
 80046c0:	080130b0 	.word	0x080130b0
 80046c4:	2000275a 	.word	0x2000275a
 80046c8:	080130b8 	.word	0x080130b8
 80046cc:	080130bc 	.word	0x080130bc
 80046d0:	080130c0 	.word	0x080130c0
 80046d4:	080130c8 	.word	0x080130c8
 80046d8:	080130d0 	.word	0x080130d0
 80046dc:	080130d8 	.word	0x080130d8

080046e0 <config_init>:

/* ---------- Init ---------- */
void config_init(board_type_t board)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	4603      	mov	r3, r0
 80046e8:	71fb      	strb	r3, [r7, #7]
    config_board = board;
 80046ea:	4a18      	ldr	r2, [pc, #96]	@ (800474c <config_init+0x6c>)
 80046ec:	79fb      	ldrb	r3, [r7, #7]
 80046ee:	7013      	strb	r3, [r2, #0]

    /* Try to load from flash */
    if (FLASH_CONFIG->magic == CONFIG_MAGIC &&
 80046f0:	4b17      	ldr	r3, [pc, #92]	@ (8004750 <config_init+0x70>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a17      	ldr	r2, [pc, #92]	@ (8004754 <config_init+0x74>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d11d      	bne.n	8004736 <config_init+0x56>
        FLASH_CONFIG->version <= CONFIG_VERSION)
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <config_init+0x70>)
 80046fc:	889b      	ldrh	r3, [r3, #4]
 80046fe:	b29b      	uxth	r3, r3
    if (FLASH_CONFIG->magic == CONFIG_MAGIC &&
 8004700:	2b01      	cmp	r3, #1
 8004702:	d818      	bhi.n	8004736 <config_init+0x56>
    {
        uint32_t crc = crc32_calc((const uint8_t *)&FLASH_CONFIG->data,
 8004704:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8004708:	4813      	ldr	r0, [pc, #76]	@ (8004758 <config_init+0x78>)
 800470a:	f7ff fe8f 	bl	800442c <crc32_calc>
 800470e:	60f8      	str	r0, [r7, #12]
                                  sizeof(user_config_data_t));
        if (crc == FLASH_CONFIG->crc32) {
 8004710:	4b0f      	ldr	r3, [pc, #60]	@ (8004750 <config_init+0x70>)
 8004712:	f8d3 360e 	ldr.w	r3, [r3, #1550]	@ 0x60e
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	429a      	cmp	r2, r3
 800471a:	d10c      	bne.n	8004736 <config_init+0x56>
            memcpy(&working_config, &FLASH_CONFIG->data, sizeof(user_config_data_t));
 800471c:	4a0f      	ldr	r2, [pc, #60]	@ (800475c <config_init+0x7c>)
 800471e:	4b0e      	ldr	r3, [pc, #56]	@ (8004758 <config_init+0x78>)
 8004720:	4610      	mov	r0, r2
 8004722:	4619      	mov	r1, r3
 8004724:	f44f 63c1 	mov.w	r3, #1544	@ 0x608
 8004728:	461a      	mov	r2, r3
 800472a:	f00d fcb9 	bl	80120a0 <memcpy>
            config_state = CONFIG_CLEAN;
 800472e:	4b0c      	ldr	r3, [pc, #48]	@ (8004760 <config_init+0x80>)
 8004730:	2200      	movs	r2, #0
 8004732:	701a      	strb	r2, [r3, #0]
            return;
 8004734:	e006      	b.n	8004744 <config_init+0x64>
        }
    }

    /* Flash invalid or empty  load defaults */
    config_set_defaults(board);
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff fe99 	bl	8004470 <config_set_defaults>
    config_state = CONFIG_DEFAULTS;
 800473e:	4b08      	ldr	r3, [pc, #32]	@ (8004760 <config_init+0x80>)
 8004740:	2202      	movs	r2, #2
 8004742:	701a      	strb	r2, [r3, #0]
}
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20002c6c 	.word	0x20002c6c
 8004750:	080c0000 	.word	0x080c0000
 8004754:	424e53cf 	.word	0x424e53cf
 8004758:	080c0006 	.word	0x080c0006
 800475c:	20002664 	.word	0x20002664
 8004760:	20000014 	.word	0x20000014

08004764 <config_get>:

/* ---------- Accessors ---------- */
user_config_data_t* config_get(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
    return &working_config;
 8004768:	4b02      	ldr	r3, [pc, #8]	@ (8004774 <config_get+0x10>)
}
 800476a:	4618      	mov	r0, r3
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	20002664 	.word	0x20002664

08004778 <config_get_state>:

config_state_t config_get_state(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
    return config_state;
 800477c:	4b03      	ldr	r3, [pc, #12]	@ (800478c <config_get_state+0x14>)
 800477e:	781b      	ldrb	r3, [r3, #0]
}
 8004780:	4618      	mov	r0, r3
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	20000014 	.word	0x20000014

08004790 <config_mark_dirty>:

void config_mark_dirty(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
    if (config_state != CONFIG_DIRTY)
 8004794:	4b05      	ldr	r3, [pc, #20]	@ (80047ac <config_mark_dirty+0x1c>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d002      	beq.n	80047a2 <config_mark_dirty+0x12>
        config_state = CONFIG_DIRTY;
 800479c:	4b03      	ldr	r3, [pc, #12]	@ (80047ac <config_mark_dirty+0x1c>)
 800479e:	2201      	movs	r2, #1
 80047a0:	701a      	strb	r2, [r3, #0]
}
 80047a2:	bf00      	nop
 80047a4:	46bd      	mov	sp, r7
 80047a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047aa:	4770      	bx	lr
 80047ac:	20000014 	.word	0x20000014

080047b0 <config_save>:

/* ---------- Save to flash ---------- */
bool config_save(void)
{
 80047b0:	b5b0      	push	{r4, r5, r7, lr}
 80047b2:	f5ad 6dc8 	sub.w	sp, sp, #1600	@ 0x640
 80047b6:	af00      	add	r7, sp, #0
    /* Build the flash envelope in a temp buffer */
    user_config_flash_t envelope;
    envelope.magic   = CONFIG_MAGIC;
 80047b8:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 80047bc:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 80047c0:	4a54      	ldr	r2, [pc, #336]	@ (8004914 <config_save+0x164>)
 80047c2:	601a      	str	r2, [r3, #0]
    envelope.version = CONFIG_VERSION;
 80047c4:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 80047c8:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 80047cc:	2201      	movs	r2, #1
 80047ce:	809a      	strh	r2, [r3, #4]
    memcpy(&envelope.data, &working_config, sizeof(user_config_data_t));
 80047d0:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 80047d4:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 80047d8:	4a4f      	ldr	r2, [pc, #316]	@ (8004918 <config_save+0x168>)
 80047da:	3306      	adds	r3, #6
 80047dc:	4611      	mov	r1, r2
 80047de:	f44f 62c1 	mov.w	r2, #1544	@ 0x608
 80047e2:	4618      	mov	r0, r3
 80047e4:	f00d fc5c 	bl	80120a0 <memcpy>
    envelope.crc32 = crc32_calc((const uint8_t *)&envelope.data,
 80047e8:	f107 031c 	add.w	r3, r7, #28
 80047ec:	3306      	adds	r3, #6
 80047ee:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff fe1a 	bl	800442c <crc32_calc>
 80047f8:	4602      	mov	r2, r0
 80047fa:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 80047fe:	f2a3 6324 	subw	r3, r3, #1572	@ 0x624
 8004802:	f8c3 260e 	str.w	r2, [r3, #1550]	@ 0x60e
                                sizeof(user_config_data_t));

    /* Erase sector 10  same pattern as app_save_to_flash() */
    HAL_FLASH_Unlock();
 8004806:	f004 f847 	bl	8008898 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef eraseInit = {0};
 800480a:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 800480e:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004812:	461a      	mov	r2, r3
 8004814:	2300      	movs	r3, #0
 8004816:	6013      	str	r3, [r2, #0]
 8004818:	6053      	str	r3, [r2, #4]
 800481a:	6093      	str	r3, [r2, #8]
 800481c:	60d3      	str	r3, [r2, #12]
 800481e:	6113      	str	r3, [r2, #16]
    eraseInit.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8004820:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004824:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]
    eraseInit.Sector       = CONFIG_FLASH_SECTOR;
 800482c:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004830:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004834:	220a      	movs	r2, #10
 8004836:	609a      	str	r2, [r3, #8]
    eraseInit.NbSectors    = 1;
 8004838:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 800483c:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 8004840:	2201      	movs	r2, #1
 8004842:	60da      	str	r2, [r3, #12]
    eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8004844:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004848:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 800484c:	2202      	movs	r2, #2
 800484e:	611a      	str	r2, [r3, #16]

    uint32_t sectorError = 0;
 8004850:	f507 63c8 	add.w	r3, r7, #1600	@ 0x640
 8004854:	f2a3 633c 	subw	r3, r3, #1596	@ 0x63c
 8004858:	2200      	movs	r2, #0
 800485a:	601a      	str	r2, [r3, #0]
    if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK) {
 800485c:	1d3a      	adds	r2, r7, #4
 800485e:	f107 0308 	add.w	r3, r7, #8
 8004862:	4611      	mov	r1, r2
 8004864:	4618      	mov	r0, r3
 8004866:	f004 f989 	bl	8008b7c <HAL_FLASHEx_Erase>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <config_save+0xc8>
        HAL_FLASH_Lock();
 8004870:	f004 f834 	bl	80088dc <HAL_FLASH_Lock>
        return false;
 8004874:	2300      	movs	r3, #0
 8004876:	e047      	b.n	8004908 <config_save+0x158>
    }

    /* Write byte-by-byte */
    uint8_t *data    = (uint8_t *)&envelope;
 8004878:	f107 031c 	add.w	r3, r7, #28
 800487c:	f8c7 3638 	str.w	r3, [r7, #1592]	@ 0x638
    uint32_t address = CONFIG_FLASH_ADDR;
 8004880:	4b26      	ldr	r3, [pc, #152]	@ (800491c <config_save+0x16c>)
 8004882:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
    uint32_t size    = sizeof(user_config_flash_t);
 8004886:	f240 6312 	movw	r3, #1554	@ 0x612
 800488a:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630

    for (uint32_t i = 0; i < size; i++) {
 800488e:	2300      	movs	r3, #0
 8004890:	f8c7 363c 	str.w	r3, [r7, #1596]	@ 0x63c
 8004894:	e01f      	b.n	80048d6 <config_save+0x126>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, data[i]) != HAL_OK) {
 8004896:	f8d7 2634 	ldr.w	r2, [r7, #1588]	@ 0x634
 800489a:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 800489e:	18d1      	adds	r1, r2, r3
 80048a0:	f8d7 2638 	ldr.w	r2, [r7, #1592]	@ 0x638
 80048a4:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 80048a8:	4413      	add	r3, r2
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2200      	movs	r2, #0
 80048b0:	461c      	mov	r4, r3
 80048b2:	4615      	mov	r5, r2
 80048b4:	4622      	mov	r2, r4
 80048b6:	462b      	mov	r3, r5
 80048b8:	2000      	movs	r0, #0
 80048ba:	f003 ff9b 	bl	80087f4 <HAL_FLASH_Program>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <config_save+0x11c>
            HAL_FLASH_Lock();
 80048c4:	f004 f80a 	bl	80088dc <HAL_FLASH_Lock>
            return false;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e01d      	b.n	8004908 <config_save+0x158>
    for (uint32_t i = 0; i < size; i++) {
 80048cc:	f8d7 363c 	ldr.w	r3, [r7, #1596]	@ 0x63c
 80048d0:	3301      	adds	r3, #1
 80048d2:	f8c7 363c 	str.w	r3, [r7, #1596]	@ 0x63c
 80048d6:	f8d7 263c 	ldr.w	r2, [r7, #1596]	@ 0x63c
 80048da:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 80048de:	429a      	cmp	r2, r3
 80048e0:	d3d9      	bcc.n	8004896 <config_save+0xe6>
        }
    }

    HAL_FLASH_Lock();
 80048e2:	f003 fffb 	bl	80088dc <HAL_FLASH_Lock>

    /* Verify readback */
    if (memcmp((const void *)CONFIG_FLASH_ADDR, &envelope, size) != 0)
 80048e6:	f107 031c 	add.w	r3, r7, #28
 80048ea:	f8d7 2630 	ldr.w	r2, [r7, #1584]	@ 0x630
 80048ee:	4619      	mov	r1, r3
 80048f0:	480a      	ldr	r0, [pc, #40]	@ (800491c <config_save+0x16c>)
 80048f2:	f00d fb39 	bl	8011f68 <memcmp>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <config_save+0x150>
        return false;
 80048fc:	2300      	movs	r3, #0
 80048fe:	e003      	b.n	8004908 <config_save+0x158>

    config_state = CONFIG_CLEAN;
 8004900:	4b07      	ldr	r3, [pc, #28]	@ (8004920 <config_save+0x170>)
 8004902:	2200      	movs	r2, #0
 8004904:	701a      	strb	r2, [r3, #0]
    return true;
 8004906:	2301      	movs	r3, #1
}
 8004908:	4618      	mov	r0, r3
 800490a:	f507 67c8 	add.w	r7, r7, #1600	@ 0x640
 800490e:	46bd      	mov	sp, r7
 8004910:	bdb0      	pop	{r4, r5, r7, pc}
 8004912:	bf00      	nop
 8004914:	424e53cf 	.word	0x424e53cf
 8004918:	20002664 	.word	0x20002664
 800491c:	080c0000 	.word	0x080c0000
 8004920:	20000014 	.word	0x20000014

08004924 <config_revert>:

/* ---------- Revert ---------- */
void config_revert(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
    config_init(config_board);
 8004928:	4b03      	ldr	r3, [pc, #12]	@ (8004938 <config_revert+0x14>)
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f7ff fed7 	bl	80046e0 <config_init>
}
 8004932:	bf00      	nop
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	20002c6c 	.word	0x20002c6c

0800493c <config_validate_io_names>:

/* ---------- Validate I/O name uniqueness ---------- */
bool config_validate_io_names(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b082      	sub	sp, #8
 8004940:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8004942:	2300      	movs	r3, #0
 8004944:	71fb      	strb	r3, [r7, #7]
 8004946:	e047      	b.n	80049d8 <config_validate_io_names+0x9c>
        if (working_config.io[i].name[0] == '\0') continue;
 8004948:	79fa      	ldrb	r2, [r7, #7]
 800494a:	4927      	ldr	r1, [pc, #156]	@ (80049e8 <config_validate_io_names+0xac>)
 800494c:	4613      	mov	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	1a9b      	subs	r3, r3, r2
 8004952:	00da      	lsls	r2, r3, #3
 8004954:	1ad2      	subs	r2, r2, r3
 8004956:	188b      	adds	r3, r1, r2
 8004958:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d036      	beq.n	80049d0 <config_validate_io_names+0x94>
        for (uint8_t j = i + 1; j < CONFIG_IO_MAX; j++) {
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	3301      	adds	r3, #1
 8004966:	71bb      	strb	r3, [r7, #6]
 8004968:	e02e      	b.n	80049c8 <config_validate_io_names+0x8c>
            if (working_config.io[j].name[0] == '\0') continue;
 800496a:	79ba      	ldrb	r2, [r7, #6]
 800496c:	491e      	ldr	r1, [pc, #120]	@ (80049e8 <config_validate_io_names+0xac>)
 800496e:	4613      	mov	r3, r2
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	1a9b      	subs	r3, r3, r2
 8004974:	00da      	lsls	r2, r3, #3
 8004976:	1ad2      	subs	r2, r2, r3
 8004978:	188b      	adds	r3, r1, r2
 800497a:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d01d      	beq.n	80049c0 <config_validate_io_names+0x84>
            if (strcmp(working_config.io[i].name, working_config.io[j].name) == 0)
 8004984:	79fa      	ldrb	r2, [r7, #7]
 8004986:	4613      	mov	r3, r2
 8004988:	00db      	lsls	r3, r3, #3
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	00da      	lsls	r2, r3, #3
 800498e:	1ad2      	subs	r2, r2, r3
 8004990:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8004994:	4a14      	ldr	r2, [pc, #80]	@ (80049e8 <config_validate_io_names+0xac>)
 8004996:	4413      	add	r3, r2
 8004998:	1d98      	adds	r0, r3, #6
 800499a:	79ba      	ldrb	r2, [r7, #6]
 800499c:	4613      	mov	r3, r2
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	00da      	lsls	r2, r3, #3
 80049a4:	1ad2      	subs	r2, r2, r3
 80049a6:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 80049aa:	4a0f      	ldr	r2, [pc, #60]	@ (80049e8 <config_validate_io_names+0xac>)
 80049ac:	4413      	add	r3, r2
 80049ae:	3306      	adds	r3, #6
 80049b0:	4619      	mov	r1, r3
 80049b2:	f7fb fc1d 	bl	80001f0 <strcmp>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d102      	bne.n	80049c2 <config_validate_io_names+0x86>
                return false;
 80049bc:	2300      	movs	r3, #0
 80049be:	e00f      	b.n	80049e0 <config_validate_io_names+0xa4>
            if (working_config.io[j].name[0] == '\0') continue;
 80049c0:	bf00      	nop
        for (uint8_t j = i + 1; j < CONFIG_IO_MAX; j++) {
 80049c2:	79bb      	ldrb	r3, [r7, #6]
 80049c4:	3301      	adds	r3, #1
 80049c6:	71bb      	strb	r3, [r7, #6]
 80049c8:	79bb      	ldrb	r3, [r7, #6]
 80049ca:	2b19      	cmp	r3, #25
 80049cc:	d9cd      	bls.n	800496a <config_validate_io_names+0x2e>
 80049ce:	e000      	b.n	80049d2 <config_validate_io_names+0x96>
        if (working_config.io[i].name[0] == '\0') continue;
 80049d0:	bf00      	nop
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 80049d2:	79fb      	ldrb	r3, [r7, #7]
 80049d4:	3301      	adds	r3, #1
 80049d6:	71fb      	strb	r3, [r7, #7]
 80049d8:	79fb      	ldrb	r3, [r7, #7]
 80049da:	2b19      	cmp	r3, #25
 80049dc:	d9b4      	bls.n	8004948 <config_validate_io_names+0xc>
        }
    }
    return true;
 80049de:	2301      	movs	r3, #1
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	20002664 	.word	0x20002664

080049ec <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	2200      	movs	r2, #0
 80049f2:	2180      	movs	r1, #128	@ 0x80
 80049f4:	4802      	ldr	r0, [pc, #8]	@ (8004a00 <_w5500_select+0x14>)
 80049f6:	f004 fbc3 	bl	8009180 <HAL_GPIO_WritePin>
 80049fa:	bf00      	nop
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40020400 	.word	0x40020400

08004a04 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	2201      	movs	r2, #1
 8004a0a:	2180      	movs	r1, #128	@ 0x80
 8004a0c:	4802      	ldr	r0, [pc, #8]	@ (8004a18 <_w5500_deselect+0x14>)
 8004a0e:	f004 fbb7 	bl	8009180 <HAL_GPIO_WritePin>
 8004a12:	bf00      	nop
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40020400 	.word	0x40020400

08004a1c <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60ba      	str	r2, [r7, #8]
 8004a24:	461a      	mov	r2, r3
 8004a26:	4603      	mov	r3, r0
 8004a28:	81fb      	strh	r3, [r7, #14]
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	737b      	strb	r3, [r7, #13]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8004a32:	89fb      	ldrh	r3, [r7, #14]
 8004a34:	0a1b      	lsrs	r3, r3, #8
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	753b      	strb	r3, [r7, #20]
 8004a3c:	89fb      	ldrh	r3, [r7, #14]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	757b      	strb	r3, [r7, #21]
 8004a42:	7b7b      	ldrb	r3, [r7, #13]
 8004a44:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8004a46:	f7ff ffd1 	bl	80049ec <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8004a4a:	f107 0114 	add.w	r1, r7, #20
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	2203      	movs	r2, #3
 8004a54:	4807      	ldr	r0, [pc, #28]	@ (8004a74 <w5500_write+0x58>)
 8004a56:	f006 fde2 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	4804      	ldr	r0, [pc, #16]	@ (8004a74 <w5500_write+0x58>)
 8004a64:	f006 fddb 	bl	800b61e <HAL_SPI_Transmit>
    _w5500_deselect();
 8004a68:	f7ff ffcc 	bl	8004a04 <_w5500_deselect>
}
 8004a6c:	bf00      	nop
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	20001b94 	.word	0x20001b94

08004a78 <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60ba      	str	r2, [r7, #8]
 8004a80:	461a      	mov	r2, r3
 8004a82:	4603      	mov	r3, r0
 8004a84:	81fb      	strh	r3, [r7, #14]
 8004a86:	460b      	mov	r3, r1
 8004a88:	737b      	strb	r3, [r7, #13]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8004a8e:	89fb      	ldrh	r3, [r7, #14]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	753b      	strb	r3, [r7, #20]
 8004a98:	89fb      	ldrh	r3, [r7, #14]
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	757b      	strb	r3, [r7, #21]
 8004a9e:	7b7b      	ldrb	r3, [r7, #13]
 8004aa0:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8004aa2:	f7ff ffa3 	bl	80049ec <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8004aa6:	f107 0114 	add.w	r1, r7, #20
 8004aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8004aae:	2203      	movs	r2, #3
 8004ab0:	4807      	ldr	r0, [pc, #28]	@ (8004ad0 <w5500_read_raw+0x58>)
 8004ab2:	f006 fdb4 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	4804      	ldr	r0, [pc, #16]	@ (8004ad0 <w5500_read_raw+0x58>)
 8004ac0:	f006 fef1 	bl	800b8a6 <HAL_SPI_Receive>
    _w5500_deselect();
 8004ac4:	f7ff ff9e 	bl	8004a04 <_w5500_deselect>
}
 8004ac8:	bf00      	nop
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20001b94 	.word	0x20001b94

08004ad4 <w5500_read_burst>:
static inline void w5500_read_burst(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60ba      	str	r2, [r7, #8]
 8004adc:	461a      	mov	r2, r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	81fb      	strh	r3, [r7, #14]
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	737b      	strb	r3, [r7, #13]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	80fb      	strh	r3, [r7, #6]
    w5500_read_raw(offset, cb, data, len);
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	7b79      	ldrb	r1, [r7, #13]
 8004aee:	89f8      	ldrh	r0, [r7, #14]
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	f7ff ffc1 	bl	8004a78 <w5500_read_raw>
}
 8004af6:	bf00      	nop
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <w5500_write_burst>:
static inline void w5500_write_burst(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b084      	sub	sp, #16
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60ba      	str	r2, [r7, #8]
 8004b06:	461a      	mov	r2, r3
 8004b08:	4603      	mov	r3, r0
 8004b0a:	81fb      	strh	r3, [r7, #14]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	737b      	strb	r3, [r7, #13]
 8004b10:	4613      	mov	r3, r2
 8004b12:	80fb      	strh	r3, [r7, #6]
    w5500_write(offset, cb, data, len);
 8004b14:	88fb      	ldrh	r3, [r7, #6]
 8004b16:	7b79      	ldrb	r1, [r7, #13]
 8004b18:	89f8      	ldrh	r0, [r7, #14]
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	f7ff ff7e 	bl	8004a1c <w5500_write>
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <w5500_common_write>:
static inline void w5500_common_write(uint16_t offset, const uint8_t *data, uint16_t len) {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	6039      	str	r1, [r7, #0]
 8004b32:	80fb      	strh	r3, [r7, #6]
 8004b34:	4613      	mov	r3, r2
 8004b36:	80bb      	strh	r3, [r7, #4]
    w5500_write(offset, 0x04, data, len);
 8004b38:	88bb      	ldrh	r3, [r7, #4]
 8004b3a:	88f8      	ldrh	r0, [r7, #6]
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	2104      	movs	r1, #4
 8004b40:	f7ff ff6c 	bl	8004a1c <w5500_write>
}
 8004b44:	bf00      	nop
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <w5500_common_read>:
static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	4603      	mov	r3, r0
 8004b54:	6039      	str	r1, [r7, #0]
 8004b56:	80fb      	strh	r3, [r7, #6]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	80bb      	strh	r3, [r7, #4]
    w5500_read_raw(offset, 0x00, data, len);
 8004b5c:	88bb      	ldrh	r3, [r7, #4]
 8004b5e:	88f8      	ldrh	r0, [r7, #6]
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	2100      	movs	r1, #0
 8004b64:	f7ff ff88 	bl	8004a78 <w5500_read_raw>
}
 8004b68:	bf00      	nop
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	460a      	mov	r2, r1
 8004b7a:	71fb      	strb	r3, [r7, #7]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8004b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b84:	015b      	lsls	r3, r3, #5
 8004b86:	b25b      	sxtb	r3, r3
 8004b88:	f043 0308 	orr.w	r3, r3, #8
 8004b8c:	b25b      	sxtb	r3, r3
 8004b8e:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 8004b90:	f107 020e 	add.w	r2, r7, #14
 8004b94:	7bf9      	ldrb	r1, [r7, #15]
 8004b96:	88b8      	ldrh	r0, [r7, #4]
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f7ff ff6d 	bl	8004a78 <w5500_read_raw>
    return v;
 8004b9e:	7bbb      	ldrb	r3, [r7, #14]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	4603      	mov	r3, r0
 8004bb0:	71fb      	strb	r3, [r7, #7]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	80bb      	strh	r3, [r7, #4]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8004bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bbe:	015b      	lsls	r3, r3, #5
 8004bc0:	b25b      	sxtb	r3, r3
 8004bc2:	f043 030c 	orr.w	r3, r3, #12
 8004bc6:	b25b      	sxtb	r3, r3
 8004bc8:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8004bca:	1dba      	adds	r2, r7, #6
 8004bcc:	7bf9      	ldrb	r1, [r7, #15]
 8004bce:	88b8      	ldrh	r0, [r7, #4]
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	f7ff ff23 	bl	8004a1c <w5500_write>
}
 8004bd6:	bf00      	nop
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <w5500_socket_write>:

static inline void w5500_socket_write(uint8_t socket, uint16_t offset, const uint8_t *data, uint16_t len) {
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b086      	sub	sp, #24
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60ba      	str	r2, [r7, #8]
 8004be6:	461a      	mov	r2, r3
 8004be8:	4603      	mov	r3, r0
 8004bea:	73fb      	strb	r3, [r7, #15]
 8004bec:	460b      	mov	r3, r1
 8004bee:	81bb      	strh	r3, [r7, #12]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;
 8004bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bf8:	015b      	lsls	r3, r3, #5
 8004bfa:	b25b      	sxtb	r3, r3
 8004bfc:	f043 030c 	orr.w	r3, r3, #12
 8004c00:	b25b      	sxtb	r3, r3
 8004c02:	75fb      	strb	r3, [r7, #23]
    w5500_write(offset, cb, data, len);
 8004c04:	88fb      	ldrh	r3, [r7, #6]
 8004c06:	7df9      	ldrb	r1, [r7, #23]
 8004c08:	89b8      	ldrh	r0, [r7, #12]
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	f7ff ff06 	bl	8004a1c <w5500_write>
}
 8004c10:	bf00      	nop
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <w5500_socket_read>:

static inline void w5500_socket_read(uint8_t socket, uint16_t offset, uint8_t *data, uint16_t len) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60ba      	str	r2, [r7, #8]
 8004c20:	461a      	mov	r2, r3
 8004c22:	4603      	mov	r3, r0
 8004c24:	73fb      	strb	r3, [r7, #15]
 8004c26:	460b      	mov	r3, r1
 8004c28:	81bb      	strh	r3, [r7, #12]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x08;
 8004c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c32:	015b      	lsls	r3, r3, #5
 8004c34:	b25b      	sxtb	r3, r3
 8004c36:	f043 0308 	orr.w	r3, r3, #8
 8004c3a:	b25b      	sxtb	r3, r3
 8004c3c:	75fb      	strb	r3, [r7, #23]
    w5500_read_raw(offset, cb, data, len);
 8004c3e:	88fb      	ldrh	r3, [r7, #6]
 8004c40:	7df9      	ldrb	r1, [r7, #23]
 8004c42:	89b8      	ldrh	r0, [r7, #12]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	f7ff ff17 	bl	8004a78 <w5500_read_raw>
}
 8004c4a:	bf00      	nop
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <w5500_set_ip_mode>:
static ip_mode_t ip_mode = IP_MODE_STATIC;
static uint8_t static_ip[4]      = {192, 168, 1, 100};
static uint8_t static_gateway[4] = {192, 168, 1,  1};
static uint8_t static_subnet[4]  = {255, 255, 255,  0};

void w5500_set_ip_mode(ip_mode_t mode) { ip_mode = mode; }
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	71fb      	strb	r3, [r7, #7]
 8004c5e:	4a04      	ldr	r2, [pc, #16]	@ (8004c70 <w5500_set_ip_mode+0x1c>)
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	7013      	strb	r3, [r2, #0]
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	20002eb8 	.word	0x20002eb8

08004c74 <w5500_set_network_config>:

void w5500_set_network_config(const uint8_t *ip, const uint8_t *gateway,
                              const uint8_t *subnet)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
    memcpy(static_ip, ip, 4);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	461a      	mov	r2, r3
 8004c86:	4b09      	ldr	r3, [pc, #36]	@ (8004cac <w5500_set_network_config+0x38>)
 8004c88:	601a      	str	r2, [r3, #0]
    memcpy(static_gateway, gateway, 4);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	4b07      	ldr	r3, [pc, #28]	@ (8004cb0 <w5500_set_network_config+0x3c>)
 8004c92:	601a      	str	r2, [r3, #0]
    memcpy(static_subnet, subnet, 4);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <w5500_set_network_config+0x40>)
 8004c9c:	601a      	str	r2, [r3, #0]
}
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	2000001c 	.word	0x2000001c
 8004cb0:	20000020 	.word	0x20000020
 8004cb4:	20000024 	.word	0x20000024

08004cb8 <w5500_init>:

void w5500_init(void) {
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b086      	sub	sp, #24
 8004cbc:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	2108      	movs	r1, #8
 8004cc2:	485b      	ldr	r0, [pc, #364]	@ (8004e30 <w5500_init+0x178>)
 8004cc4:	f004 fa5c 	bl	8009180 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8004cc8:	2001      	movs	r0, #1
 8004cca:	f002 fde9 	bl	80078a0 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 8004cce:	2201      	movs	r2, #1
 8004cd0:	2108      	movs	r1, #8
 8004cd2:	4857      	ldr	r0, [pc, #348]	@ (8004e30 <w5500_init+0x178>)
 8004cd4:	f004 fa54 	bl	8009180 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8004cd8:	2002      	movs	r0, #2
 8004cda:	f002 fde1 	bl	80078a0 <HAL_Delay>

    // Set buffer sizes for all sockets
    for (uint8_t s = 0; s < 8; ++s) {
 8004cde:	2300      	movs	r3, #0
 8004ce0:	75fb      	strb	r3, [r7, #23]
 8004ce2:	e00e      	b.n	8004d02 <w5500_init+0x4a>
        w5500_socket_write_byte(s, SN_TX_SIZE, BUFFER_SIZE_KB);
 8004ce4:	7dfb      	ldrb	r3, [r7, #23]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	211e      	movs	r1, #30
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff ff5c 	bl	8004ba8 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_RX_SIZE, BUFFER_SIZE_KB);
 8004cf0:	7dfb      	ldrb	r3, [r7, #23]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	211f      	movs	r1, #31
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7ff ff56 	bl	8004ba8 <w5500_socket_write_byte>
    for (uint8_t s = 0; s < 8; ++s) {
 8004cfc:	7dfb      	ldrb	r3, [r7, #23]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	75fb      	strb	r3, [r7, #23]
 8004d02:	7dfb      	ldrb	r3, [r7, #23]
 8004d04:	2b07      	cmp	r3, #7
 8004d06:	d9ed      	bls.n	8004ce4 <w5500_init+0x2c>
    }

    // Unique MAC based on UID
    uint32_t uid0 = HAL_GetUIDw0();
 8004d08:	f002 fdee 	bl	80078e8 <HAL_GetUIDw0>
 8004d0c:	6138      	str	r0, [r7, #16]
    uint8_t mac[6] = {0x02, 0x00,
 8004d0e:	2302      	movs	r3, #2
 8004d10:	723b      	strb	r3, [r7, #8]
 8004d12:	2300      	movs	r3, #0
 8004d14:	727b      	strb	r3, [r7, #9]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	0e1b      	lsrs	r3, r3, #24
    uint8_t mac[6] = {0x02, 0x00,
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	72bb      	strb	r3, [r7, #10]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	0c1b      	lsrs	r3, r3, #16
    uint8_t mac[6] = {0x02, 0x00,
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	72fb      	strb	r3, [r7, #11]
                      (uid0 >> 8)  & 0xFF, uid0 & 0xFF};
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	0a1b      	lsrs	r3, r3, #8
    uint8_t mac[6] = {0x02, 0x00,
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	733b      	strb	r3, [r7, #12]
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	737b      	strb	r3, [r7, #13]
    w5500_common_write(SHAR, mac, 6);
 8004d34:	f107 0308 	add.w	r3, r7, #8
 8004d38:	2206      	movs	r2, #6
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	2009      	movs	r0, #9
 8004d3e:	f7ff fef3 	bl	8004b28 <w5500_common_write>

    if (ip_mode == IP_MODE_STATIC) {
 8004d42:	4b3c      	ldr	r3, [pc, #240]	@ (8004e34 <w5500_init+0x17c>)
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10f      	bne.n	8004d6a <w5500_init+0xb2>
        w5500_common_write(SIPR, static_ip, 4);
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	493a      	ldr	r1, [pc, #232]	@ (8004e38 <w5500_init+0x180>)
 8004d4e:	200f      	movs	r0, #15
 8004d50:	f7ff feea 	bl	8004b28 <w5500_common_write>
        w5500_common_write(GAR,  static_gateway, 4);
 8004d54:	2204      	movs	r2, #4
 8004d56:	4939      	ldr	r1, [pc, #228]	@ (8004e3c <w5500_init+0x184>)
 8004d58:	2001      	movs	r0, #1
 8004d5a:	f7ff fee5 	bl	8004b28 <w5500_common_write>
        w5500_common_write(SUBR, static_subnet, 4);
 8004d5e:	2204      	movs	r2, #4
 8004d60:	4937      	ldr	r1, [pc, #220]	@ (8004e40 <w5500_init+0x188>)
 8004d62:	2005      	movs	r0, #5
 8004d64:	f7ff fee0 	bl	8004b28 <w5500_common_write>
 8004d68:	e015      	b.n	8004d96 <w5500_init+0xde>
    } else {
        uint8_t zero[4] = {0};
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	607b      	str	r3, [r7, #4]
        w5500_common_write(SIPR, zero, 4);
 8004d6e:	1d3b      	adds	r3, r7, #4
 8004d70:	2204      	movs	r2, #4
 8004d72:	4619      	mov	r1, r3
 8004d74:	200f      	movs	r0, #15
 8004d76:	f7ff fed7 	bl	8004b28 <w5500_common_write>
        w5500_common_write(GAR,  zero, 4);
 8004d7a:	1d3b      	adds	r3, r7, #4
 8004d7c:	2204      	movs	r2, #4
 8004d7e:	4619      	mov	r1, r3
 8004d80:	2001      	movs	r0, #1
 8004d82:	f7ff fed1 	bl	8004b28 <w5500_common_write>
        w5500_common_write(SUBR, zero, 4);
 8004d86:	1d3b      	adds	r3, r7, #4
 8004d88:	2204      	movs	r2, #4
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	2005      	movs	r0, #5
 8004d8e:	f7ff fecb 	bl	8004b28 <w5500_common_write>
        w5500_dhcp_init();
 8004d92:	f000 f9a3 	bl	80050dc <w5500_dhcp_init>
    }

    // Open BNS protocol sockets 0-1 as TCP listeners
    for (uint8_t s = W5500_BNS_SOCKET_START; s < W5500_BNS_SOCKET_START + W5500_BNS_SOCKET_COUNT; s++) {
 8004d96:	2300      	movs	r3, #0
 8004d98:	75bb      	strb	r3, [r7, #22]
 8004d9a:	e041      	b.n	8004e20 <w5500_init+0x168>
        w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8004d9c:	7dbb      	ldrb	r3, [r7, #22]
 8004d9e:	2210      	movs	r2, #16
 8004da0:	2101      	movs	r1, #1
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff ff00 	bl	8004ba8 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004da8:	bf00      	nop
 8004daa:	7dbb      	ldrb	r3, [r7, #22]
 8004dac:	2101      	movs	r1, #1
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7ff fede 	bl	8004b70 <w5500_socket_read_byte>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1f7      	bne.n	8004daa <w5500_init+0xf2>
        w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 8004dba:	7dbb      	ldrb	r3, [r7, #22]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7ff fef1 	bl	8004ba8 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT, W5500_BNS_PORT >> 8);
 8004dc6:	7dbb      	ldrb	r3, [r7, #22]
 8004dc8:	2210      	movs	r2, #16
 8004dca:	2104      	movs	r1, #4
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7ff feeb 	bl	8004ba8 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT + 1, W5500_BNS_PORT & 0xFF);
 8004dd2:	7dbb      	ldrb	r3, [r7, #22]
 8004dd4:	2292      	movs	r2, #146	@ 0x92
 8004dd6:	2105      	movs	r1, #5
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7ff fee5 	bl	8004ba8 <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 8004dde:	7dbb      	ldrb	r3, [r7, #22]
 8004de0:	2201      	movs	r2, #1
 8004de2:	2101      	movs	r1, #1
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff fedf 	bl	8004ba8 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004dea:	bf00      	nop
 8004dec:	7dbb      	ldrb	r3, [r7, #22]
 8004dee:	2101      	movs	r1, #1
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7ff febd 	bl	8004b70 <w5500_socket_read_byte>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1f7      	bne.n	8004dec <w5500_init+0x134>
        w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 8004dfc:	7dbb      	ldrb	r3, [r7, #22]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	2101      	movs	r1, #1
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff fed0 	bl	8004ba8 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004e08:	bf00      	nop
 8004e0a:	7dbb      	ldrb	r3, [r7, #22]
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f7ff feae 	bl	8004b70 <w5500_socket_read_byte>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f7      	bne.n	8004e0a <w5500_init+0x152>
    for (uint8_t s = W5500_BNS_SOCKET_START; s < W5500_BNS_SOCKET_START + W5500_BNS_SOCKET_COUNT; s++) {
 8004e1a:	7dbb      	ldrb	r3, [r7, #22]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	75bb      	strb	r3, [r7, #22]
 8004e20:	7dbb      	ldrb	r3, [r7, #22]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d9ba      	bls.n	8004d9c <w5500_init+0xe4>
    }
    // HTTP sockets 2-3 are opened by webserver_init()
    // Modbus (4), MQTT (5) opened by their respective modules

}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40021000 	.word	0x40021000
 8004e34:	20002eb8 	.word	0x20002eb8
 8004e38:	2000001c 	.word	0x2000001c
 8004e3c:	20000020 	.word	0x20000020
 8004e40:	20000024 	.word	0x20000024

08004e44 <w5500_is_connected>:

bool w5500_is_connected(uint8_t socket) {
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
    return w5500_socket_read_byte(socket, SN_SR) == SOCK_ESTABLISHED;
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	2103      	movs	r1, #3
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7ff fe8c 	bl	8004b70 <w5500_socket_read_byte>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b17      	cmp	r3, #23
 8004e5c:	bf0c      	ite	eq
 8004e5e:	2301      	moveq	r3, #1
 8004e60:	2300      	movne	r3, #0
 8004e62:	b2db      	uxtb	r3, r3
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <w5500_get_rx_size>:

uint16_t w5500_get_rx_size(uint8_t socket) {
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4603      	mov	r3, r0
 8004e74:	71fb      	strb	r3, [r7, #7]
    uint16_t size;
    w5500_socket_read(socket, SN_RX_RSR, (uint8_t*)&size, 2);
 8004e76:	f107 020e 	add.w	r2, r7, #14
 8004e7a:	79f8      	ldrb	r0, [r7, #7]
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	2126      	movs	r1, #38	@ 0x26
 8004e80:	f7ff feca 	bl	8004c18 <w5500_socket_read>
    size = (size >> 8) | ((size & 0xFF) << 8);  // Big-endian
 8004e84:	89fb      	ldrh	r3, [r7, #14]
 8004e86:	0a1b      	lsrs	r3, r3, #8
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	b21a      	sxth	r2, r3
 8004e8c:	89fb      	ldrh	r3, [r7, #14]
 8004e8e:	b21b      	sxth	r3, r3
 8004e90:	021b      	lsls	r3, r3, #8
 8004e92:	b21b      	sxth	r3, r3
 8004e94:	4313      	orrs	r3, r2
 8004e96:	b21b      	sxth	r3, r3
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	81fb      	strh	r3, [r7, #14]
    return size;
 8004e9c:	89fb      	ldrh	r3, [r7, #14]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <w5500_read_data>:

void w5500_read_data(uint8_t socket, uint8_t *buf, uint16_t len) {
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b084      	sub	sp, #16
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	4603      	mov	r3, r0
 8004eae:	6039      	str	r1, [r7, #0]
 8004eb0:	71fb      	strb	r3, [r7, #7]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr;
    w5500_socket_read(socket, SN_RX_RD, (uint8_t*)&ptr, 2);
 8004eb6:	f107 020c 	add.w	r2, r7, #12
 8004eba:	79f8      	ldrb	r0, [r7, #7]
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	2128      	movs	r1, #40	@ 0x28
 8004ec0:	f7ff feaa 	bl	8004c18 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 8004ec4:	89bb      	ldrh	r3, [r7, #12]
 8004ec6:	0a1b      	lsrs	r3, r3, #8
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	b21a      	sxth	r2, r3
 8004ecc:	89bb      	ldrh	r3, [r7, #12]
 8004ece:	b21b      	sxth	r3, r3
 8004ed0:	021b      	lsls	r3, r3, #8
 8004ed2:	b21b      	sxth	r3, r3
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	b21b      	sxth	r3, r3
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x18;  // Block 3 (RX buf), read
 8004edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee0:	015b      	lsls	r3, r3, #5
 8004ee2:	b25b      	sxtb	r3, r3
 8004ee4:	f043 0318 	orr.w	r3, r3, #24
 8004ee8:	b25b      	sxtb	r3, r3
 8004eea:	73fb      	strb	r3, [r7, #15]
    w5500_read_burst(ptr, cb, buf, len);
 8004eec:	89b8      	ldrh	r0, [r7, #12]
 8004eee:	88bb      	ldrh	r3, [r7, #4]
 8004ef0:	7bf9      	ldrb	r1, [r7, #15]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	f7ff fdee 	bl	8004ad4 <w5500_read_burst>

    ptr += len;
 8004ef8:	89ba      	ldrh	r2, [r7, #12]
 8004efa:	88bb      	ldrh	r3, [r7, #4]
 8004efc:	4413      	add	r3, r2
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 8004f02:	89bb      	ldrh	r3, [r7, #12]
 8004f04:	0a1b      	lsrs	r3, r3, #8
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	723b      	strb	r3, [r7, #8]
 8004f0c:	89bb      	ldrh	r3, [r7, #12]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_RX_RD, ptr_be, 2);
 8004f12:	f107 0208 	add.w	r2, r7, #8
 8004f16:	79f8      	ldrb	r0, [r7, #7]
 8004f18:	2302      	movs	r3, #2
 8004f1a:	2128      	movs	r1, #40	@ 0x28
 8004f1c:	f7ff fe5f 	bl	8004bde <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_RECV);
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	2240      	movs	r2, #64	@ 0x40
 8004f24:	2101      	movs	r1, #1
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff fe3e 	bl	8004ba8 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 8004f2c:	bf00      	nop
 8004f2e:	79fb      	ldrb	r3, [r7, #7]
 8004f30:	2101      	movs	r1, #1
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff fe1c 	bl	8004b70 <w5500_socket_read_byte>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1f7      	bne.n	8004f2e <w5500_read_data+0x88>
}
 8004f3e:	bf00      	nop
 8004f40:	bf00      	nop
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <w5500_send>:

void w5500_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	4603      	mov	r3, r0
 8004f50:	6039      	str	r1, [r7, #0]
 8004f52:	71fb      	strb	r3, [r7, #7]
 8004f54:	4613      	mov	r3, r2
 8004f56:	80bb      	strh	r3, [r7, #4]
    if (len == 0) return;
 8004f58:	88bb      	ldrh	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d077      	beq.n	800504e <w5500_send+0x106>

    uint16_t ptr;
    w5500_socket_read(socket, SN_TX_WR, (uint8_t*)&ptr, 2);
 8004f5e:	f107 020c 	add.w	r2, r7, #12
 8004f62:	79f8      	ldrb	r0, [r7, #7]
 8004f64:	2302      	movs	r3, #2
 8004f66:	2124      	movs	r1, #36	@ 0x24
 8004f68:	f7ff fe56 	bl	8004c18 <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 8004f6c:	89bb      	ldrh	r3, [r7, #12]
 8004f6e:	0a1b      	lsrs	r3, r3, #8
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	b21a      	sxth	r2, r3
 8004f74:	89bb      	ldrh	r3, [r7, #12]
 8004f76:	b21b      	sxth	r3, r3
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	b21b      	sxth	r3, r3
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	b21b      	sxth	r3, r3
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x14;  // Block 2 (TX buf), write
 8004f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f88:	015b      	lsls	r3, r3, #5
 8004f8a:	b25b      	sxtb	r3, r3
 8004f8c:	f043 0314 	orr.w	r3, r3, #20
 8004f90:	b25b      	sxtb	r3, r3
 8004f92:	75fb      	strb	r3, [r7, #23]
    w5500_write_burst(ptr, cb, data, len);
 8004f94:	89b8      	ldrh	r0, [r7, #12]
 8004f96:	88bb      	ldrh	r3, [r7, #4]
 8004f98:	7df9      	ldrb	r1, [r7, #23]
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	f7ff fdaf 	bl	8004afe <w5500_write_burst>

    ptr += len;
 8004fa0:	89ba      	ldrh	r2, [r7, #12]
 8004fa2:	88bb      	ldrh	r3, [r7, #4]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 8004faa:	89bb      	ldrh	r3, [r7, #12]
 8004fac:	0a1b      	lsrs	r3, r3, #8
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	723b      	strb	r3, [r7, #8]
 8004fb4:	89bb      	ldrh	r3, [r7, #12]
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_TX_WR, ptr_be, 2);
 8004fba:	f107 0208 	add.w	r2, r7, #8
 8004fbe:	79f8      	ldrb	r0, [r7, #7]
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	2124      	movs	r1, #36	@ 0x24
 8004fc4:	f7ff fe0b 	bl	8004bde <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_SEND);
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	2101      	movs	r1, #1
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7ff fdea 	bl	8004ba8 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 8004fd4:	bf00      	nop
 8004fd6:	79fb      	ldrb	r3, [r7, #7]
 8004fd8:	2101      	movs	r1, #1
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fdc8 	bl	8004b70 <w5500_socket_read_byte>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1f7      	bne.n	8004fd6 <w5500_send+0x8e>

    // Wait for SEND_OK or timeout
    uint32_t timeout = HAL_GetTick() + 5000;
 8004fe6:	f002 fc4f 	bl	8007888 <HAL_GetTick>
 8004fea:	4603      	mov	r3, r0
 8004fec:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004ff0:	3308      	adds	r3, #8
 8004ff2:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 8004ff4:	e01e      	b.n	8005034 <w5500_send+0xec>
        uint8_t ir = w5500_socket_read_byte(socket, SN_IR);
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	2102      	movs	r1, #2
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7ff fdb8 	bl	8004b70 <w5500_socket_read_byte>
 8005000:	4603      	mov	r3, r0
 8005002:	73fb      	strb	r3, [r7, #15]
        if (ir & 0x08) {  // TIMEOUT
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	f003 0308 	and.w	r3, r3, #8
 800500a:	2b00      	cmp	r3, #0
 800500c:	d006      	beq.n	800501c <w5500_send+0xd4>
            w5500_socket_write_byte(socket, SN_IR, 0x08);  // Clear
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	2208      	movs	r2, #8
 8005012:	2102      	movs	r1, #2
 8005014:	4618      	mov	r0, r3
 8005016:	f7ff fdc7 	bl	8004ba8 <w5500_socket_write_byte>
            break;
 800501a:	e011      	b.n	8005040 <w5500_send+0xf8>
        }
        if (ir & 0x04) {  // SEND_OK
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	d006      	beq.n	8005034 <w5500_send+0xec>
            w5500_socket_write_byte(socket, SN_IR, 0x04);
 8005026:	79fb      	ldrb	r3, [r7, #7]
 8005028:	2204      	movs	r2, #4
 800502a:	2102      	movs	r1, #2
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff fdbb 	bl	8004ba8 <w5500_socket_write_byte>
            return;
 8005032:	e00d      	b.n	8005050 <w5500_send+0x108>
    while (HAL_GetTick() < timeout) {
 8005034:	f002 fc28 	bl	8007888 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4293      	cmp	r3, r2
 800503e:	d8da      	bhi.n	8004ff6 <w5500_send+0xae>
        }
    }
    // Timeout: Close socket
    w5500_socket_write_byte(socket, SN_CR, SN_CR_CLOSE);
 8005040:	79fb      	ldrb	r3, [r7, #7]
 8005042:	2210      	movs	r2, #16
 8005044:	2101      	movs	r1, #1
 8005046:	4618      	mov	r0, r3
 8005048:	f7ff fdae 	bl	8004ba8 <w5500_socket_write_byte>
 800504c:	e000      	b.n	8005050 <w5500_send+0x108>
    if (len == 0) return;
 800504e:	bf00      	nop
}
 8005050:	3718      	adds	r7, #24
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <w5500_udp_send>:

void w5500_udp_send(uint8_t socket, const uint8_t *data, uint16_t len,
                    const uint8_t *dest_ip, uint16_t dest_port) {
 8005056:	b580      	push	{r7, lr}
 8005058:	b086      	sub	sp, #24
 800505a:	af00      	add	r7, sp, #0
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607b      	str	r3, [r7, #4]
 8005060:	4603      	mov	r3, r0
 8005062:	73fb      	strb	r3, [r7, #15]
 8005064:	4613      	mov	r3, r2
 8005066:	81bb      	strh	r3, [r7, #12]
    w5500_socket_write(socket, SN_DIPR, dest_ip, 4);
 8005068:	7bf8      	ldrb	r0, [r7, #15]
 800506a:	2304      	movs	r3, #4
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	210c      	movs	r1, #12
 8005070:	f7ff fdb5 	bl	8004bde <w5500_socket_write>
    uint8_t port_be[2] = {dest_port >> 8, dest_port & 0xFF};
 8005074:	8c3b      	ldrh	r3, [r7, #32]
 8005076:	0a1b      	lsrs	r3, r3, #8
 8005078:	b29b      	uxth	r3, r3
 800507a:	b2db      	uxtb	r3, r3
 800507c:	753b      	strb	r3, [r7, #20]
 800507e:	8c3b      	ldrh	r3, [r7, #32]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	757b      	strb	r3, [r7, #21]
    w5500_socket_write(socket, SN_DPORT, port_be, 2);
 8005084:	f107 0214 	add.w	r2, r7, #20
 8005088:	7bf8      	ldrb	r0, [r7, #15]
 800508a:	2302      	movs	r3, #2
 800508c:	2110      	movs	r1, #16
 800508e:	f7ff fda6 	bl	8004bde <w5500_socket_write>
    w5500_send(socket, data, len);
 8005092:	89ba      	ldrh	r2, [r7, #12]
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	68b9      	ldr	r1, [r7, #8]
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff ff55 	bl	8004f48 <w5500_send>
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <w5500_get_ip>:

void w5500_get_ip(uint8_t *ip) {
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
    w5500_common_read(SIPR, ip, 4);
 80050ae:	2204      	movs	r2, #4
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	200f      	movs	r0, #15
 80050b4:	f7ff fd4a 	bl	8004b4c <w5500_common_read>
}
 80050b8:	bf00      	nop
 80050ba:	3708      	adds	r7, #8
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <w5500_get_mac>:

void w5500_get_mac(uint8_t *mac) {
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
    w5500_common_read(SHAR, mac, 6);
 80050c8:	2206      	movs	r2, #6
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	2009      	movs	r0, #9
 80050ce:	f7ff fd3d 	bl	8004b4c <w5500_common_read>
}
 80050d2:	bf00      	nop
 80050d4:	3708      	adds	r7, #8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
	...

080050dc <w5500_dhcp_init>:

void w5500_dhcp_init(void) {
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
    if (ip_mode != IP_MODE_DHCP) return;
 80050e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005150 <w5500_dhcp_init+0x74>)
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d131      	bne.n	800514c <w5500_dhcp_init+0x70>

    // Open DHCP socket (UDP)
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_CLOSE);
 80050e8:	2210      	movs	r2, #16
 80050ea:	2101      	movs	r1, #1
 80050ec:	2006      	movs	r0, #6
 80050ee:	f7ff fd5b 	bl	8004ba8 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 80050f2:	bf00      	nop
 80050f4:	2101      	movs	r1, #1
 80050f6:	2006      	movs	r0, #6
 80050f8:	f7ff fd3a 	bl	8004b70 <w5500_socket_read_byte>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f8      	bne.n	80050f4 <w5500_dhcp_init+0x18>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_MR, SN_MR_UDP);
 8005102:	2202      	movs	r2, #2
 8005104:	2100      	movs	r1, #0
 8005106:	2006      	movs	r0, #6
 8005108:	f7ff fd4e 	bl	8004ba8 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT, 68 >> 8);
 800510c:	2200      	movs	r2, #0
 800510e:	2104      	movs	r1, #4
 8005110:	2006      	movs	r0, #6
 8005112:	f7ff fd49 	bl	8004ba8 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT + 1, 68 & 0xFF);
 8005116:	2244      	movs	r2, #68	@ 0x44
 8005118:	2105      	movs	r1, #5
 800511a:	2006      	movs	r0, #6
 800511c:	f7ff fd44 	bl	8004ba8 <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_OPEN);
 8005120:	2201      	movs	r2, #1
 8005122:	2101      	movs	r1, #1
 8005124:	2006      	movs	r0, #6
 8005126:	f7ff fd3f 	bl	8004ba8 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 800512a:	bf00      	nop
 800512c:	2101      	movs	r1, #1
 800512e:	2006      	movs	r0, #6
 8005130:	f7ff fd1e 	bl	8004b70 <w5500_socket_read_byte>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f8      	bne.n	800512c <w5500_dhcp_init+0x50>

    dhcp_state = 0;
 800513a:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <w5500_dhcp_init+0x78>)
 800513c:	2200      	movs	r2, #0
 800513e:	701a      	strb	r2, [r3, #0]
    dhcp_tick = HAL_GetTick();
 8005140:	f002 fba2 	bl	8007888 <HAL_GetTick>
 8005144:	4603      	mov	r3, r0
 8005146:	4a04      	ldr	r2, [pc, #16]	@ (8005158 <w5500_dhcp_init+0x7c>)
 8005148:	6013      	str	r3, [r2, #0]
 800514a:	e000      	b.n	800514e <w5500_dhcp_init+0x72>
    if (ip_mode != IP_MODE_DHCP) return;
 800514c:	bf00      	nop
}
 800514e:	bd80      	pop	{r7, pc}
 8005150:	20002eb8 	.word	0x20002eb8
 8005154:	20002eb0 	.word	0x20002eb0
 8005158:	20002eb4 	.word	0x20002eb4

0800515c <w5500_dhcp_run>:

bool w5500_dhcp_run(void) {
 800515c:	b580      	push	{r7, lr}
 800515e:	b092      	sub	sp, #72	@ 0x48
 8005160:	af02      	add	r7, sp, #8
    if (ip_mode != IP_MODE_DHCP || dhcp_state == 2) return dhcp_state == 2;
 8005162:	4b99      	ldr	r3, [pc, #612]	@ (80053c8 <w5500_dhcp_run+0x26c>)
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d103      	bne.n	8005172 <w5500_dhcp_run+0x16>
 800516a:	4b98      	ldr	r3, [pc, #608]	@ (80053cc <w5500_dhcp_run+0x270>)
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d107      	bne.n	8005182 <w5500_dhcp_run+0x26>
 8005172:	4b96      	ldr	r3, [pc, #600]	@ (80053cc <w5500_dhcp_run+0x270>)
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2b02      	cmp	r3, #2
 8005178:	bf0c      	ite	eq
 800517a:	2301      	moveq	r3, #1
 800517c:	2300      	movne	r3, #0
 800517e:	b2db      	uxtb	r3, r3
 8005180:	e176      	b.n	8005470 <w5500_dhcp_run+0x314>

    uint32_t now = HAL_GetTick();
 8005182:	f002 fb81 	bl	8007888 <HAL_GetTick>
 8005186:	6338      	str	r0, [r7, #48]	@ 0x30
    if (now - dhcp_tick < 100) return false;  // Poll every 100ms
 8005188:	4b91      	ldr	r3, [pc, #580]	@ (80053d0 <w5500_dhcp_run+0x274>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b63      	cmp	r3, #99	@ 0x63
 8005192:	d801      	bhi.n	8005198 <w5500_dhcp_run+0x3c>
 8005194:	2300      	movs	r3, #0
 8005196:	e16b      	b.n	8005470 <w5500_dhcp_run+0x314>
    dhcp_tick = now;
 8005198:	4a8d      	ldr	r2, [pc, #564]	@ (80053d0 <w5500_dhcp_run+0x274>)
 800519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519c:	6013      	str	r3, [r2, #0]

    uint16_t len = w5500_get_rx_size(W5500_DHCP_SOCKET);
 800519e:	2006      	movs	r0, #6
 80051a0:	f7ff fe64 	bl	8004e6c <w5500_get_rx_size>
 80051a4:	4603      	mov	r3, r0
 80051a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (len > 0) {
 80051a8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00f      	beq.n	80051ce <w5500_dhcp_run+0x72>
        w5500_read_data(W5500_DHCP_SOCKET, dhcp_buffer, len > DHCP_MSG_LEN ? DHCP_MSG_LEN : len);
 80051ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051b0:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 80051b4:	bf28      	it	cs
 80051b6:	f44f 7310 	movcs.w	r3, #576	@ 0x240
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	461a      	mov	r2, r3
 80051be:	4985      	ldr	r1, [pc, #532]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051c0:	2006      	movs	r0, #6
 80051c2:	f7ff fe70 	bl	8004ea6 <w5500_read_data>
    } else {
        return false;  // Retry logic if needed
    }

    // Parse OFFER/ACK
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 80051c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80051c8:	2bef      	cmp	r3, #239	@ 0xef
 80051ca:	d955      	bls.n	8005278 <w5500_dhcp_run+0x11c>
 80051cc:	e050      	b.n	8005270 <w5500_dhcp_run+0x114>
    } else if (dhcp_state == 0) {
 80051ce:	4b7f      	ldr	r3, [pc, #508]	@ (80053cc <w5500_dhcp_run+0x270>)
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d14a      	bne.n	800526c <w5500_dhcp_run+0x110>
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 80051d6:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80051da:	2100      	movs	r1, #0
 80051dc:	487d      	ldr	r0, [pc, #500]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051de:	f00c fed3 	bl	8011f88 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 80051e2:	4b7c      	ldr	r3, [pc, #496]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	4b7a      	ldr	r3, [pc, #488]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051ea:	2201      	movs	r2, #1
 80051ec:	705a      	strb	r2, [r3, #1]
 80051ee:	4b79      	ldr	r3, [pc, #484]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051f0:	2206      	movs	r2, #6
 80051f2:	709a      	strb	r2, [r3, #2]
 80051f4:	4b77      	ldr	r3, [pc, #476]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80051f6:	2201      	movs	r2, #1
 80051f8:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 80051fa:	4b77      	ldr	r3, [pc, #476]	@ (80053d8 <w5500_dhcp_run+0x27c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a75      	ldr	r2, [pc, #468]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005200:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8005202:	4876      	ldr	r0, [pc, #472]	@ (80053dc <w5500_dhcp_run+0x280>)
 8005204:	f7ff ff5c 	bl	80050c0 <w5500_get_mac>
        uint8_t *opt = &dhcp_buffer[240];
 8005208:	4b75      	ldr	r3, [pc, #468]	@ (80053e0 <w5500_dhcp_run+0x284>)
 800520a:	62bb      	str	r3, [r7, #40]	@ 0x28
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	2263      	movs	r2, #99	@ 0x63
 8005210:	701a      	strb	r2, [r3, #0]
 8005212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005214:	3301      	adds	r3, #1
 8005216:	2282      	movs	r2, #130	@ 0x82
 8005218:	701a      	strb	r2, [r3, #0]
 800521a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521c:	3302      	adds	r3, #2
 800521e:	2253      	movs	r2, #83	@ 0x53
 8005220:	701a      	strb	r2, [r3, #0]
 8005222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005224:	3303      	adds	r3, #3
 8005226:	2263      	movs	r2, #99	@ 0x63
 8005228:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x01;
 800522a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522c:	3304      	adds	r3, #4
 800522e:	2235      	movs	r2, #53	@ 0x35
 8005230:	701a      	strb	r2, [r3, #0]
 8005232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005234:	3305      	adds	r3, #5
 8005236:	2201      	movs	r2, #1
 8005238:	701a      	strb	r2, [r3, #0]
 800523a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523c:	3306      	adds	r3, #6
 800523e:	2201      	movs	r2, #1
 8005240:	701a      	strb	r2, [r3, #0]
        opt[7] = 0xFF;
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	3307      	adds	r3, #7
 8005246:	22ff      	movs	r2, #255	@ 0xff
 8005248:	701a      	strb	r2, [r3, #0]
        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 800524a:	f04f 33ff 	mov.w	r3, #4294967295
 800524e:	60fb      	str	r3, [r7, #12]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 8, broadcast_ip, 67);
 8005250:	f107 030c 	add.w	r3, r7, #12
 8005254:	2243      	movs	r2, #67	@ 0x43
 8005256:	9200      	str	r2, [sp, #0]
 8005258:	22f8      	movs	r2, #248	@ 0xf8
 800525a:	495e      	ldr	r1, [pc, #376]	@ (80053d4 <w5500_dhcp_run+0x278>)
 800525c:	2006      	movs	r0, #6
 800525e:	f7ff fefa 	bl	8005056 <w5500_udp_send>
        dhcp_state = 1;
 8005262:	4b5a      	ldr	r3, [pc, #360]	@ (80053cc <w5500_dhcp_run+0x270>)
 8005264:	2201      	movs	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]
        return false;
 8005268:	2300      	movs	r3, #0
 800526a:	e101      	b.n	8005470 <w5500_dhcp_run+0x314>
        return false;  // Retry logic if needed
 800526c:	2300      	movs	r3, #0
 800526e:	e0ff      	b.n	8005470 <w5500_dhcp_run+0x314>
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 8005270:	4b58      	ldr	r3, [pc, #352]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	2b02      	cmp	r3, #2
 8005276:	d001      	beq.n	800527c <w5500_dhcp_run+0x120>
 8005278:	2300      	movs	r3, #0
 800527a:	e0f9      	b.n	8005470 <w5500_dhcp_run+0x314>

    uint8_t *options = &dhcp_buffer[240];
 800527c:	4b58      	ldr	r3, [pc, #352]	@ (80053e0 <w5500_dhcp_run+0x284>)
 800527e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msg_type = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (int i = 0; i < len - 240; ) {
 8005286:	2300      	movs	r3, #0
 8005288:	63bb      	str	r3, [r7, #56]	@ 0x38
 800528a:	e025      	b.n	80052d8 <w5500_dhcp_run+0x17c>
        uint8_t opt = options[i];
 800528c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005290:	4413      	add	r3, r2
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (opt == 0xFF) break;
 8005298:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800529c:	2bff      	cmp	r3, #255	@ 0xff
 800529e:	d021      	beq.n	80052e4 <w5500_dhcp_run+0x188>
        uint8_t optlen = options[i + 1];
 80052a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a2:	3301      	adds	r3, #1
 80052a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052a6:	4413      	add	r3, r2
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (opt == 0x35 && optlen == 1) msg_type = options[i + 2];
 80052ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052b2:	2b35      	cmp	r3, #53	@ 0x35
 80052b4:	d10a      	bne.n	80052cc <w5500_dhcp_run+0x170>
 80052b6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d106      	bne.n	80052cc <w5500_dhcp_run+0x170>
 80052be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c0:	3302      	adds	r3, #2
 80052c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c4:	4413      	add	r3, r2
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        i += 2 + optlen;
 80052cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80052d0:	3302      	adds	r3, #2
 80052d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052d4:	4413      	add	r3, r2
 80052d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < len - 240; ) {
 80052d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80052da:	3bf0      	subs	r3, #240	@ 0xf0
 80052dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80052de:	429a      	cmp	r2, r3
 80052e0:	dbd4      	blt.n	800528c <w5500_dhcp_run+0x130>
 80052e2:	e000      	b.n	80052e6 <w5500_dhcp_run+0x18a>
        if (opt == 0xFF) break;
 80052e4:	bf00      	nop
    }

    if (msg_type == 2) {  // OFFER
 80052e6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d156      	bne.n	800539c <w5500_dhcp_run+0x240>
        // Send REQUEST
        dhcp_state = 1;
 80052ee:	4b37      	ldr	r3, [pc, #220]	@ (80053cc <w5500_dhcp_run+0x270>)
 80052f0:	2201      	movs	r2, #1
 80052f2:	701a      	strb	r2, [r3, #0]
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 80052f4:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80052f8:	2100      	movs	r1, #0
 80052fa:	4836      	ldr	r0, [pc, #216]	@ (80053d4 <w5500_dhcp_run+0x278>)
 80052fc:	f00c fe44 	bl	8011f88 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 8005300:	4b34      	ldr	r3, [pc, #208]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005302:	2201      	movs	r2, #1
 8005304:	701a      	strb	r2, [r3, #0]
 8005306:	4b33      	ldr	r3, [pc, #204]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005308:	2201      	movs	r2, #1
 800530a:	705a      	strb	r2, [r3, #1]
 800530c:	4b31      	ldr	r3, [pc, #196]	@ (80053d4 <w5500_dhcp_run+0x278>)
 800530e:	2206      	movs	r2, #6
 8005310:	709a      	strb	r2, [r3, #2]
 8005312:	4b30      	ldr	r3, [pc, #192]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005314:	2201      	movs	r2, #1
 8005316:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 8005318:	4b2f      	ldr	r3, [pc, #188]	@ (80053d8 <w5500_dhcp_run+0x27c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a2d      	ldr	r2, [pc, #180]	@ (80053d4 <w5500_dhcp_run+0x278>)
 800531e:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8005320:	482e      	ldr	r0, [pc, #184]	@ (80053dc <w5500_dhcp_run+0x280>)
 8005322:	f7ff fecd 	bl	80050c0 <w5500_get_mac>

        uint8_t *opt = &dhcp_buffer[240];
 8005326:	4b2e      	ldr	r3, [pc, #184]	@ (80053e0 <w5500_dhcp_run+0x284>)
 8005328:	613b      	str	r3, [r7, #16]
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2263      	movs	r2, #99	@ 0x63
 800532e:	701a      	strb	r2, [r3, #0]
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	3301      	adds	r3, #1
 8005334:	2282      	movs	r2, #130	@ 0x82
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	3302      	adds	r3, #2
 800533c:	2253      	movs	r2, #83	@ 0x53
 800533e:	701a      	strb	r2, [r3, #0]
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	3303      	adds	r3, #3
 8005344:	2263      	movs	r2, #99	@ 0x63
 8005346:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x03;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	3304      	adds	r3, #4
 800534c:	2235      	movs	r2, #53	@ 0x35
 800534e:	701a      	strb	r2, [r3, #0]
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	3305      	adds	r3, #5
 8005354:	2201      	movs	r2, #1
 8005356:	701a      	strb	r2, [r3, #0]
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	3306      	adds	r3, #6
 800535c:	2203      	movs	r2, #3
 800535e:	701a      	strb	r2, [r3, #0]
        opt[7] = 0x32; opt[8] = 0x04; memcpy(&opt[9], &dhcp_buffer[16], 4);  // Requested IP from OFFER
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	3307      	adds	r3, #7
 8005364:	2232      	movs	r2, #50	@ 0x32
 8005366:	701a      	strb	r2, [r3, #0]
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	3308      	adds	r3, #8
 800536c:	2204      	movs	r2, #4
 800536e:	701a      	strb	r2, [r3, #0]
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	3309      	adds	r3, #9
 8005374:	4a17      	ldr	r2, [pc, #92]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005376:	6912      	ldr	r2, [r2, #16]
 8005378:	601a      	str	r2, [r3, #0]
        opt[13] = 0xFF;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	330d      	adds	r3, #13
 800537e:	22ff      	movs	r2, #255	@ 0xff
 8005380:	701a      	strb	r2, [r3, #0]

        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 8005382:	f04f 33ff 	mov.w	r3, #4294967295
 8005386:	60bb      	str	r3, [r7, #8]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 14, broadcast_ip, 67);
 8005388:	f107 0308 	add.w	r3, r7, #8
 800538c:	2243      	movs	r2, #67	@ 0x43
 800538e:	9200      	str	r2, [sp, #0]
 8005390:	22fe      	movs	r2, #254	@ 0xfe
 8005392:	4910      	ldr	r1, [pc, #64]	@ (80053d4 <w5500_dhcp_run+0x278>)
 8005394:	2006      	movs	r0, #6
 8005396:	f7ff fe5e 	bl	8005056 <w5500_udp_send>
 800539a:	e068      	b.n	800546e <w5500_dhcp_run+0x312>
    } else if (msg_type == 5) {  // ACK
 800539c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80053a0:	2b05      	cmp	r3, #5
 80053a2:	d164      	bne.n	800546e <w5500_dhcp_run+0x312>
        uint8_t *yiaddr = &dhcp_buffer[16];
 80053a4:	4b0f      	ldr	r3, [pc, #60]	@ (80053e4 <w5500_dhcp_run+0x288>)
 80053a6:	61fb      	str	r3, [r7, #28]
        w5500_common_write(SIPR, yiaddr, 4);
 80053a8:	2204      	movs	r2, #4
 80053aa:	69f9      	ldr	r1, [r7, #28]
 80053ac:	200f      	movs	r0, #15
 80053ae:	f7ff fbbb 	bl	8004b28 <w5500_common_write>

        uint8_t subnet[4] = {255, 255, 255, 0};
 80053b2:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 80053b6:	607b      	str	r3, [r7, #4]
        uint8_t gateway[4] = {0};
 80053b8:	2300      	movs	r3, #0
 80053ba:	603b      	str	r3, [r7, #0]
        uint8_t *options = &dhcp_buffer[240];
 80053bc:	4b08      	ldr	r3, [pc, #32]	@ (80053e0 <w5500_dhcp_run+0x284>)
 80053be:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < len - 240; ) {
 80053c0:	2300      	movs	r3, #0
 80053c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80053c4:	e03b      	b.n	800543e <w5500_dhcp_run+0x2e2>
 80053c6:	bf00      	nop
 80053c8:	20002eb8 	.word	0x20002eb8
 80053cc:	20002eb0 	.word	0x20002eb0
 80053d0:	20002eb4 	.word	0x20002eb4
 80053d4:	20002c70 	.word	0x20002c70
 80053d8:	20000018 	.word	0x20000018
 80053dc:	20002c8c 	.word	0x20002c8c
 80053e0:	20002d60 	.word	0x20002d60
 80053e4:	20002c80 	.word	0x20002c80
            uint8_t opt = options[i];
 80053e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4413      	add	r3, r2
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	75fb      	strb	r3, [r7, #23]
            if (opt == 0xFF) break;
 80053f2:	7dfb      	ldrb	r3, [r7, #23]
 80053f4:	2bff      	cmp	r3, #255	@ 0xff
 80053f6:	d028      	beq.n	800544a <w5500_dhcp_run+0x2ee>
            uint8_t optlen = options[i + 1];
 80053f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053fa:	3301      	adds	r3, #1
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	4413      	add	r3, r2
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	75bb      	strb	r3, [r7, #22]
            if (opt == 1 && optlen == 4) memcpy(subnet, &options[i + 2], 4);
 8005404:	7dfb      	ldrb	r3, [r7, #23]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d108      	bne.n	800541c <w5500_dhcp_run+0x2c0>
 800540a:	7dbb      	ldrb	r3, [r7, #22]
 800540c:	2b04      	cmp	r3, #4
 800540e:	d105      	bne.n	800541c <w5500_dhcp_run+0x2c0>
 8005410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005412:	3302      	adds	r3, #2
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	4413      	add	r3, r2
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	607b      	str	r3, [r7, #4]
            if (opt == 3 && optlen == 4) memcpy(gateway, &options[i + 2], 4);
 800541c:	7dfb      	ldrb	r3, [r7, #23]
 800541e:	2b03      	cmp	r3, #3
 8005420:	d108      	bne.n	8005434 <w5500_dhcp_run+0x2d8>
 8005422:	7dbb      	ldrb	r3, [r7, #22]
 8005424:	2b04      	cmp	r3, #4
 8005426:	d105      	bne.n	8005434 <w5500_dhcp_run+0x2d8>
 8005428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542a:	3302      	adds	r3, #2
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	4413      	add	r3, r2
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	603b      	str	r3, [r7, #0]
            i += 2 + optlen;
 8005434:	7dbb      	ldrb	r3, [r7, #22]
 8005436:	3302      	adds	r3, #2
 8005438:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800543a:	4413      	add	r3, r2
 800543c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < len - 240; ) {
 800543e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005440:	3bf0      	subs	r3, #240	@ 0xf0
 8005442:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005444:	429a      	cmp	r2, r3
 8005446:	dbcf      	blt.n	80053e8 <w5500_dhcp_run+0x28c>
 8005448:	e000      	b.n	800544c <w5500_dhcp_run+0x2f0>
            if (opt == 0xFF) break;
 800544a:	bf00      	nop
        }
        w5500_common_write(SUBR, subnet, 4);
 800544c:	1d3b      	adds	r3, r7, #4
 800544e:	2204      	movs	r2, #4
 8005450:	4619      	mov	r1, r3
 8005452:	2005      	movs	r0, #5
 8005454:	f7ff fb68 	bl	8004b28 <w5500_common_write>
        w5500_common_write(GAR, gateway, 4);
 8005458:	463b      	mov	r3, r7
 800545a:	2204      	movs	r2, #4
 800545c:	4619      	mov	r1, r3
 800545e:	2001      	movs	r0, #1
 8005460:	f7ff fb62 	bl	8004b28 <w5500_common_write>

        dhcp_state = 2;
 8005464:	4b04      	ldr	r3, [pc, #16]	@ (8005478 <w5500_dhcp_run+0x31c>)
 8005466:	2202      	movs	r2, #2
 8005468:	701a      	strb	r2, [r3, #0]
        return true;
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <w5500_dhcp_run+0x314>
    }
    return false;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3740      	adds	r7, #64	@ 0x40
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	20002eb0 	.word	0x20002eb0

0800547c <w5500_get_ip_mode>:

ip_mode_t w5500_get_ip_mode(void) { return ip_mode; }
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
 8005480:	4b03      	ldr	r3, [pc, #12]	@ (8005490 <w5500_get_ip_mode+0x14>)
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	4618      	mov	r0, r3
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20002eb8 	.word	0x20002eb8

08005494 <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
 8005498:	2200      	movs	r2, #0
 800549a:	2180      	movs	r1, #128	@ 0x80
 800549c:	4802      	ldr	r0, [pc, #8]	@ (80054a8 <_w5500_select+0x14>)
 800549e:	f003 fe6f 	bl	8009180 <HAL_GPIO_WritePin>
 80054a2:	bf00      	nop
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	40020400 	.word	0x40020400

080054ac <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	2201      	movs	r2, #1
 80054b2:	2180      	movs	r1, #128	@ 0x80
 80054b4:	4802      	ldr	r0, [pc, #8]	@ (80054c0 <_w5500_deselect+0x14>)
 80054b6:	f003 fe63 	bl	8009180 <HAL_GPIO_WritePin>
 80054ba:	bf00      	nop
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40020400 	.word	0x40020400

080054c4 <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60ba      	str	r2, [r7, #8]
 80054cc:	461a      	mov	r2, r3
 80054ce:	4603      	mov	r3, r0
 80054d0:	81fb      	strh	r3, [r7, #14]
 80054d2:	460b      	mov	r3, r1
 80054d4:	737b      	strb	r3, [r7, #13]
 80054d6:	4613      	mov	r3, r2
 80054d8:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 80054da:	89fb      	ldrh	r3, [r7, #14]
 80054dc:	0a1b      	lsrs	r3, r3, #8
 80054de:	b29b      	uxth	r3, r3
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	753b      	strb	r3, [r7, #20]
 80054e4:	89fb      	ldrh	r3, [r7, #14]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	757b      	strb	r3, [r7, #21]
 80054ea:	7b7b      	ldrb	r3, [r7, #13]
 80054ec:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 80054ee:	f7ff ffd1 	bl	8005494 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 80054f2:	f107 0114 	add.w	r1, r7, #20
 80054f6:	f04f 33ff 	mov.w	r3, #4294967295
 80054fa:	2203      	movs	r2, #3
 80054fc:	4807      	ldr	r0, [pc, #28]	@ (800551c <w5500_write+0x58>)
 80054fe:	f006 f88e 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8005502:	88fa      	ldrh	r2, [r7, #6]
 8005504:	f04f 33ff 	mov.w	r3, #4294967295
 8005508:	68b9      	ldr	r1, [r7, #8]
 800550a:	4804      	ldr	r0, [pc, #16]	@ (800551c <w5500_write+0x58>)
 800550c:	f006 f887 	bl	800b61e <HAL_SPI_Transmit>
    _w5500_deselect();
 8005510:	f7ff ffcc 	bl	80054ac <_w5500_deselect>
}
 8005514:	bf00      	nop
 8005516:	3718      	adds	r7, #24
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	20001b94 	.word	0x20001b94

08005520 <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	60ba      	str	r2, [r7, #8]
 8005528:	461a      	mov	r2, r3
 800552a:	4603      	mov	r3, r0
 800552c:	81fb      	strh	r3, [r7, #14]
 800552e:	460b      	mov	r3, r1
 8005530:	737b      	strb	r3, [r7, #13]
 8005532:	4613      	mov	r3, r2
 8005534:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8005536:	89fb      	ldrh	r3, [r7, #14]
 8005538:	0a1b      	lsrs	r3, r3, #8
 800553a:	b29b      	uxth	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	753b      	strb	r3, [r7, #20]
 8005540:	89fb      	ldrh	r3, [r7, #14]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	757b      	strb	r3, [r7, #21]
 8005546:	7b7b      	ldrb	r3, [r7, #13]
 8005548:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 800554a:	f7ff ffa3 	bl	8005494 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 800554e:	f107 0114 	add.w	r1, r7, #20
 8005552:	f04f 33ff 	mov.w	r3, #4294967295
 8005556:	2203      	movs	r2, #3
 8005558:	4807      	ldr	r0, [pc, #28]	@ (8005578 <w5500_read_raw+0x58>)
 800555a:	f006 f860 	bl	800b61e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 800555e:	88fa      	ldrh	r2, [r7, #6]
 8005560:	f04f 33ff 	mov.w	r3, #4294967295
 8005564:	68b9      	ldr	r1, [r7, #8]
 8005566:	4804      	ldr	r0, [pc, #16]	@ (8005578 <w5500_read_raw+0x58>)
 8005568:	f006 f99d 	bl	800b8a6 <HAL_SPI_Receive>
    _w5500_deselect();
 800556c:	f7ff ff9e 	bl	80054ac <_w5500_deselect>
}
 8005570:	bf00      	nop
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	20001b94 	.word	0x20001b94

0800557c <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	460a      	mov	r2, r1
 8005586:	71fb      	strb	r3, [r7, #7]
 8005588:	4613      	mov	r3, r2
 800558a:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 800558c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005590:	015b      	lsls	r3, r3, #5
 8005592:	b25b      	sxtb	r3, r3
 8005594:	f043 0308 	orr.w	r3, r3, #8
 8005598:	b25b      	sxtb	r3, r3
 800559a:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 800559c:	f107 020e 	add.w	r2, r7, #14
 80055a0:	7bf9      	ldrb	r1, [r7, #15]
 80055a2:	88b8      	ldrh	r0, [r7, #4]
 80055a4:	2301      	movs	r3, #1
 80055a6:	f7ff ffbb 	bl	8005520 <w5500_read_raw>
    return v;
 80055aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	4603      	mov	r3, r0
 80055bc:	71fb      	strb	r3, [r7, #7]
 80055be:	460b      	mov	r3, r1
 80055c0:	80bb      	strh	r3, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 80055c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ca:	015b      	lsls	r3, r3, #5
 80055cc:	b25b      	sxtb	r3, r3
 80055ce:	f043 030c 	orr.w	r3, r3, #12
 80055d2:	b25b      	sxtb	r3, r3
 80055d4:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 80055d6:	1dba      	adds	r2, r7, #6
 80055d8:	7bf9      	ldrb	r1, [r7, #15]
 80055da:	88b8      	ldrh	r0, [r7, #4]
 80055dc:	2301      	movs	r3, #1
 80055de:	f7ff ff71 	bl	80054c4 <w5500_write>
}
 80055e2:	bf00      	nop
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <webserver_init>:
static void http_handle_info_json(http_conn_t *c);
static void http_handle_app_control(http_conn_t *c);

/* ---------- Init ---------- */
void webserver_init(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 80055f2:	2300      	movs	r3, #0
 80055f4:	607b      	str	r3, [r7, #4]
 80055f6:	e023      	b.n	8005640 <webserver_init+0x54>
        conns[i].socket_num = W5500_HTTP_SOCKET_START + i;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	3302      	adds	r3, #2
 80055fe:	b2d8      	uxtb	r0, r3
 8005600:	4a13      	ldr	r2, [pc, #76]	@ (8005650 <webserver_init+0x64>)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 8005608:	fb01 f303 	mul.w	r3, r1, r3
 800560c:	4413      	add	r3, r2
 800560e:	4602      	mov	r2, r0
 8005610:	701a      	strb	r2, [r3, #0]
        conns[i].state = HTTP_SOCK_IDLE;
 8005612:	4a0f      	ldr	r2, [pc, #60]	@ (8005650 <webserver_init+0x64>)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f44f 61b4 	mov.w	r1, #1440	@ 0x5a0
 800561a:	fb01 f303 	mul.w	r3, r1, r3
 800561e:	4413      	add	r3, r2
 8005620:	3301      	adds	r3, #1
 8005622:	2200      	movs	r2, #0
 8005624:	701a      	strb	r2, [r3, #0]
        http_socket_open(&conns[i]);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 800562c:	fb02 f303 	mul.w	r3, r2, r3
 8005630:	4a07      	ldr	r2, [pc, #28]	@ (8005650 <webserver_init+0x64>)
 8005632:	4413      	add	r3, r2
 8005634:	4618      	mov	r0, r3
 8005636:	f000 f80d 	bl	8005654 <http_socket_open>
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3301      	adds	r3, #1
 800563e:	607b      	str	r3, [r7, #4]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b01      	cmp	r3, #1
 8005644:	ddd8      	ble.n	80055f8 <webserver_init+0xc>
    }
}
 8005646:	bf00      	nop
 8005648:	bf00      	nop
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	20002ebc 	.word	0x20002ebc

08005654 <http_socket_open>:

static void http_socket_open(http_conn_t *c)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
    uint8_t s = c->socket_num;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	73fb      	strb	r3, [r7, #15]
    w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8005662:	7bfb      	ldrb	r3, [r7, #15]
 8005664:	2210      	movs	r2, #16
 8005666:	2101      	movs	r1, #1
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff ffa3 	bl	80055b4 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 800566e:	bf00      	nop
 8005670:	7bfb      	ldrb	r3, [r7, #15]
 8005672:	2101      	movs	r1, #1
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff ff81 	bl	800557c <w5500_socket_read_byte>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1f7      	bne.n	8005670 <http_socket_open+0x1c>

    w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	2201      	movs	r2, #1
 8005684:	2100      	movs	r1, #0
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff ff94 	bl	80055b4 <w5500_socket_write_byte>
    uint8_t port_hi = (W5500_HTTP_PORT >> 8) & 0xFF;
 800568c:	2300      	movs	r3, #0
 800568e:	73bb      	strb	r3, [r7, #14]
    uint8_t port_lo = W5500_HTTP_PORT & 0xFF;
 8005690:	2350      	movs	r3, #80	@ 0x50
 8005692:	737b      	strb	r3, [r7, #13]
    w5500_socket_write_byte(s, SN_PORT, port_hi);
 8005694:	7bba      	ldrb	r2, [r7, #14]
 8005696:	7bfb      	ldrb	r3, [r7, #15]
 8005698:	2104      	movs	r1, #4
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff ff8a 	bl	80055b4 <w5500_socket_write_byte>
    w5500_socket_write_byte(s, SN_PORT + 1, port_lo);
 80056a0:	7b7a      	ldrb	r2, [r7, #13]
 80056a2:	7bfb      	ldrb	r3, [r7, #15]
 80056a4:	2105      	movs	r1, #5
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff ff84 	bl	80055b4 <w5500_socket_write_byte>

    w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	2201      	movs	r2, #1
 80056b0:	2101      	movs	r1, #1
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7ff ff7e 	bl	80055b4 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 80056b8:	bf00      	nop
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
 80056bc:	2101      	movs	r1, #1
 80056be:	4618      	mov	r0, r3
 80056c0:	f7ff ff5c 	bl	800557c <w5500_socket_read_byte>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f7      	bne.n	80056ba <http_socket_open+0x66>
    w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
 80056cc:	2202      	movs	r2, #2
 80056ce:	2101      	movs	r1, #1
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff ff6f 	bl	80055b4 <w5500_socket_write_byte>
    while (w5500_socket_read_byte(s, SN_CR));
 80056d6:	bf00      	nop
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2101      	movs	r1, #1
 80056dc:	4618      	mov	r0, r3
 80056de:	f7ff ff4d 	bl	800557c <w5500_socket_read_byte>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1f7      	bne.n	80056d8 <http_socket_open+0x84>

    c->state = HTTP_SOCK_IDLE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	705a      	strb	r2, [r3, #1]
    c->rx_len = 0;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
}
 80056f6:	bf00      	nop
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
	...

08005700 <webserver_task>:

/* ---------- Main task ---------- */
void webserver_task(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8005706:	2300      	movs	r3, #0
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	e00c      	b.n	8005726 <webserver_task+0x26>
        http_conn_process(&conns[i]);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8005712:	fb02 f303 	mul.w	r3, r2, r3
 8005716:	4a08      	ldr	r2, [pc, #32]	@ (8005738 <webserver_task+0x38>)
 8005718:	4413      	add	r3, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f000 f80e 	bl	800573c <http_conn_process>
    for (int i = 0; i < W5500_HTTP_SOCKET_COUNT; i++) {
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3301      	adds	r3, #1
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b01      	cmp	r3, #1
 800572a:	ddef      	ble.n	800570c <webserver_task+0xc>
    }
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20002ebc 	.word	0x20002ebc

0800573c <http_conn_process>:

static void http_conn_process(http_conn_t *c)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
    uint8_t s = c->socket_num;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	73fb      	strb	r3, [r7, #15]
    uint8_t status = w5500_socket_read_byte(s, SN_SR);
 800574a:	7bfb      	ldrb	r3, [r7, #15]
 800574c:	2103      	movs	r1, #3
 800574e:	4618      	mov	r0, r3
 8005750:	f7ff ff14 	bl	800557c <w5500_socket_read_byte>
 8005754:	4603      	mov	r3, r0
 8005756:	73bb      	strb	r3, [r7, #14]

    switch (c->state) {
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	785b      	ldrb	r3, [r3, #1]
 800575c:	2b06      	cmp	r3, #6
 800575e:	f200 80c2 	bhi.w	80058e6 <http_conn_process+0x1aa>
 8005762:	a201      	add	r2, pc, #4	@ (adr r2, 8005768 <http_conn_process+0x2c>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	08005785 	.word	0x08005785
 800576c:	080057bd 	.word	0x080057bd
 8005770:	080057bd 	.word	0x080057bd
 8005774:	0800585f 	.word	0x0800585f
 8005778:	08005883 	.word	0x08005883
 800577c:	0800589f 	.word	0x0800589f
 8005780:	080058bb 	.word	0x080058bb

    case HTTP_SOCK_IDLE:
        if (status == SOCK_ESTABLISHED) {
 8005784:	7bbb      	ldrb	r3, [r7, #14]
 8005786:	2b17      	cmp	r3, #23
 8005788:	d110      	bne.n	80057ac <http_conn_process+0x70>
            c->state = HTTP_SOCK_CONNECTED;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	705a      	strb	r2, [r3, #1]
            c->rx_len = 0;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
            c->timeout = HAL_GetTick() + HTTP_TIMEOUT_MS;
 8005798:	f002 f876 	bl	8007888 <HAL_GetTick>
 800579c:	4603      	mov	r3, r0
 800579e:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 80057a2:	3308      	adds	r3, #8
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	f8c2 359c 	str.w	r3, [r2, #1436]	@ 0x59c
        } else if (status == SOCK_CLOSED) {
            http_socket_open(c);
        }
        break;
 80057aa:	e099      	b.n	80058e0 <http_conn_process+0x1a4>
        } else if (status == SOCK_CLOSED) {
 80057ac:	7bbb      	ldrb	r3, [r7, #14]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	f040 8096 	bne.w	80058e0 <http_conn_process+0x1a4>
            http_socket_open(c);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7ff ff4d 	bl	8005654 <http_socket_open>
        break;
 80057ba:	e091      	b.n	80058e0 <http_conn_process+0x1a4>

    case HTTP_SOCK_CONNECTED:
    case HTTP_SOCK_RECV:
        if (HAL_GetTick() > c->timeout) {
 80057bc:	f002 f864 	bl	8007888 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8d3 359c 	ldr.w	r3, [r3, #1436]	@ 0x59c
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d903      	bls.n	80057d4 <http_conn_process+0x98>
            c->state = HTTP_SOCK_CLOSE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2206      	movs	r2, #6
 80057d0:	705a      	strb	r2, [r3, #1]
            break;
 80057d2:	e088      	b.n	80058e6 <http_conn_process+0x1aa>
        }
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 80057d4:	7bbb      	ldrb	r3, [r7, #14]
 80057d6:	2b1c      	cmp	r3, #28
 80057d8:	d002      	beq.n	80057e0 <http_conn_process+0xa4>
 80057da:	7bbb      	ldrb	r3, [r7, #14]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d103      	bne.n	80057e8 <http_conn_process+0xac>
            c->state = HTTP_SOCK_CLOSE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2206      	movs	r2, #6
 80057e4:	705a      	strb	r2, [r3, #1]
            break;
 80057e6:	e07e      	b.n	80058e6 <http_conn_process+0x1aa>
        }
        {
            uint16_t avail = w5500_get_rx_size(s);
 80057e8:	7bfb      	ldrb	r3, [r7, #15]
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff fb3e 	bl	8004e6c <w5500_get_rx_size>
 80057f0:	4603      	mov	r3, r0
 80057f2:	81bb      	strh	r3, [r7, #12]
            if (avail > 0) {
 80057f4:	89bb      	ldrh	r3, [r7, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d074      	beq.n	80058e4 <http_conn_process+0x1a8>
                uint16_t space = HTTP_RX_BUF_SIZE - c->rx_len;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8005800:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8005804:	817b      	strh	r3, [r7, #10]
                uint16_t to_read = (avail < space) ? avail : space;
 8005806:	897a      	ldrh	r2, [r7, #10]
 8005808:	89bb      	ldrh	r3, [r7, #12]
 800580a:	4293      	cmp	r3, r2
 800580c:	bf28      	it	cs
 800580e:	4613      	movcs	r3, r2
 8005810:	813b      	strh	r3, [r7, #8]
                if (to_read > 0) {
 8005812:	893b      	ldrh	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d014      	beq.n	8005842 <http_conn_process+0x106>
                    w5500_read_data(s, &c->rx_buf[c->rx_len], to_read);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800581e:	461a      	mov	r2, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4413      	add	r3, r2
 8005824:	1c99      	adds	r1, r3, #2
 8005826:	893a      	ldrh	r2, [r7, #8]
 8005828:	7bfb      	ldrb	r3, [r7, #15]
 800582a:	4618      	mov	r0, r3
 800582c:	f7ff fb3b 	bl	8004ea6 <w5500_read_data>
                    c->rx_len += to_read;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8005836:	893b      	ldrh	r3, [r7, #8]
 8005838:	4413      	add	r3, r2
 800583a:	b29a      	uxth	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
                }
                if (http_find_header_end(c)) {
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f854 	bl	80058f0 <http_find_header_end>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <http_conn_process+0x11a>
                    c->state = HTTP_SOCK_PARSE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2203      	movs	r2, #3
 8005852:	705a      	strb	r2, [r3, #1]
                } else {
                    c->state = HTTP_SOCK_RECV;
                }
            }
        }
        break;
 8005854:	e046      	b.n	80058e4 <http_conn_process+0x1a8>
                    c->state = HTTP_SOCK_RECV;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	705a      	strb	r2, [r3, #1]
        break;
 800585c:	e042      	b.n	80058e4 <http_conn_process+0x1a8>

    case HTTP_SOCK_PARSE:
        http_parse_request(c);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f882 	bl	8005968 <http_parse_request>
        http_route_request(c);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f94d 	bl	8005b04 <http_route_request>
        c->state = HTTP_SOCK_SEND_HEADER;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2204      	movs	r2, #4
 800586e:	705a      	strb	r2, [r3, #1]
        c->resp_header_sent = 0;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	f8a3 258c 	strh.w	r2, [r3, #1420]	@ 0x58c
        c->resp_body_sent = 0;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
        break;
 8005880:	e031      	b.n	80058e6 <http_conn_process+0x1aa>

    case HTTP_SOCK_SEND_HEADER:
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 8005882:	7bbb      	ldrb	r3, [r7, #14]
 8005884:	2b1c      	cmp	r3, #28
 8005886:	d002      	beq.n	800588e <http_conn_process+0x152>
 8005888:	7bbb      	ldrb	r3, [r7, #14]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d103      	bne.n	8005896 <http_conn_process+0x15a>
            c->state = HTTP_SOCK_CLOSE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2206      	movs	r2, #6
 8005892:	705a      	strb	r2, [r3, #1]
            break;
 8005894:	e027      	b.n	80058e6 <http_conn_process+0x1aa>
        }
        http_send_chunk(c);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 faac 	bl	8005df4 <http_send_chunk>
        break;
 800589c:	e023      	b.n	80058e6 <http_conn_process+0x1aa>

    case HTTP_SOCK_SEND_BODY:
        if (status == SOCK_CLOSE_WAIT || status == SOCK_CLOSED) {
 800589e:	7bbb      	ldrb	r3, [r7, #14]
 80058a0:	2b1c      	cmp	r3, #28
 80058a2:	d002      	beq.n	80058aa <http_conn_process+0x16e>
 80058a4:	7bbb      	ldrb	r3, [r7, #14]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d103      	bne.n	80058b2 <http_conn_process+0x176>
            c->state = HTTP_SOCK_CLOSE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2206      	movs	r2, #6
 80058ae:	705a      	strb	r2, [r3, #1]
            break;
 80058b0:	e019      	b.n	80058e6 <http_conn_process+0x1aa>
        }
        http_send_chunk(c);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fa9e 	bl	8005df4 <http_send_chunk>
        break;
 80058b8:	e015      	b.n	80058e6 <http_conn_process+0x1aa>

    case HTTP_SOCK_CLOSE:
        w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	2208      	movs	r2, #8
 80058be:	2101      	movs	r1, #1
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff fe77 	bl	80055b4 <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 80058c6:	bf00      	nop
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	2101      	movs	r1, #1
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff fe55 	bl	800557c <w5500_socket_read_byte>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1f7      	bne.n	80058c8 <http_conn_process+0x18c>
        http_socket_open(c);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff febb 	bl	8005654 <http_socket_open>
        break;
 80058de:	e002      	b.n	80058e6 <http_conn_process+0x1aa>
        break;
 80058e0:	bf00      	nop
 80058e2:	e000      	b.n	80058e6 <http_conn_process+0x1aa>
        break;
 80058e4:	bf00      	nop
    }
}
 80058e6:	bf00      	nop
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop

080058f0 <http_find_header_end>:

/* ---------- HTTP parsing ---------- */
static bool http_find_header_end(http_conn_t *c)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
    for (uint16_t i = 0; i + 3 < c->rx_len; i++) {
 80058f8:	2300      	movs	r3, #0
 80058fa:	81fb      	strh	r3, [r7, #14]
 80058fc:	e025      	b.n	800594a <http_find_header_end+0x5a>
        if (c->rx_buf[i] == '\r' && c->rx_buf[i+1] == '\n' &&
 80058fe:	89fb      	ldrh	r3, [r7, #14]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	4413      	add	r3, r2
 8005904:	789b      	ldrb	r3, [r3, #2]
 8005906:	2b0d      	cmp	r3, #13
 8005908:	d11c      	bne.n	8005944 <http_find_header_end+0x54>
 800590a:	89fb      	ldrh	r3, [r7, #14]
 800590c:	3301      	adds	r3, #1
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	4413      	add	r3, r2
 8005912:	789b      	ldrb	r3, [r3, #2]
 8005914:	2b0a      	cmp	r3, #10
 8005916:	d115      	bne.n	8005944 <http_find_header_end+0x54>
            c->rx_buf[i+2] == '\r' && c->rx_buf[i+3] == '\n') {
 8005918:	89fb      	ldrh	r3, [r7, #14]
 800591a:	3302      	adds	r3, #2
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	4413      	add	r3, r2
 8005920:	789b      	ldrb	r3, [r3, #2]
        if (c->rx_buf[i] == '\r' && c->rx_buf[i+1] == '\n' &&
 8005922:	2b0d      	cmp	r3, #13
 8005924:	d10e      	bne.n	8005944 <http_find_header_end+0x54>
            c->rx_buf[i+2] == '\r' && c->rx_buf[i+3] == '\n') {
 8005926:	89fb      	ldrh	r3, [r7, #14]
 8005928:	3303      	adds	r3, #3
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	4413      	add	r3, r2
 800592e:	789b      	ldrb	r3, [r3, #2]
 8005930:	2b0a      	cmp	r3, #10
 8005932:	d107      	bne.n	8005944 <http_find_header_end+0x54>
            c->body_offset = i + 4;
 8005934:	89fb      	ldrh	r3, [r7, #14]
 8005936:	3304      	adds	r3, #4
 8005938:	b29a      	uxth	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8a3 2488 	strh.w	r2, [r3, #1160]	@ 0x488
            return true;
 8005940:	2301      	movs	r3, #1
 8005942:	e00a      	b.n	800595a <http_find_header_end+0x6a>
    for (uint16_t i = 0; i + 3 < c->rx_len; i++) {
 8005944:	89fb      	ldrh	r3, [r7, #14]
 8005946:	3301      	adds	r3, #1
 8005948:	81fb      	strh	r3, [r7, #14]
 800594a:	89fb      	ldrh	r3, [r7, #14]
 800594c:	3303      	adds	r3, #3
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 8005954:	4293      	cmp	r3, r2
 8005956:	dbd2      	blt.n	80058fe <http_find_header_end+0xe>
        }
    }
    return false;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
	...

08005968 <http_parse_request>:

static void http_parse_request(http_conn_t *c)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
    c->method = HTTP_UNKNOWN;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    c->uri[0] = '\0';
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    c->query[0] = '\0';
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    c->content_length = 0;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f8a3 2486 	strh.w	r2, [r3, #1158]	@ 0x486

    char *buf = (char *)c->rx_buf;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3302      	adds	r3, #2
 8005994:	61fb      	str	r3, [r7, #28]

    if (memcmp(buf, "GET ", 4) == 0) {
 8005996:	2204      	movs	r2, #4
 8005998:	4955      	ldr	r1, [pc, #340]	@ (8005af0 <http_parse_request+0x188>)
 800599a:	69f8      	ldr	r0, [r7, #28]
 800599c:	f00c fae4 	bl	8011f68 <memcmp>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d107      	bne.n	80059b6 <http_parse_request+0x4e>
        c->method = HTTP_GET;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        buf += 4;
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	3304      	adds	r3, #4
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	e00f      	b.n	80059d6 <http_parse_request+0x6e>
    } else if (memcmp(buf, "POST ", 5) == 0) {
 80059b6:	2205      	movs	r2, #5
 80059b8:	494e      	ldr	r1, [pc, #312]	@ (8005af4 <http_parse_request+0x18c>)
 80059ba:	69f8      	ldr	r0, [r7, #28]
 80059bc:	f00c fad4 	bl	8011f68 <memcmp>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f040 808f 	bne.w	8005ae6 <http_parse_request+0x17e>
        c->method = HTTP_POST;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        buf += 5;
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	3305      	adds	r3, #5
 80059d4:	61fb      	str	r3, [r7, #28]
    } else {
        return;
    }

    /* Extract URI and query string */
    char *end = strstr(buf, " HTTP");
 80059d6:	4948      	ldr	r1, [pc, #288]	@ (8005af8 <http_parse_request+0x190>)
 80059d8:	69f8      	ldr	r0, [r7, #28]
 80059da:	f00c fb0f 	bl	8011ffc <strstr>
 80059de:	61b8      	str	r0, [r7, #24]
    if (!end) end = buf + strlen(buf);
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <http_parse_request+0x8c>
 80059e6:	69f8      	ldr	r0, [r7, #28]
 80059e8:	f7fa fc62 	bl	80002b0 <strlen>
 80059ec:	4602      	mov	r2, r0
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	4413      	add	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]

    char *q = memchr(buf, '?', end - buf);
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	461a      	mov	r2, r3
 80059fc:	213f      	movs	r1, #63	@ 0x3f
 80059fe:	69f8      	ldr	r0, [r7, #28]
 8005a00:	f7fa fc06 	bl	8000210 <memchr>
 8005a04:	60b8      	str	r0, [r7, #8]
    if (q) {
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d031      	beq.n	8005a70 <http_parse_request+0x108>
        uint16_t uri_len = q - buf;
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	82fb      	strh	r3, [r7, #22]
        if (uri_len >= HTTP_URI_SIZE) uri_len = HTTP_URI_SIZE - 1;
 8005a14:	8afb      	ldrh	r3, [r7, #22]
 8005a16:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a18:	d901      	bls.n	8005a1e <http_parse_request+0xb6>
 8005a1a:	233f      	movs	r3, #63	@ 0x3f
 8005a1c:	82fb      	strh	r3, [r7, #22]
        memcpy(c->uri, buf, uri_len);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8005a24:	8afa      	ldrh	r2, [r7, #22]
 8005a26:	69f9      	ldr	r1, [r7, #28]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f00c fb39 	bl	80120a0 <memcpy>
        c->uri[uri_len] = '\0';
 8005a2e:	8afb      	ldrh	r3, [r7, #22]
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	4413      	add	r3, r2
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405

        uint16_t q_len = end - q - 1;
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	3b01      	subs	r3, #1
 8005a44:	82bb      	strh	r3, [r7, #20]
        if (q_len >= HTTP_QUERY_SIZE) q_len = HTTP_QUERY_SIZE - 1;
 8005a46:	8abb      	ldrh	r3, [r7, #20]
 8005a48:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a4a:	d901      	bls.n	8005a50 <http_parse_request+0xe8>
 8005a4c:	233f      	movs	r3, #63	@ 0x3f
 8005a4e:	82bb      	strh	r3, [r7, #20]
        memcpy(c->query, q + 1, q_len);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f203 4045 	addw	r0, r3, #1093	@ 0x445
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	8aba      	ldrh	r2, [r7, #20]
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	f00c fb1f 	bl	80120a0 <memcpy>
        c->query[q_len] = '\0';
 8005a62:	8abb      	ldrh	r3, [r7, #20]
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	4413      	add	r3, r2
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
 8005a6e:	e016      	b.n	8005a9e <http_parse_request+0x136>
    } else {
        uint16_t uri_len = end - buf;
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	827b      	strh	r3, [r7, #18]
        if (uri_len >= HTTP_URI_SIZE) uri_len = HTTP_URI_SIZE - 1;
 8005a78:	8a7b      	ldrh	r3, [r7, #18]
 8005a7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a7c:	d901      	bls.n	8005a82 <http_parse_request+0x11a>
 8005a7e:	233f      	movs	r3, #63	@ 0x3f
 8005a80:	827b      	strh	r3, [r7, #18]
        memcpy(c->uri, buf, uri_len);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8005a88:	8a7a      	ldrh	r2, [r7, #18]
 8005a8a:	69f9      	ldr	r1, [r7, #28]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f00c fb07 	bl	80120a0 <memcpy>
        c->uri[uri_len] = '\0';
 8005a92:	8a7b      	ldrh	r3, [r7, #18]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	4413      	add	r3, r2
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }

    /* Extract Content-Length for POST */
    if (c->method == HTTP_POST) {
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d11f      	bne.n	8005ae8 <http_parse_request+0x180>
        char *cl = strstr((char *)c->rx_buf, "Content-Length:");
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	3302      	adds	r3, #2
 8005aac:	4913      	ldr	r1, [pc, #76]	@ (8005afc <http_parse_request+0x194>)
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f00c faa4 	bl	8011ffc <strstr>
 8005ab4:	60f8      	str	r0, [r7, #12]
        if (!cl) cl = strstr((char *)c->rx_buf, "content-length:");
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <http_parse_request+0x162>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	3302      	adds	r3, #2
 8005ac0:	490f      	ldr	r1, [pc, #60]	@ (8005b00 <http_parse_request+0x198>)
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f00c fa9a 	bl	8011ffc <strstr>
 8005ac8:	60f8      	str	r0, [r7, #12]
        if (cl) c->content_length = atoi(cl + 15);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <http_parse_request+0x180>
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	330f      	adds	r3, #15
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f00c f8ab 	bl	8011c30 <atoi>
 8005ada:	4603      	mov	r3, r0
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8a3 2486 	strh.w	r2, [r3, #1158]	@ 0x486
 8005ae4:	e000      	b.n	8005ae8 <http_parse_request+0x180>
        return;
 8005ae6:	bf00      	nop
    }
}
 8005ae8:	3720      	adds	r7, #32
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	080130e0 	.word	0x080130e0
 8005af4:	080130e8 	.word	0x080130e8
 8005af8:	080130f0 	.word	0x080130f0
 8005afc:	080130f8 	.word	0x080130f8
 8005b00:	08013108 	.word	0x08013108

08005b04 <http_route_request>:

/* ---------- Routing ---------- */
static void http_route_request(http_conn_t *c)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
    const char *uri = c->uri;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8005b12:	60fb      	str	r3, [r7, #12]

    if (strcmp(uri, "/") == 0 || strcmp(uri, "/index.html") == 0) {
 8005b14:	4950      	ldr	r1, [pc, #320]	@ (8005c58 <http_route_request+0x154>)
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f7fa fb6a 	bl	80001f0 <strcmp>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d006      	beq.n	8005b30 <http_route_request+0x2c>
 8005b22:	494e      	ldr	r1, [pc, #312]	@ (8005c5c <http_route_request+0x158>)
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f7fa fb63 	bl	80001f0 <strcmp>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d107      	bne.n	8005b40 <http_route_request+0x3c>
        http_serve_static(c, web_index_html, web_index_html_len, "text/html");
 8005b30:	4b4b      	ldr	r3, [pc, #300]	@ (8005c60 <http_route_request+0x15c>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	4b4b      	ldr	r3, [pc, #300]	@ (8005c64 <http_route_request+0x160>)
 8005b36:	494c      	ldr	r1, [pc, #304]	@ (8005c68 <http_route_request+0x164>)
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f8d7 	bl	8005cec <http_serve_static>
 8005b3e:	e086      	b.n	8005c4e <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/settings") == 0 || strcmp(uri, "/settings.html") == 0) {
 8005b40:	494a      	ldr	r1, [pc, #296]	@ (8005c6c <http_route_request+0x168>)
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f7fa fb54 	bl	80001f0 <strcmp>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d006      	beq.n	8005b5c <http_route_request+0x58>
 8005b4e:	4948      	ldr	r1, [pc, #288]	@ (8005c70 <http_route_request+0x16c>)
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f7fa fb4d 	bl	80001f0 <strcmp>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d107      	bne.n	8005b6c <http_route_request+0x68>
        http_serve_static(c, web_settings_html, web_settings_html_len, "text/html");
 8005b5c:	4b45      	ldr	r3, [pc, #276]	@ (8005c74 <http_route_request+0x170>)
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	4b40      	ldr	r3, [pc, #256]	@ (8005c64 <http_route_request+0x160>)
 8005b62:	4945      	ldr	r1, [pc, #276]	@ (8005c78 <http_route_request+0x174>)
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f8c1 	bl	8005cec <http_serve_static>
 8005b6a:	e070      	b.n	8005c4e <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/apps") == 0 || strcmp(uri, "/apps.html") == 0) {
 8005b6c:	4943      	ldr	r1, [pc, #268]	@ (8005c7c <http_route_request+0x178>)
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f7fa fb3e 	bl	80001f0 <strcmp>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d006      	beq.n	8005b88 <http_route_request+0x84>
 8005b7a:	4941      	ldr	r1, [pc, #260]	@ (8005c80 <http_route_request+0x17c>)
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f7fa fb37 	bl	80001f0 <strcmp>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d107      	bne.n	8005b98 <http_route_request+0x94>
        http_serve_static(c, web_apps_html, web_apps_html_len, "text/html");
 8005b88:	4b3e      	ldr	r3, [pc, #248]	@ (8005c84 <http_route_request+0x180>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4b35      	ldr	r3, [pc, #212]	@ (8005c64 <http_route_request+0x160>)
 8005b8e:	493e      	ldr	r1, [pc, #248]	@ (8005c88 <http_route_request+0x184>)
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f8ab 	bl	8005cec <http_serve_static>
 8005b96:	e05a      	b.n	8005c4e <http_route_request+0x14a>
    }
    else if (strcmp(uri, "/status.json") == 0) {
 8005b98:	493c      	ldr	r1, [pc, #240]	@ (8005c8c <http_route_request+0x188>)
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f7fa fb28 	bl	80001f0 <strcmp>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d103      	bne.n	8005bae <http_route_request+0xaa>
        http_handle_status_json(c);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f9a8 	bl	8005efc <http_handle_status_json>
        http_handle_app_control(c);
    }
    else {
        http_serve_404(c);
    }
}
 8005bac:	e04f      	b.n	8005c4e <http_route_request+0x14a>
    else if (strcmp(uri, "/config.json") == 0) {
 8005bae:	4938      	ldr	r1, [pc, #224]	@ (8005c90 <http_route_request+0x18c>)
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f7fa fb1d 	bl	80001f0 <strcmp>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10c      	bne.n	8005bd6 <http_route_request+0xd2>
        if (c->method == HTTP_POST)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d103      	bne.n	8005bce <http_route_request+0xca>
            http_handle_config_post(c);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 fdb8 	bl	800673c <http_handle_config_post>
}
 8005bcc:	e03f      	b.n	8005c4e <http_route_request+0x14a>
            http_handle_config_get(c);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 fb50 	bl	8006274 <http_handle_config_get>
}
 8005bd4:	e03b      	b.n	8005c4e <http_route_request+0x14a>
    else if (strcmp(uri, "/config/save") == 0) {
 8005bd6:	492f      	ldr	r1, [pc, #188]	@ (8005c94 <http_route_request+0x190>)
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f7fa fb09 	bl	80001f0 <strcmp>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d103      	bne.n	8005bec <http_route_request+0xe8>
        http_handle_config_save(c);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 feb9 	bl	800695c <http_handle_config_save>
}
 8005bea:	e030      	b.n	8005c4e <http_route_request+0x14a>
    else if (strcmp(uri, "/config/revert") == 0) {
 8005bec:	492a      	ldr	r1, [pc, #168]	@ (8005c98 <http_route_request+0x194>)
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f7fa fafe 	bl	80001f0 <strcmp>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d103      	bne.n	8005c02 <http_route_request+0xfe>
        http_handle_config_revert(c);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 febf 	bl	800697e <http_handle_config_revert>
}
 8005c00:	e025      	b.n	8005c4e <http_route_request+0x14a>
    else if (strcmp(uri, "/toggle") == 0) {
 8005c02:	4926      	ldr	r1, [pc, #152]	@ (8005c9c <http_route_request+0x198>)
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f7fa faf3 	bl	80001f0 <strcmp>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d103      	bne.n	8005c18 <http_route_request+0x114>
        http_handle_toggle(c);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fec3 	bl	800699c <http_handle_toggle>
}
 8005c16:	e01a      	b.n	8005c4e <http_route_request+0x14a>
    else if (strcmp(uri, "/info.json") == 0) {
 8005c18:	4921      	ldr	r1, [pc, #132]	@ (8005ca0 <http_route_request+0x19c>)
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f7fa fae8 	bl	80001f0 <strcmp>
 8005c20:	4603      	mov	r3, r0
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d103      	bne.n	8005c2e <http_route_request+0x12a>
        http_handle_info_json(c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 fefa 	bl	8006a20 <http_handle_info_json>
}
 8005c2c:	e00f      	b.n	8005c4e <http_route_request+0x14a>
    else if (strncmp(uri, "/app/", 5) == 0) {
 8005c2e:	2205      	movs	r2, #5
 8005c30:	491c      	ldr	r1, [pc, #112]	@ (8005ca4 <http_route_request+0x1a0>)
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f00c f9bd 	bl	8011fb2 <strncmp>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d103      	bne.n	8005c46 <http_route_request+0x142>
        http_handle_app_control(c);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 ff3e 	bl	8006ac0 <http_handle_app_control>
}
 8005c44:	e003      	b.n	8005c4e <http_route_request+0x14a>
        http_serve_404(c);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f8b4 	bl	8005db4 <http_serve_404>
}
 8005c4c:	e7ff      	b.n	8005c4e <http_route_request+0x14a>
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	08013118 	.word	0x08013118
 8005c5c:	0801311c 	.word	0x0801311c
 8005c60:	080152f4 	.word	0x080152f4
 8005c64:	08013128 	.word	0x08013128
 8005c68:	080147f0 	.word	0x080147f0
 8005c6c:	08013134 	.word	0x08013134
 8005c70:	08013140 	.word	0x08013140
 8005c74:	08016b58 	.word	0x08016b58
 8005c78:	080152f8 	.word	0x080152f8
 8005c7c:	08013150 	.word	0x08013150
 8005c80:	08013158 	.word	0x08013158
 8005c84:	08017188 	.word	0x08017188
 8005c88:	08016b5c 	.word	0x08016b5c
 8005c8c:	08013164 	.word	0x08013164
 8005c90:	08013174 	.word	0x08013174
 8005c94:	08013184 	.word	0x08013184
 8005c98:	08013194 	.word	0x08013194
 8005c9c:	080131a4 	.word	0x080131a4
 8005ca0:	080131ac 	.word	0x080131ac
 8005ca4:	080131b8 	.word	0x080131b8

08005ca8 <http_build_header>:

/* ---------- Response helpers ---------- */
static void http_build_header(http_conn_t *c, int status_code, const char *status_text,
                              const char *content_type, uint32_t content_length)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af04      	add	r7, sp, #16
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
    c->resp_header_len = snprintf(c->resp_header, HTTP_HEADER_SIZE,
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f203 408a 	addw	r0, r3, #1162	@ 0x48a
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	9302      	str	r3, [sp, #8]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	9301      	str	r3, [sp, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	4a07      	ldr	r2, [pc, #28]	@ (8005ce8 <http_build_header+0x40>)
 8005ccc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005cd0:	f00c f8e6 	bl	8011ea0 <sniprintf>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f8a3 258a 	strh.w	r2, [r3, #1418]	@ 0x58a
        "Content-Length: %lu\r\n"
        "Connection: close\r\n"
        "Access-Control-Allow-Origin: *\r\n"
        "\r\n",
        status_code, status_text, content_type, (unsigned long)content_length);
}
 8005cde:	bf00      	nop
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	080131c0 	.word	0x080131c0

08005cec <http_serve_static>:

static void http_serve_static(http_conn_t *c, const uint8_t *data, uint32_t len,
                              const char *content_type)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af02      	add	r7, sp, #8
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
    http_build_header(c, 200, "OK", content_type, len);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	4a08      	ldr	r2, [pc, #32]	@ (8005d24 <http_serve_static+0x38>)
 8005d02:	21c8      	movs	r1, #200	@ 0xc8
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f7ff ffcf 	bl	8005ca8 <http_build_header>
    c->resp_body = data;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = len;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8005d1a:	bf00      	nop
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	08013230 	.word	0x08013230

08005d28 <http_serve_json>:

static void http_serve_json(http_conn_t *c, const char *json, uint16_t len)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b086      	sub	sp, #24
 8005d2c:	af02      	add	r7, sp, #8
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
    http_build_header(c, 200, "OK", "application/json", len);
 8005d36:	88fb      	ldrh	r3, [r7, #6]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	4b09      	ldr	r3, [pc, #36]	@ (8005d60 <http_serve_json+0x38>)
 8005d3c:	4a09      	ldr	r2, [pc, #36]	@ (8005d64 <http_serve_json+0x3c>)
 8005d3e:	21c8      	movs	r1, #200	@ 0xc8
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f7ff ffb1 	bl	8005ca8 <http_build_header>
    c->resp_body = (const uint8_t *)json;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = len;
 8005d4e:	88fa      	ldrh	r2, [r7, #6]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8005d56:	bf00      	nop
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	08013234 	.word	0x08013234
 8005d64:	08013230 	.word	0x08013230

08005d68 <http_serve_json_ok>:

static void http_serve_json_ok(http_conn_t *c, bool ok)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	460b      	mov	r3, r1
 8005d72:	70fb      	strb	r3, [r7, #3]
    int len = snprintf(json_buf, JSON_BUF_SIZE, "{\"ok\":%s}", ok ? "true" : "false");
 8005d74:	78fb      	ldrb	r3, [r7, #3]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <http_serve_json_ok+0x16>
 8005d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005da4 <http_serve_json_ok+0x3c>)
 8005d7c:	e000      	b.n	8005d80 <http_serve_json_ok+0x18>
 8005d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005da8 <http_serve_json_ok+0x40>)
 8005d80:	4a0a      	ldr	r2, [pc, #40]	@ (8005dac <http_serve_json_ok+0x44>)
 8005d82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005d86:	480a      	ldr	r0, [pc, #40]	@ (8005db0 <http_serve_json_ok+0x48>)
 8005d88:	f00c f88a 	bl	8011ea0 <sniprintf>
 8005d8c:	60f8      	str	r0, [r7, #12]
    http_serve_json(c, json_buf, len);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	461a      	mov	r2, r3
 8005d94:	4906      	ldr	r1, [pc, #24]	@ (8005db0 <http_serve_json_ok+0x48>)
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7ff ffc6 	bl	8005d28 <http_serve_json>
}
 8005d9c:	bf00      	nop
 8005d9e:	3710      	adds	r7, #16
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	08013248 	.word	0x08013248
 8005da8:	08013250 	.word	0x08013250
 8005dac:	08013258 	.word	0x08013258
 8005db0:	200039fc 	.word	0x200039fc

08005db4 <http_serve_404>:
    c->resp_body = NULL;
    c->resp_body_len = 0;
}

static void http_serve_404(http_conn_t *c)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af02      	add	r7, sp, #8
 8005dba:	6078      	str	r0, [r7, #4]
    static const char body[] = "Not Found";
    http_build_header(c, 404, "Not Found", "text/plain", sizeof(body) - 1);
 8005dbc:	2309      	movs	r3, #9
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	4b09      	ldr	r3, [pc, #36]	@ (8005de8 <http_serve_404+0x34>)
 8005dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005dec <http_serve_404+0x38>)
 8005dc4:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7ff ff6d 	bl	8005ca8 <http_build_header>
    c->resp_body = (const uint8_t *)body;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a07      	ldr	r2, [pc, #28]	@ (8005df0 <http_serve_404+0x3c>)
 8005dd2:	f8c3 2590 	str.w	r2, [r3, #1424]	@ 0x590
    c->resp_body_len = sizeof(body) - 1;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2209      	movs	r2, #9
 8005dda:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	080132b4 	.word	0x080132b4
 8005dec:	080132c0 	.word	0x080132c0
 8005df0:	0801718c 	.word	0x0801718c

08005df4 <http_send_chunk>:

/* ---------- Chunked send ---------- */
static void http_send_chunk(http_conn_t *c)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
    if (c->state == HTTP_SOCK_SEND_HEADER) {
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	785b      	ldrb	r3, [r3, #1]
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d13c      	bne.n	8005e7e <http_send_chunk+0x8a>
        uint16_t remaining = c->resp_header_len - c->resp_header_sent;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8b3 258a 	ldrh.w	r2, [r3, #1418]	@ 0x58a
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8b3 358c 	ldrh.w	r3, [r3, #1420]	@ 0x58c
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	823b      	strh	r3, [r7, #16]
        if (remaining > 0) {
 8005e14:	8a3b      	ldrh	r3, [r7, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d01c      	beq.n	8005e54 <http_send_chunk+0x60>
            uint16_t chunk = (remaining > HTTP_SEND_CHUNK) ? HTTP_SEND_CHUNK : remaining;
 8005e1a:	8a3b      	ldrh	r3, [r7, #16]
 8005e1c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8005e20:	bf28      	it	cs
 8005e22:	f44f 63af 	movcs.w	r3, #1400	@ 0x578
 8005e26:	81fb      	strh	r3, [r7, #14]
            w5500_send(c->socket_num, (const uint8_t *)c->resp_header + c->resp_header_sent, chunk);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	7818      	ldrb	r0, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f203 438a 	addw	r3, r3, #1162	@ 0x48a
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	f8b2 258c 	ldrh.w	r2, [r2, #1420]	@ 0x58c
 8005e38:	4413      	add	r3, r2
 8005e3a:	89fa      	ldrh	r2, [r7, #14]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	f7ff f883 	bl	8004f48 <w5500_send>
            c->resp_header_sent += chunk;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8b3 258c 	ldrh.w	r2, [r3, #1420]	@ 0x58c
 8005e48:	89fb      	ldrh	r3, [r7, #14]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8a3 258c 	strh.w	r2, [r3, #1420]	@ 0x58c
        }
        if (c->resp_header_sent >= c->resp_header_len) {
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f8b3 258c 	ldrh.w	r2, [r3, #1420]	@ 0x58c
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8b3 358a 	ldrh.w	r3, [r3, #1418]	@ 0x58a
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d347      	bcc.n	8005ef4 <http_send_chunk+0x100>
            if (c->resp_body_len > 0)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <http_send_chunk+0x82>
                c->state = HTTP_SOCK_SEND_BODY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2205      	movs	r2, #5
 8005e72:	705a      	strb	r2, [r3, #1]
            else
                c->state = HTTP_SOCK_CLOSE;
        }
        return;
 8005e74:	e03e      	b.n	8005ef4 <http_send_chunk+0x100>
                c->state = HTTP_SOCK_CLOSE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2206      	movs	r2, #6
 8005e7a:	705a      	strb	r2, [r3, #1]
        return;
 8005e7c:	e03a      	b.n	8005ef4 <http_send_chunk+0x100>
    }

    /* SEND_BODY */
    uint32_t remaining = c->resp_body_len - c->resp_body_sent;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	617b      	str	r3, [r7, #20]
    if (remaining > 0 && c->resp_body) {
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d023      	beq.n	8005edc <http_send_chunk+0xe8>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 3590 	ldr.w	r3, [r3, #1424]	@ 0x590
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d01e      	beq.n	8005edc <http_send_chunk+0xe8>
        uint16_t chunk = (remaining > HTTP_SEND_CHUNK) ? HTTP_SEND_CHUNK : (uint16_t)remaining;
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8005ea4:	d802      	bhi.n	8005eac <http_send_chunk+0xb8>
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	e001      	b.n	8005eb0 <http_send_chunk+0xbc>
 8005eac:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8005eb0:	827b      	strh	r3, [r7, #18]
        w5500_send(c->socket_num, c->resp_body + c->resp_body_sent, chunk);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	7818      	ldrb	r0, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8d3 2590 	ldr.w	r2, [r3, #1424]	@ 0x590
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 8005ec2:	4413      	add	r3, r2
 8005ec4:	8a7a      	ldrh	r2, [r7, #18]
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	f7ff f83e 	bl	8004f48 <w5500_send>
        c->resp_body_sent += chunk;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
 8005ed2:	8a7b      	ldrh	r3, [r7, #18]
 8005ed4:	441a      	add	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
    }
    if (c->resp_body_sent >= c->resp_body_len) {
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d304      	bcc.n	8005ef6 <http_send_chunk+0x102>
        c->state = HTTP_SOCK_CLOSE;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2206      	movs	r2, #6
 8005ef0:	705a      	strb	r2, [r3, #1]
 8005ef2:	e000      	b.n	8005ef6 <http_send_chunk+0x102>
        return;
 8005ef4:	bf00      	nop
    }
}
 8005ef6:	3718      	adds	r7, #24
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <http_handle_status_json>:

/* ---------- JSON API handlers ---------- */
static void http_handle_status_json(http_conn_t *c)
{
 8005efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f00:	b08c      	sub	sp, #48	@ 0x30
 8005f02:	af04      	add	r7, sp, #16
 8005f04:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 8005f06:	f7fe fc2d 	bl	8004764 <config_get>
 8005f0a:	6138      	str	r0, [r7, #16]
    uint8_t din_count  = dio_get_input_count();
 8005f0c:	f7fb ff18 	bl	8001d40 <dio_get_input_count>
 8005f10:	4603      	mov	r3, r0
 8005f12:	73fb      	strb	r3, [r7, #15]
    uint8_t dout_count = dio_get_output_count();
 8005f14:	f7fb ff2a 	bl	8001d6c <dio_get_output_count>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	73bb      	strb	r3, [r7, #14]
    uint8_t ain_count  = aio_get_input_count();
 8005f1c:	f7fa fbb8 	bl	8000690 <aio_get_input_count>
 8005f20:	4603      	mov	r3, r0
 8005f22:	737b      	strb	r3, [r7, #13]
    uint8_t aout_count = aio_get_output_count();
 8005f24:	f7fa fbca 	bl	80006bc <aio_get_output_count>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	733b      	strb	r3, [r7, #12]

    int pos = 0;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	61fb      	str	r3, [r7, #28]

    /* Digital inputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "{\"din\":[");
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	4a93      	ldr	r2, [pc, #588]	@ (8006180 <http_handle_status_json+0x284>)
 8005f34:	1898      	adds	r0, r3, r2
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005f3c:	4a91      	ldr	r2, [pc, #580]	@ (8006184 <http_handle_status_json+0x288>)
 8005f3e:	4619      	mov	r1, r3
 8005f40:	f00b ffae 	bl	8011ea0 <sniprintf>
 8005f44:	4602      	mov	r2, r0
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	4413      	add	r3, r2
 8005f4a:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < din_count; i++) {
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	76fb      	strb	r3, [r7, #27]
 8005f50:	e02b      	b.n	8005faa <http_handle_status_json+0xae>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	4a8a      	ldr	r2, [pc, #552]	@ (8006180 <http_handle_status_json+0x284>)
 8005f56:	189d      	adds	r5, r3, r2
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005f5e:	4698      	mov	r8, r3
 8005f60:	7efb      	ldrb	r3, [r7, #27]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <http_handle_status_json+0x6e>
 8005f66:	4e88      	ldr	r6, [pc, #544]	@ (8006188 <http_handle_status_json+0x28c>)
 8005f68:	e000      	b.n	8005f6c <http_handle_status_json+0x70>
 8005f6a:	4e88      	ldr	r6, [pc, #544]	@ (800618c <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%d}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_DIN + i].name,
 8005f6c:	7efa      	ldrb	r2, [r7, #27]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	00db      	lsls	r3, r3, #3
 8005f72:	1a9b      	subs	r3, r3, r2
 8005f74:	00da      	lsls	r2, r3, #3
 8005f76:	1ad2      	subs	r2, r2, r3
 8005f78:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4413      	add	r3, r2
 8005f80:	1d9c      	adds	r4, r3, #6
            dio_input_get(i) ? 1 : 0);
 8005f82:	7efb      	ldrb	r3, [r7, #27]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fb fea9 	bl	8001cdc <dio_input_get>
 8005f8a:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005f8c:	9301      	str	r3, [sp, #4]
 8005f8e:	9400      	str	r4, [sp, #0]
 8005f90:	4633      	mov	r3, r6
 8005f92:	4a7f      	ldr	r2, [pc, #508]	@ (8006190 <http_handle_status_json+0x294>)
 8005f94:	4641      	mov	r1, r8
 8005f96:	4628      	mov	r0, r5
 8005f98:	f00b ff82 	bl	8011ea0 <sniprintf>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < din_count; i++) {
 8005fa4:	7efb      	ldrb	r3, [r7, #27]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	76fb      	strb	r3, [r7, #27]
 8005faa:	7efa      	ldrb	r2, [r7, #27]
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d3cf      	bcc.n	8005f52 <http_handle_status_json+0x56>
    }

    /* Digital outputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"dout\":[");
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	4a72      	ldr	r2, [pc, #456]	@ (8006180 <http_handle_status_json+0x284>)
 8005fb6:	1898      	adds	r0, r3, r2
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005fbe:	4a75      	ldr	r2, [pc, #468]	@ (8006194 <http_handle_status_json+0x298>)
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	f00b ff6d 	bl	8011ea0 <sniprintf>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	4413      	add	r3, r2
 8005fcc:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < dout_count; i++) {
 8005fce:	2300      	movs	r3, #0
 8005fd0:	76bb      	strb	r3, [r7, #26]
 8005fd2:	e02d      	b.n	8006030 <http_handle_status_json+0x134>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	4a6a      	ldr	r2, [pc, #424]	@ (8006180 <http_handle_status_json+0x284>)
 8005fd8:	189d      	adds	r5, r3, r2
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8005fe0:	4698      	mov	r8, r3
 8005fe2:	7ebb      	ldrb	r3, [r7, #26]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d001      	beq.n	8005fec <http_handle_status_json+0xf0>
 8005fe8:	4e67      	ldr	r6, [pc, #412]	@ (8006188 <http_handle_status_json+0x28c>)
 8005fea:	e000      	b.n	8005fee <http_handle_status_json+0xf2>
 8005fec:	4e67      	ldr	r6, [pc, #412]	@ (800618c <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%d}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_DOUT + i].name,
 8005fee:	7ebb      	ldrb	r3, [r7, #26]
 8005ff0:	f103 020c 	add.w	r2, r3, #12
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	00db      	lsls	r3, r3, #3
 8005ff8:	1a9b      	subs	r3, r3, r2
 8005ffa:	00da      	lsls	r2, r3, #3
 8005ffc:	1ad2      	subs	r2, r2, r3
 8005ffe:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	4413      	add	r3, r2
 8006006:	1d9c      	adds	r4, r3, #6
            dio_output_get(i) ? 1 : 0);
 8006008:	7ebb      	ldrb	r3, [r7, #26]
 800600a:	4618      	mov	r0, r3
 800600c:	f7fb fe28 	bl	8001c60 <dio_output_get>
 8006010:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	9400      	str	r4, [sp, #0]
 8006016:	4633      	mov	r3, r6
 8006018:	4a5d      	ldr	r2, [pc, #372]	@ (8006190 <http_handle_status_json+0x294>)
 800601a:	4641      	mov	r1, r8
 800601c:	4628      	mov	r0, r5
 800601e:	f00b ff3f 	bl	8011ea0 <sniprintf>
 8006022:	4602      	mov	r2, r0
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	4413      	add	r3, r2
 8006028:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < dout_count; i++) {
 800602a:	7ebb      	ldrb	r3, [r7, #26]
 800602c:	3301      	adds	r3, #1
 800602e:	76bb      	strb	r3, [r7, #26]
 8006030:	7eba      	ldrb	r2, [r7, #26]
 8006032:	7bbb      	ldrb	r3, [r7, #14]
 8006034:	429a      	cmp	r2, r3
 8006036:	d3cd      	bcc.n	8005fd4 <http_handle_status_json+0xd8>
    }

    /* Analog inputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"ain\":[");
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	4a51      	ldr	r2, [pc, #324]	@ (8006180 <http_handle_status_json+0x284>)
 800603c:	1898      	adds	r0, r3, r2
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006044:	4a54      	ldr	r2, [pc, #336]	@ (8006198 <http_handle_status_json+0x29c>)
 8006046:	4619      	mov	r1, r3
 8006048:	f00b ff2a 	bl	8011ea0 <sniprintf>
 800604c:	4602      	mov	r2, r0
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	4413      	add	r3, r2
 8006052:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < ain_count; i++) {
 8006054:	2300      	movs	r3, #0
 8006056:	767b      	strb	r3, [r7, #25]
 8006058:	e02d      	b.n	80060b6 <http_handle_status_json+0x1ba>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	4a48      	ldr	r2, [pc, #288]	@ (8006180 <http_handle_status_json+0x284>)
 800605e:	189d      	adds	r5, r3, r2
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006066:	4698      	mov	r8, r3
 8006068:	7e7b      	ldrb	r3, [r7, #25]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <http_handle_status_json+0x176>
 800606e:	4e46      	ldr	r6, [pc, #280]	@ (8006188 <http_handle_status_json+0x28c>)
 8006070:	e000      	b.n	8006074 <http_handle_status_json+0x178>
 8006072:	4e46      	ldr	r6, [pc, #280]	@ (800618c <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%u}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_AIN + i].name,
 8006074:	7e7b      	ldrb	r3, [r7, #25]
 8006076:	f103 0214 	add.w	r2, r3, #20
 800607a:	4613      	mov	r3, r2
 800607c:	00db      	lsls	r3, r3, #3
 800607e:	1a9b      	subs	r3, r3, r2
 8006080:	00da      	lsls	r2, r3, #3
 8006082:	1ad2      	subs	r2, r2, r3
 8006084:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	4413      	add	r3, r2
 800608c:	1d9c      	adds	r4, r3, #6
            aio_input_get(i));
 800608e:	7e7b      	ldrb	r3, [r7, #25]
 8006090:	4618      	mov	r0, r3
 8006092:	f7fa fae3 	bl	800065c <aio_input_get>
 8006096:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	9400      	str	r4, [sp, #0]
 800609c:	4633      	mov	r3, r6
 800609e:	4a3f      	ldr	r2, [pc, #252]	@ (800619c <http_handle_status_json+0x2a0>)
 80060a0:	4641      	mov	r1, r8
 80060a2:	4628      	mov	r0, r5
 80060a4:	f00b fefc 	bl	8011ea0 <sniprintf>
 80060a8:	4602      	mov	r2, r0
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	4413      	add	r3, r2
 80060ae:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < ain_count; i++) {
 80060b0:	7e7b      	ldrb	r3, [r7, #25]
 80060b2:	3301      	adds	r3, #1
 80060b4:	767b      	strb	r3, [r7, #25]
 80060b6:	7e7a      	ldrb	r2, [r7, #25]
 80060b8:	7b7b      	ldrb	r3, [r7, #13]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d3cd      	bcc.n	800605a <http_handle_status_json+0x15e>
    }

    /* Analog outputs */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"aout\":[");
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	4a2f      	ldr	r2, [pc, #188]	@ (8006180 <http_handle_status_json+0x284>)
 80060c2:	1898      	adds	r0, r3, r2
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80060ca:	4a35      	ldr	r2, [pc, #212]	@ (80061a0 <http_handle_status_json+0x2a4>)
 80060cc:	4619      	mov	r1, r3
 80060ce:	f00b fee7 	bl	8011ea0 <sniprintf>
 80060d2:	4602      	mov	r2, r0
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	4413      	add	r3, r2
 80060d8:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < aout_count; i++) {
 80060da:	2300      	movs	r3, #0
 80060dc:	763b      	strb	r3, [r7, #24]
 80060de:	e02d      	b.n	800613c <http_handle_status_json+0x240>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	4a27      	ldr	r2, [pc, #156]	@ (8006180 <http_handle_status_json+0x284>)
 80060e4:	189d      	adds	r5, r3, r2
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80060ec:	4698      	mov	r8, r3
 80060ee:	7e3b      	ldrb	r3, [r7, #24]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d001      	beq.n	80060f8 <http_handle_status_json+0x1fc>
 80060f4:	4e24      	ldr	r6, [pc, #144]	@ (8006188 <http_handle_status_json+0x28c>)
 80060f6:	e000      	b.n	80060fa <http_handle_status_json+0x1fe>
 80060f8:	4e24      	ldr	r6, [pc, #144]	@ (800618c <http_handle_status_json+0x290>)
            "%s{\"n\":\"%s\",\"v\":%u}",
            i ? "," : "",
            cfg->io[CONFIG_IO_IDX_AOUT + i].name,
 80060fa:	7e3b      	ldrb	r3, [r7, #24]
 80060fc:	f103 0218 	add.w	r2, r3, #24
 8006100:	4613      	mov	r3, r2
 8006102:	00db      	lsls	r3, r3, #3
 8006104:	1a9b      	subs	r3, r3, r2
 8006106:	00da      	lsls	r2, r3, #3
 8006108:	1ad2      	subs	r2, r2, r3
 800610a:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	4413      	add	r3, r2
 8006112:	1d9c      	adds	r4, r3, #6
            aio_output_get(i));
 8006114:	7e3b      	ldrb	r3, [r7, #24]
 8006116:	4618      	mov	r0, r3
 8006118:	f7fa fa86 	bl	8000628 <aio_output_get>
 800611c:	4603      	mov	r3, r0
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800611e:	9301      	str	r3, [sp, #4]
 8006120:	9400      	str	r4, [sp, #0]
 8006122:	4633      	mov	r3, r6
 8006124:	4a1d      	ldr	r2, [pc, #116]	@ (800619c <http_handle_status_json+0x2a0>)
 8006126:	4641      	mov	r1, r8
 8006128:	4628      	mov	r0, r5
 800612a:	f00b feb9 	bl	8011ea0 <sniprintf>
 800612e:	4602      	mov	r2, r0
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	4413      	add	r3, r2
 8006134:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < aout_count; i++) {
 8006136:	7e3b      	ldrb	r3, [r7, #24]
 8006138:	3301      	adds	r3, #1
 800613a:	763b      	strb	r3, [r7, #24]
 800613c:	7e3a      	ldrb	r2, [r7, #24]
 800613e:	7b3b      	ldrb	r3, [r7, #12]
 8006140:	429a      	cmp	r2, r3
 8006142:	d3cd      	bcc.n	80060e0 <http_handle_status_json+0x1e4>
    }

    /* App status */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "],\"apps\":[");
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	4a0e      	ldr	r2, [pc, #56]	@ (8006180 <http_handle_status_json+0x284>)
 8006148:	1898      	adds	r0, r3, r2
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006150:	4a14      	ldr	r2, [pc, #80]	@ (80061a4 <http_handle_status_json+0x2a8>)
 8006152:	4619      	mov	r1, r3
 8006154:	f00b fea4 	bl	8011ea0 <sniprintf>
 8006158:	4602      	mov	r2, r0
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	4413      	add	r3, r2
 800615e:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8006160:	2300      	movs	r3, #0
 8006162:	75fb      	strb	r3, [r7, #23]
 8006164:	e050      	b.n	8006208 <http_handle_status_json+0x30c>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	4a05      	ldr	r2, [pc, #20]	@ (8006180 <http_handle_status_json+0x284>)
 800616a:	1898      	adds	r0, r3, r2
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006172:	469c      	mov	ip, r3
 8006174:	7dfb      	ldrb	r3, [r7, #23]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d016      	beq.n	80061a8 <http_handle_status_json+0x2ac>
 800617a:	4a03      	ldr	r2, [pc, #12]	@ (8006188 <http_handle_status_json+0x28c>)
 800617c:	e015      	b.n	80061aa <http_handle_status_json+0x2ae>
 800617e:	bf00      	nop
 8006180:	200039fc 	.word	0x200039fc
 8006184:	080132cc 	.word	0x080132cc
 8006188:	080132d8 	.word	0x080132d8
 800618c:	080132dc 	.word	0x080132dc
 8006190:	080132e0 	.word	0x080132e0
 8006194:	080132f4 	.word	0x080132f4
 8006198:	08013300 	.word	0x08013300
 800619c:	0801330c 	.word	0x0801330c
 80061a0:	08013320 	.word	0x08013320
 80061a4:	0801332c 	.word	0x0801332c
 80061a8:	4a2b      	ldr	r2, [pc, #172]	@ (8006258 <http_handle_status_json+0x35c>)
            "%s{\"r\":%d,\"l\":%d,\"nl\":%d}",
            i ? "," : "",
            apps[i].running ? 1 : 0,
 80061aa:	7dfb      	ldrb	r3, [r7, #23]
 80061ac:	492b      	ldr	r1, [pc, #172]	@ (800625c <http_handle_status_json+0x360>)
 80061ae:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 80061b2:	fb04 f303 	mul.w	r3, r4, r3
 80061b6:	440b      	add	r3, r1
 80061b8:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 80061bc:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80061be:	461d      	mov	r5, r3
            apps[i].current_line,
 80061c0:	7dfb      	ldrb	r3, [r7, #23]
 80061c2:	4926      	ldr	r1, [pc, #152]	@ (800625c <http_handle_status_json+0x360>)
 80061c4:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 80061c8:	fb04 f303 	mul.w	r3, r4, r3
 80061cc:	440b      	add	r3, r1
 80061ce:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80061d2:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80061d4:	461e      	mov	r6, r3
            apps[i].num_lines);
 80061d6:	7dfb      	ldrb	r3, [r7, #23]
 80061d8:	4920      	ldr	r1, [pc, #128]	@ (800625c <http_handle_status_json+0x360>)
 80061da:	f44f 744f 	mov.w	r4, #828	@ 0x33c
 80061de:	fb04 f303 	mul.w	r3, r4, r3
 80061e2:	440b      	add	r3, r1
 80061e4:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80061e8:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80061ea:	9302      	str	r3, [sp, #8]
 80061ec:	9601      	str	r6, [sp, #4]
 80061ee:	9500      	str	r5, [sp, #0]
 80061f0:	4613      	mov	r3, r2
 80061f2:	4a1b      	ldr	r2, [pc, #108]	@ (8006260 <http_handle_status_json+0x364>)
 80061f4:	4661      	mov	r1, ip
 80061f6:	f00b fe53 	bl	8011ea0 <sniprintf>
 80061fa:	4602      	mov	r2, r0
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	4413      	add	r3, r2
 8006200:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < NUM_APPS; i++) {
 8006202:	7dfb      	ldrb	r3, [r7, #23]
 8006204:	3301      	adds	r3, #1
 8006206:	75fb      	strb	r3, [r7, #23]
 8006208:	7dfb      	ldrb	r3, [r7, #23]
 800620a:	2b03      	cmp	r3, #3
 800620c:	d9ab      	bls.n	8006166 <http_handle_status_json+0x26a>
    }

    /* Dirty flag */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	4a14      	ldr	r2, [pc, #80]	@ (8006264 <http_handle_status_json+0x368>)
 8006212:	189c      	adds	r4, r3, r2
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800621a:	461d      	mov	r5, r3
        "],\"dirty\":%s}", config_get_state() == CONFIG_DIRTY ? "true" : "false");
 800621c:	f7fe faac 	bl	8004778 <config_get_state>
 8006220:	4603      	mov	r3, r0
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <http_handle_status_json+0x32e>
 8006226:	4b10      	ldr	r3, [pc, #64]	@ (8006268 <http_handle_status_json+0x36c>)
 8006228:	e000      	b.n	800622c <http_handle_status_json+0x330>
 800622a:	4b10      	ldr	r3, [pc, #64]	@ (800626c <http_handle_status_json+0x370>)
 800622c:	4a10      	ldr	r2, [pc, #64]	@ (8006270 <http_handle_status_json+0x374>)
 800622e:	4629      	mov	r1, r5
 8006230:	4620      	mov	r0, r4
 8006232:	f00b fe35 	bl	8011ea0 <sniprintf>
 8006236:	4602      	mov	r2, r0
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	4413      	add	r3, r2
 800623c:	61fb      	str	r3, [r7, #28]

    http_serve_json(c, json_buf, pos);
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	b29b      	uxth	r3, r3
 8006242:	461a      	mov	r2, r3
 8006244:	4907      	ldr	r1, [pc, #28]	@ (8006264 <http_handle_status_json+0x368>)
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7ff fd6e 	bl	8005d28 <http_serve_json>
}
 800624c:	bf00      	nop
 800624e:	3720      	adds	r7, #32
 8006250:	46bd      	mov	sp, r7
 8006252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006256:	bf00      	nop
 8006258:	080132dc 	.word	0x080132dc
 800625c:	200001a0 	.word	0x200001a0
 8006260:	08013338 	.word	0x08013338
 8006264:	200039fc 	.word	0x200039fc
 8006268:	08013248 	.word	0x08013248
 800626c:	08013250 	.word	0x08013250
 8006270:	08013354 	.word	0x08013354

08006274 <http_handle_config_get>:

static void http_handle_config_get(http_conn_t *c)
{
 8006274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006276:	b0b9      	sub	sp, #228	@ 0xe4
 8006278:	af1c      	add	r7, sp, #112	@ 0x70
 800627a:	65f8      	str	r0, [r7, #92]	@ 0x5c
    user_config_data_t *cfg = config_get();
 800627c:	f7fe fa72 	bl	8004764 <config_get>
 8006280:	6678      	str	r0, [r7, #100]	@ 0x64
    int pos = 0;
 8006282:	2300      	movs	r3, #0
 8006284:	66fb      	str	r3, [r7, #108]	@ 0x6c

    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006286:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006288:	4a96      	ldr	r2, [pc, #600]	@ (80064e4 <http_handle_config_get+0x270>)
 800628a:	eb03 0c02 	add.w	ip, r3, r2
 800628e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006290:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006294:	469e      	mov	lr, r3
        "\"mqtt_append_node_id\":%s,"
        "\"mqtt_client_id_prefix\":\"%s\","
        "\"mqtt_keepalive_sec\":%u,"
        "\"mqtt_reconnect_ms\":%lu,"
        "\"mqtt_analog_interval_s\":%u,",
        cfg->device_name,
 8006296:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006298:	653b      	str	r3, [r7, #80]	@ 0x50
        cfg->lcd_enabled ? "true" : "false",
 800629a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800629c:	f893 3020 	ldrb.w	r3, [r3, #32]
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d002      	beq.n	80062aa <http_handle_config_get+0x36>
 80062a4:	4b90      	ldr	r3, [pc, #576]	@ (80064e8 <http_handle_config_get+0x274>)
 80062a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062a8:	e001      	b.n	80062ae <http_handle_config_get+0x3a>
 80062aa:	4b90      	ldr	r3, [pc, #576]	@ (80064ec <http_handle_config_get+0x278>)
 80062ac:	65bb      	str	r3, [r7, #88]	@ 0x58
        cfg->ip_mode,
 80062ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 80062b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062b8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062bc:	64bb      	str	r3, [r7, #72]	@ 0x48
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 80062be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062c0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062c4:	647b      	str	r3, [r7, #68]	@ 0x44
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 80062c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062cc:	643b      	str	r3, [r7, #64]	@ 0x40
        cfg->static_ip[0], cfg->static_ip[1], cfg->static_ip[2], cfg->static_ip[3],
 80062ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062d0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 80062d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062d8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062dc:	63bb      	str	r3, [r7, #56]	@ 0x38
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 80062de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062e0:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062e4:	637b      	str	r3, [r7, #52]	@ 0x34
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 80062e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062ec:	633b      	str	r3, [r7, #48]	@ 0x30
        cfg->subnet[0], cfg->subnet[1], cfg->subnet[2], cfg->subnet[3],
 80062ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062f0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 80062f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062f8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80062fc:	62bb      	str	r3, [r7, #40]	@ 0x28
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 80062fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006300:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 8006306:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006308:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800630c:	623b      	str	r3, [r7, #32]
        cfg->gateway[0], cfg->gateway[1], cfg->gateway[2], cfg->gateway[3],
 800630e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006310:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006314:	61fb      	str	r3, [r7, #28]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8006316:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006318:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800631c:	61bb      	str	r3, [r7, #24]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 800631e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006320:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006324:	617b      	str	r3, [r7, #20]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 8006326:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006328:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800632c:	613b      	str	r3, [r7, #16]
        cfg->dns[0], cfg->dns[1], cfg->dns[2], cfg->dns[3],
 800632e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006330:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006334:	60fb      	str	r3, [r7, #12]
        cfg->mqtt_enabled ? "true" : "false",
 8006336:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006338:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <http_handle_config_get+0xd2>
 8006340:	4b69      	ldr	r3, [pc, #420]	@ (80064e8 <http_handle_config_get+0x274>)
 8006342:	657b      	str	r3, [r7, #84]	@ 0x54
 8006344:	e001      	b.n	800634a <http_handle_config_get+0xd6>
 8006346:	4b69      	ldr	r3, [pc, #420]	@ (80064ec <http_handle_config_get+0x278>)
 8006348:	657b      	str	r3, [r7, #84]	@ 0x54
        cfg->mqtt_broker_host,
 800634a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800634c:	3333      	adds	r3, #51	@ 0x33
 800634e:	60bb      	str	r3, [r7, #8]
        cfg->mqtt_broker_port,
 8006350:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006352:	f8b3 3073 	ldrh.w	r3, [r3, #115]	@ 0x73
 8006356:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006358:	607b      	str	r3, [r7, #4]
        cfg->mqtt_username,
 800635a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800635c:	f103 0675 	add.w	r6, r3, #117	@ 0x75
        cfg->mqtt_root_topic,
 8006360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006362:	f103 05b5 	add.w	r5, r3, #181	@ 0xb5
        cfg->mqtt_append_node_id ? "true" : "false",
 8006366:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006368:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <http_handle_config_get+0x100>
 8006370:	4c5d      	ldr	r4, [pc, #372]	@ (80064e8 <http_handle_config_get+0x274>)
 8006372:	e000      	b.n	8006376 <http_handle_config_get+0x102>
 8006374:	4c5d      	ldr	r4, [pc, #372]	@ (80064ec <http_handle_config_get+0x278>)
        cfg->mqtt_client_id_prefix,
 8006376:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006378:	f103 01f6 	add.w	r1, r3, #246	@ 0xf6
        cfg->mqtt_keepalive_sec,
 800637c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800637e:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8006382:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006384:	4618      	mov	r0, r3
        (unsigned long)cfg->mqtt_reconnect_ms,
 8006386:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006388:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
        cfg->mqtt_analog_interval_s);
 800638c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800638e:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8006392:	b29b      	uxth	r3, r3
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006394:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006396:	921a      	str	r2, [sp, #104]	@ 0x68
 8006398:	9019      	str	r0, [sp, #100]	@ 0x64
 800639a:	9118      	str	r1, [sp, #96]	@ 0x60
 800639c:	9417      	str	r4, [sp, #92]	@ 0x5c
 800639e:	9516      	str	r5, [sp, #88]	@ 0x58
 80063a0:	9615      	str	r6, [sp, #84]	@ 0x54
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	9314      	str	r3, [sp, #80]	@ 0x50
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063ac:	9312      	str	r3, [sp, #72]	@ 0x48
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	9310      	str	r3, [sp, #64]	@ 0x40
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	930d      	str	r3, [sp, #52]	@ 0x34
 80063c2:	6a3b      	ldr	r3, [r7, #32]
 80063c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80063ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80063d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d4:	9308      	str	r3, [sp, #32]
 80063d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d8:	9307      	str	r3, [sp, #28]
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	9306      	str	r3, [sp, #24]
 80063de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063e0:	9305      	str	r3, [sp, #20]
 80063e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e4:	9304      	str	r3, [sp, #16]
 80063e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e8:	9303      	str	r3, [sp, #12]
 80063ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063ec:	9302      	str	r3, [sp, #8]
 80063ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063f0:	9301      	str	r3, [sp, #4]
 80063f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063f8:	4a3d      	ldr	r2, [pc, #244]	@ (80064f0 <http_handle_config_get+0x27c>)
 80063fa:	4671      	mov	r1, lr
 80063fc:	4660      	mov	r0, ip
 80063fe:	f00b fd4f 	bl	8011ea0 <sniprintf>
 8006402:	4602      	mov	r2, r0
 8006404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006406:	4413      	add	r3, r2
 8006408:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* I/O config array */
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos, "\"io\":[");
 800640a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800640c:	4a35      	ldr	r2, [pc, #212]	@ (80064e4 <http_handle_config_get+0x270>)
 800640e:	1898      	adds	r0, r3, r2
 8006410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006412:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8006416:	4a37      	ldr	r2, [pc, #220]	@ (80064f4 <http_handle_config_get+0x280>)
 8006418:	4619      	mov	r1, r3
 800641a:	f00b fd41 	bl	8011ea0 <sniprintf>
 800641e:	4602      	mov	r2, r0
 8006420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006422:	4413      	add	r3, r2
 8006424:	66fb      	str	r3, [r7, #108]	@ 0x6c
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 8006426:	2300      	movs	r3, #0
 8006428:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800642c:	e048      	b.n	80064c0 <http_handle_config_get+0x24c>
        io_config_entry_t *io = &cfg->io[i];
 800642e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8006432:	4613      	mov	r3, r2
 8006434:	00db      	lsls	r3, r3, #3
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	00da      	lsls	r2, r3, #3
 800643a:	1ad2      	subs	r2, r2, r3
 800643c:	f502 7384 	add.w	r3, r2, #264	@ 0x108
 8006440:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006442:	4413      	add	r3, r2
 8006444:	3306      	adds	r3, #6
 8006446:	663b      	str	r3, [r7, #96]	@ 0x60
        if (io->name[0] == '\0') continue;
 8006448:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800644a:	781b      	ldrb	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d031      	beq.n	80064b4 <http_handle_config_get+0x240>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006450:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006452:	4a24      	ldr	r2, [pc, #144]	@ (80064e4 <http_handle_config_get+0x270>)
 8006454:	189d      	adds	r5, r3, r2
 8006456:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006458:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800645c:	469c      	mov	ip, r3
 800645e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006460:	2b00      	cmp	r3, #0
 8006462:	dd07      	ble.n	8006474 <http_handle_config_get+0x200>
            "%s{\"i\":%d,\"n\":\"%s\",\"on\":\"%s\",\"off\":\"%s\",\"str\":%s}",
            (pos > 0 && json_buf[pos-1] != '[') ? "," : "",
 8006464:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006466:	3b01      	subs	r3, #1
 8006468:	4a1e      	ldr	r2, [pc, #120]	@ (80064e4 <http_handle_config_get+0x270>)
 800646a:	5cd3      	ldrb	r3, [r2, r3]
 800646c:	2b5b      	cmp	r3, #91	@ 0x5b
 800646e:	d001      	beq.n	8006474 <http_handle_config_get+0x200>
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 8006470:	4e21      	ldr	r6, [pc, #132]	@ (80064f8 <http_handle_config_get+0x284>)
 8006472:	e000      	b.n	8006476 <http_handle_config_get+0x202>
 8006474:	4e21      	ldr	r6, [pc, #132]	@ (80064fc <http_handle_config_get+0x288>)
 8006476:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
            i, io->name, io->mqtt_on_value, io->mqtt_off_value,
 800647a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800647c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800647e:	3110      	adds	r1, #16
 8006480:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006482:	3020      	adds	r0, #32
            io->mqtt_value_is_string ? "true" : "false");
 8006484:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8006486:	f894 4030 	ldrb.w	r4, [r4, #48]	@ 0x30
        pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 800648a:	2c00      	cmp	r4, #0
 800648c:	d001      	beq.n	8006492 <http_handle_config_get+0x21e>
 800648e:	4c16      	ldr	r4, [pc, #88]	@ (80064e8 <http_handle_config_get+0x274>)
 8006490:	e000      	b.n	8006494 <http_handle_config_get+0x220>
 8006492:	4c16      	ldr	r4, [pc, #88]	@ (80064ec <http_handle_config_get+0x278>)
 8006494:	9404      	str	r4, [sp, #16]
 8006496:	9003      	str	r0, [sp, #12]
 8006498:	9102      	str	r1, [sp, #8]
 800649a:	9201      	str	r2, [sp, #4]
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	4633      	mov	r3, r6
 80064a0:	4a17      	ldr	r2, [pc, #92]	@ (8006500 <http_handle_config_get+0x28c>)
 80064a2:	4661      	mov	r1, ip
 80064a4:	4628      	mov	r0, r5
 80064a6:	f00b fcfb 	bl	8011ea0 <sniprintf>
 80064aa:	4602      	mov	r2, r0
 80064ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064ae:	4413      	add	r3, r2
 80064b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064b2:	e000      	b.n	80064b6 <http_handle_config_get+0x242>
        if (io->name[0] == '\0') continue;
 80064b4:	bf00      	nop
    for (uint8_t i = 0; i < CONFIG_IO_MAX; i++) {
 80064b6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80064ba:	3301      	adds	r3, #1
 80064bc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 80064c0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80064c4:	2b19      	cmp	r3, #25
 80064c6:	d9b2      	bls.n	800642e <http_handle_config_get+0x1ba>
    }
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80064c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064ca:	4a06      	ldr	r2, [pc, #24]	@ (80064e4 <http_handle_config_get+0x270>)
 80064cc:	189c      	adds	r4, r3, r2
 80064ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064d0:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80064d4:	461d      	mov	r5, r3
        "],\"dirty\":%s}", config_get_state() == CONFIG_DIRTY ? "true" : "false");
 80064d6:	f7fe f94f 	bl	8004778 <config_get_state>
 80064da:	4603      	mov	r3, r0
    pos += snprintf(json_buf + pos, JSON_BUF_SIZE - pos,
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d111      	bne.n	8006504 <http_handle_config_get+0x290>
 80064e0:	4b01      	ldr	r3, [pc, #4]	@ (80064e8 <http_handle_config_get+0x274>)
 80064e2:	e010      	b.n	8006506 <http_handle_config_get+0x292>
 80064e4:	200039fc 	.word	0x200039fc
 80064e8:	08013248 	.word	0x08013248
 80064ec:	08013250 	.word	0x08013250
 80064f0:	08013364 	.word	0x08013364
 80064f4:	080134e4 	.word	0x080134e4
 80064f8:	080132d8 	.word	0x080132d8
 80064fc:	080132dc 	.word	0x080132dc
 8006500:	080134ec 	.word	0x080134ec
 8006504:	4b0a      	ldr	r3, [pc, #40]	@ (8006530 <http_handle_config_get+0x2bc>)
 8006506:	4a0b      	ldr	r2, [pc, #44]	@ (8006534 <http_handle_config_get+0x2c0>)
 8006508:	4629      	mov	r1, r5
 800650a:	4620      	mov	r0, r4
 800650c:	f00b fcc8 	bl	8011ea0 <sniprintf>
 8006510:	4602      	mov	r2, r0
 8006512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006514:	4413      	add	r3, r2
 8006516:	66fb      	str	r3, [r7, #108]	@ 0x6c

    http_serve_json(c, json_buf, pos);
 8006518:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800651a:	b29b      	uxth	r3, r3
 800651c:	461a      	mov	r2, r3
 800651e:	4906      	ldr	r1, [pc, #24]	@ (8006538 <http_handle_config_get+0x2c4>)
 8006520:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8006522:	f7ff fc01 	bl	8005d28 <http_serve_json>
}
 8006526:	bf00      	nop
 8006528:	3774      	adds	r7, #116	@ 0x74
 800652a:	46bd      	mov	sp, r7
 800652c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800652e:	bf00      	nop
 8006530:	08013250 	.word	0x08013250
 8006534:	08013354 	.word	0x08013354
 8006538:	200039fc 	.word	0x200039fc

0800653c <json_find_string>:

/* Simple JSON key-value parser for POST body (no external library) */
static bool json_find_string(const char *json, const char *key, char *out, uint16_t out_size)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b090      	sub	sp, #64	@ 0x40
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	807b      	strh	r3, [r7, #2]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":\"", key);
 800654a:	f107 0014 	add.w	r0, r7, #20
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	4a1e      	ldr	r2, [pc, #120]	@ (80065cc <json_find_string+0x90>)
 8006552:	2120      	movs	r1, #32
 8006554:	f00b fca4 	bl	8011ea0 <sniprintf>
    const char *p = strstr(json, search);
 8006558:	f107 0314 	add.w	r3, r7, #20
 800655c:	4619      	mov	r1, r3
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f00b fd4c 	bl	8011ffc <strstr>
 8006564:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (!p) return false;
 8006566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006568:	2b00      	cmp	r3, #0
 800656a:	d101      	bne.n	8006570 <json_find_string+0x34>
 800656c:	2300      	movs	r3, #0
 800656e:	e029      	b.n	80065c4 <json_find_string+0x88>
    p += strlen(search);
 8006570:	f107 0314 	add.w	r3, r7, #20
 8006574:	4618      	mov	r0, r3
 8006576:	f7f9 fe9b 	bl	80002b0 <strlen>
 800657a:	4602      	mov	r2, r0
 800657c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657e:	4413      	add	r3, r2
 8006580:	63bb      	str	r3, [r7, #56]	@ 0x38
    const char *end = strchr(p, '"');
 8006582:	2122      	movs	r1, #34	@ 0x22
 8006584:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006586:	f00b fd07 	bl	8011f98 <strchr>
 800658a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!end) return false;
 800658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <json_find_string+0x5a>
 8006592:	2300      	movs	r3, #0
 8006594:	e016      	b.n	80065c4 <json_find_string+0x88>
    uint16_t len = end - p;
 8006596:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    if (len >= out_size) len = out_size - 1;
 800659e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80065a0:	887b      	ldrh	r3, [r7, #2]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d302      	bcc.n	80065ac <json_find_string+0x70>
 80065a6:	887b      	ldrh	r3, [r7, #2]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    memcpy(out, p, len);
 80065ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80065ae:	461a      	mov	r2, r3
 80065b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f00b fd74 	bl	80120a0 <memcpy>
    out[len] = '\0';
 80065b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	4413      	add	r3, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	701a      	strb	r2, [r3, #0]
    return true;
 80065c2:	2301      	movs	r3, #1
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3740      	adds	r7, #64	@ 0x40
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	08013520 	.word	0x08013520

080065d0 <json_find_int>:

static bool json_find_int(const char *json, const char *key, int *out)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b08e      	sub	sp, #56	@ 0x38
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":", key);
 80065dc:	f107 0014 	add.w	r0, r7, #20
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	4a16      	ldr	r2, [pc, #88]	@ (800663c <json_find_int+0x6c>)
 80065e4:	2120      	movs	r1, #32
 80065e6:	f00b fc5b 	bl	8011ea0 <sniprintf>
    const char *p = strstr(json, search);
 80065ea:	f107 0314 	add.w	r3, r7, #20
 80065ee:	4619      	mov	r1, r3
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f00b fd03 	bl	8011ffc <strstr>
 80065f6:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!p) return false;
 80065f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <json_find_int+0x32>
 80065fe:	2300      	movs	r3, #0
 8006600:	e017      	b.n	8006632 <json_find_int+0x62>
    p += strlen(search);
 8006602:	f107 0314 	add.w	r3, r7, #20
 8006606:	4618      	mov	r0, r3
 8006608:	f7f9 fe52 	bl	80002b0 <strlen>
 800660c:	4602      	mov	r2, r0
 800660e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006610:	4413      	add	r3, r2
 8006612:	637b      	str	r3, [r7, #52]	@ 0x34
    while (*p == ' ') p++;
 8006614:	e002      	b.n	800661c <json_find_int+0x4c>
 8006616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006618:	3301      	adds	r3, #1
 800661a:	637b      	str	r3, [r7, #52]	@ 0x34
 800661c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b20      	cmp	r3, #32
 8006622:	d0f8      	beq.n	8006616 <json_find_int+0x46>
    *out = atoi(p);
 8006624:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006626:	f00b fb03 	bl	8011c30 <atoi>
 800662a:	4602      	mov	r2, r0
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	601a      	str	r2, [r3, #0]
    return true;
 8006630:	2301      	movs	r3, #1
}
 8006632:	4618      	mov	r0, r3
 8006634:	3738      	adds	r7, #56	@ 0x38
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	08013528 	.word	0x08013528

08006640 <json_find_bool>:

static bool json_find_bool(const char *json, const char *key, bool *out)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b08e      	sub	sp, #56	@ 0x38
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
    char search[32];
    snprintf(search, sizeof(search), "\"%s\":", key);
 800664c:	f107 0014 	add.w	r0, r7, #20
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	4a17      	ldr	r2, [pc, #92]	@ (80066b0 <json_find_bool+0x70>)
 8006654:	2120      	movs	r1, #32
 8006656:	f00b fc23 	bl	8011ea0 <sniprintf>
    const char *p = strstr(json, search);
 800665a:	f107 0314 	add.w	r3, r7, #20
 800665e:	4619      	mov	r1, r3
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f00b fccb 	bl	8011ffc <strstr>
 8006666:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!p) return false;
 8006668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <json_find_bool+0x32>
 800666e:	2300      	movs	r3, #0
 8006670:	e01a      	b.n	80066a8 <json_find_bool+0x68>
    p += strlen(search);
 8006672:	f107 0314 	add.w	r3, r7, #20
 8006676:	4618      	mov	r0, r3
 8006678:	f7f9 fe1a 	bl	80002b0 <strlen>
 800667c:	4602      	mov	r2, r0
 800667e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006680:	4413      	add	r3, r2
 8006682:	637b      	str	r3, [r7, #52]	@ 0x34
    while (*p == ' ') p++;
 8006684:	e002      	b.n	800668c <json_find_bool+0x4c>
 8006686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006688:	3301      	adds	r3, #1
 800668a:	637b      	str	r3, [r7, #52]	@ 0x34
 800668c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	2b20      	cmp	r3, #32
 8006692:	d0f8      	beq.n	8006686 <json_find_bool+0x46>
    *out = (*p == 't');
 8006694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	2b74      	cmp	r3, #116	@ 0x74
 800669a:	bf0c      	ite	eq
 800669c:	2301      	moveq	r3, #1
 800669e:	2300      	movne	r3, #0
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	701a      	strb	r2, [r3, #0]
    return true;
 80066a6:	2301      	movs	r3, #1
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3738      	adds	r7, #56	@ 0x38
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	08013528 	.word	0x08013528

080066b4 <json_find_ip>:

static bool json_find_ip(const char *json, const char *key, uint8_t *ip)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b090      	sub	sp, #64	@ 0x40
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
    char str[20];
    if (!json_find_string(json, key, str, sizeof(str))) return false;
 80066c0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80066c4:	2314      	movs	r3, #20
 80066c6:	68b9      	ldr	r1, [r7, #8]
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f7ff ff37 	bl	800653c <json_find_string>
 80066ce:	4603      	mov	r3, r0
 80066d0:	f083 0301 	eor.w	r3, r3, #1
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <json_find_ip+0x2a>
 80066da:	2300      	movs	r3, #0
 80066dc:	e028      	b.n	8006730 <json_find_ip+0x7c>
    int a, b, c2, d;
    if (sscanf(str, "%d.%d.%d.%d", &a, &b, &c2, &d) == 4) {
 80066de:	f107 011c 	add.w	r1, r7, #28
 80066e2:	f107 0220 	add.w	r2, r7, #32
 80066e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80066ea:	f107 0314 	add.w	r3, r7, #20
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	f107 0318 	add.w	r3, r7, #24
 80066f4:	9300      	str	r3, [sp, #0]
 80066f6:	460b      	mov	r3, r1
 80066f8:	490f      	ldr	r1, [pc, #60]	@ (8006738 <json_find_ip+0x84>)
 80066fa:	f00b fc07 	bl	8011f0c <siscanf>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b04      	cmp	r3, #4
 8006702:	d114      	bne.n	800672e <json_find_ip+0x7a>
        ip[0] = a; ip[1] = b; ip[2] = c2; ip[3] = d;
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	b2da      	uxtb	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	3301      	adds	r3, #1
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	701a      	strb	r2, [r3, #0]
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	3302      	adds	r3, #2
 800671c:	b2d2      	uxtb	r2, r2
 800671e:	701a      	strb	r2, [r3, #0]
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	3303      	adds	r3, #3
 8006726:	b2d2      	uxtb	r2, r2
 8006728:	701a      	strb	r2, [r3, #0]
        return true;
 800672a:	2301      	movs	r3, #1
 800672c:	e000      	b.n	8006730 <json_find_ip+0x7c>
    }
    return false;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3738      	adds	r7, #56	@ 0x38
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	08013530 	.word	0x08013530

0800673c <http_handle_config_post>:

static void http_handle_config_post(http_conn_t *c)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b08a      	sub	sp, #40	@ 0x28
 8006740:	af02      	add	r7, sp, #8
 8006742:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 8006744:	f7fe f80e 	bl	8004764 <config_get>
 8006748:	61f8      	str	r0, [r7, #28]
    const char *body = (const char *)&c->rx_buf[c->body_offset];
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8b3 3488 	ldrh.w	r3, [r3, #1160]	@ 0x488
 8006750:	461a      	mov	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4413      	add	r3, r2
 8006756:	3302      	adds	r3, #2
 8006758:	61bb      	str	r3, [r7, #24]

    /* Parse top-level fields */
    json_find_string(body, "device_name", cfg->device_name, sizeof(cfg->device_name));
 800675a:	69fa      	ldr	r2, [r7, #28]
 800675c:	2320      	movs	r3, #32
 800675e:	4967      	ldr	r1, [pc, #412]	@ (80068fc <http_handle_config_post+0x1c0>)
 8006760:	69b8      	ldr	r0, [r7, #24]
 8006762:	f7ff feeb 	bl	800653c <json_find_string>
    json_find_bool(body, "lcd_enabled", &cfg->lcd_enabled);
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	3320      	adds	r3, #32
 800676a:	461a      	mov	r2, r3
 800676c:	4964      	ldr	r1, [pc, #400]	@ (8006900 <http_handle_config_post+0x1c4>)
 800676e:	69b8      	ldr	r0, [r7, #24]
 8006770:	f7ff ff66 	bl	8006640 <json_find_bool>

    int int_val;
    if (json_find_int(body, "ip_mode", &int_val)) cfg->ip_mode = int_val;
 8006774:	f107 030c 	add.w	r3, r7, #12
 8006778:	461a      	mov	r2, r3
 800677a:	4962      	ldr	r1, [pc, #392]	@ (8006904 <http_handle_config_post+0x1c8>)
 800677c:	69b8      	ldr	r0, [r7, #24]
 800677e:	f7ff ff27 	bl	80065d0 <json_find_int>
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d004      	beq.n	8006792 <http_handle_config_post+0x56>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	b2da      	uxtb	r2, r3
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    json_find_ip(body, "static_ip", cfg->static_ip);
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	3322      	adds	r3, #34	@ 0x22
 8006796:	461a      	mov	r2, r3
 8006798:	495b      	ldr	r1, [pc, #364]	@ (8006908 <http_handle_config_post+0x1cc>)
 800679a:	69b8      	ldr	r0, [r7, #24]
 800679c:	f7ff ff8a 	bl	80066b4 <json_find_ip>
    json_find_ip(body, "subnet", cfg->subnet);
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	3326      	adds	r3, #38	@ 0x26
 80067a4:	461a      	mov	r2, r3
 80067a6:	4959      	ldr	r1, [pc, #356]	@ (800690c <http_handle_config_post+0x1d0>)
 80067a8:	69b8      	ldr	r0, [r7, #24]
 80067aa:	f7ff ff83 	bl	80066b4 <json_find_ip>
    json_find_ip(body, "gateway", cfg->gateway);
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	332a      	adds	r3, #42	@ 0x2a
 80067b2:	461a      	mov	r2, r3
 80067b4:	4956      	ldr	r1, [pc, #344]	@ (8006910 <http_handle_config_post+0x1d4>)
 80067b6:	69b8      	ldr	r0, [r7, #24]
 80067b8:	f7ff ff7c 	bl	80066b4 <json_find_ip>
    json_find_ip(body, "dns", cfg->dns);
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	332e      	adds	r3, #46	@ 0x2e
 80067c0:	461a      	mov	r2, r3
 80067c2:	4954      	ldr	r1, [pc, #336]	@ (8006914 <http_handle_config_post+0x1d8>)
 80067c4:	69b8      	ldr	r0, [r7, #24]
 80067c6:	f7ff ff75 	bl	80066b4 <json_find_ip>

    json_find_bool(body, "mqtt_enabled", &cfg->mqtt_enabled);
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	3332      	adds	r3, #50	@ 0x32
 80067ce:	461a      	mov	r2, r3
 80067d0:	4951      	ldr	r1, [pc, #324]	@ (8006918 <http_handle_config_post+0x1dc>)
 80067d2:	69b8      	ldr	r0, [r7, #24]
 80067d4:	f7ff ff34 	bl	8006640 <json_find_bool>
    json_find_string(body, "mqtt_broker_host", cfg->mqtt_broker_host, sizeof(cfg->mqtt_broker_host));
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	f103 0233 	add.w	r2, r3, #51	@ 0x33
 80067de:	2340      	movs	r3, #64	@ 0x40
 80067e0:	494e      	ldr	r1, [pc, #312]	@ (800691c <http_handle_config_post+0x1e0>)
 80067e2:	69b8      	ldr	r0, [r7, #24]
 80067e4:	f7ff feaa 	bl	800653c <json_find_string>
    if (json_find_int(body, "mqtt_broker_port", &int_val)) cfg->mqtt_broker_port = int_val;
 80067e8:	f107 030c 	add.w	r3, r7, #12
 80067ec:	461a      	mov	r2, r3
 80067ee:	494c      	ldr	r1, [pc, #304]	@ (8006920 <http_handle_config_post+0x1e4>)
 80067f0:	69b8      	ldr	r0, [r7, #24]
 80067f2:	f7ff feed 	bl	80065d0 <json_find_int>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d004      	beq.n	8006806 <http_handle_config_post+0xca>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	f8a3 2073 	strh.w	r2, [r3, #115]	@ 0x73
    json_find_string(body, "mqtt_username", cfg->mqtt_username, sizeof(cfg->mqtt_username));
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 800680c:	2320      	movs	r3, #32
 800680e:	4945      	ldr	r1, [pc, #276]	@ (8006924 <http_handle_config_post+0x1e8>)
 8006810:	69b8      	ldr	r0, [r7, #24]
 8006812:	f7ff fe93 	bl	800653c <json_find_string>
    json_find_string(body, "mqtt_password", cfg->mqtt_password, sizeof(cfg->mqtt_password));
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	f103 0295 	add.w	r2, r3, #149	@ 0x95
 800681c:	2320      	movs	r3, #32
 800681e:	4942      	ldr	r1, [pc, #264]	@ (8006928 <http_handle_config_post+0x1ec>)
 8006820:	69b8      	ldr	r0, [r7, #24]
 8006822:	f7ff fe8b 	bl	800653c <json_find_string>
    json_find_string(body, "mqtt_root_topic", cfg->mqtt_root_topic, sizeof(cfg->mqtt_root_topic));
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	f103 02b5 	add.w	r2, r3, #181	@ 0xb5
 800682c:	2340      	movs	r3, #64	@ 0x40
 800682e:	493f      	ldr	r1, [pc, #252]	@ (800692c <http_handle_config_post+0x1f0>)
 8006830:	69b8      	ldr	r0, [r7, #24]
 8006832:	f7ff fe83 	bl	800653c <json_find_string>
    json_find_bool(body, "mqtt_append_node_id", &cfg->mqtt_append_node_id);
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	33f5      	adds	r3, #245	@ 0xf5
 800683a:	461a      	mov	r2, r3
 800683c:	493c      	ldr	r1, [pc, #240]	@ (8006930 <http_handle_config_post+0x1f4>)
 800683e:	69b8      	ldr	r0, [r7, #24]
 8006840:	f7ff fefe 	bl	8006640 <json_find_bool>
    json_find_string(body, "mqtt_client_id_prefix", cfg->mqtt_client_id_prefix, sizeof(cfg->mqtt_client_id_prefix));
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	f103 02f6 	add.w	r2, r3, #246	@ 0xf6
 800684a:	2310      	movs	r3, #16
 800684c:	4939      	ldr	r1, [pc, #228]	@ (8006934 <http_handle_config_post+0x1f8>)
 800684e:	69b8      	ldr	r0, [r7, #24]
 8006850:	f7ff fe74 	bl	800653c <json_find_string>
    if (json_find_int(body, "mqtt_keepalive_sec", &int_val)) cfg->mqtt_keepalive_sec = int_val;
 8006854:	f107 030c 	add.w	r3, r7, #12
 8006858:	461a      	mov	r2, r3
 800685a:	4937      	ldr	r1, [pc, #220]	@ (8006938 <http_handle_config_post+0x1fc>)
 800685c:	69b8      	ldr	r0, [r7, #24]
 800685e:	f7ff feb7 	bl	80065d0 <json_find_int>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d004      	beq.n	8006872 <http_handle_config_post+0x136>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	b29a      	uxth	r2, r3
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
    if (json_find_int(body, "mqtt_reconnect_ms", &int_val)) cfg->mqtt_reconnect_ms = int_val;
 8006872:	f107 030c 	add.w	r3, r7, #12
 8006876:	461a      	mov	r2, r3
 8006878:	4930      	ldr	r1, [pc, #192]	@ (800693c <http_handle_config_post+0x200>)
 800687a:	69b8      	ldr	r0, [r7, #24]
 800687c:	f7ff fea8 	bl	80065d0 <json_find_int>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d004      	beq.n	8006890 <http_handle_config_post+0x154>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	461a      	mov	r2, r3
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    if (json_find_int(body, "mqtt_analog_interval_s", &int_val)) cfg->mqtt_analog_interval_s = int_val;
 8006890:	f107 030c 	add.w	r3, r7, #12
 8006894:	461a      	mov	r2, r3
 8006896:	492a      	ldr	r1, [pc, #168]	@ (8006940 <http_handle_config_post+0x204>)
 8006898:	69b8      	ldr	r0, [r7, #24]
 800689a:	f7ff fe99 	bl	80065d0 <json_find_int>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d004      	beq.n	80068ae <http_handle_config_post+0x172>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    /* Note: I/O config array parsing is done separately via individual /io endpoint
       or included inline  for now we handle it in a simplified manner.
       Full I/O array parsing can be added as needed. */

    config_mark_dirty();
 80068ae:	f7fd ff6f 	bl	8004790 <config_mark_dirty>

    /* Validate I/O name uniqueness */
    bool valid = config_validate_io_names();
 80068b2:	f7fe f843 	bl	800493c <config_validate_io_names>
 80068b6:	4603      	mov	r3, r0
 80068b8:	75fb      	strb	r3, [r7, #23]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 80068ba:	7dfb      	ldrb	r3, [r7, #23]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <http_handle_config_post+0x188>
 80068c0:	4a20      	ldr	r2, [pc, #128]	@ (8006944 <http_handle_config_post+0x208>)
 80068c2:	e000      	b.n	80068c6 <http_handle_config_post+0x18a>
 80068c4:	4a20      	ldr	r2, [pc, #128]	@ (8006948 <http_handle_config_post+0x20c>)
 80068c6:	7dfb      	ldrb	r3, [r7, #23]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <http_handle_config_post+0x194>
 80068cc:	4b1f      	ldr	r3, [pc, #124]	@ (800694c <http_handle_config_post+0x210>)
 80068ce:	e000      	b.n	80068d2 <http_handle_config_post+0x196>
 80068d0:	4b1f      	ldr	r3, [pc, #124]	@ (8006950 <http_handle_config_post+0x214>)
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	4613      	mov	r3, r2
 80068d6:	4a1f      	ldr	r2, [pc, #124]	@ (8006954 <http_handle_config_post+0x218>)
 80068d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80068dc:	481e      	ldr	r0, [pc, #120]	@ (8006958 <http_handle_config_post+0x21c>)
 80068de:	f00b fadf 	bl	8011ea0 <sniprintf>
 80068e2:	6138      	str	r0, [r7, #16]
        "{\"ok\":%s%s}",
        valid ? "true" : "false",
        valid ? "" : ",\"error\":\"Duplicate I/O names\"");
    http_serve_json(c, json_buf, len);
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	461a      	mov	r2, r3
 80068ea:	491b      	ldr	r1, [pc, #108]	@ (8006958 <http_handle_config_post+0x21c>)
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7ff fa1b 	bl	8005d28 <http_serve_json>
}
 80068f2:	bf00      	nop
 80068f4:	3720      	adds	r7, #32
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	0801353c 	.word	0x0801353c
 8006900:	08013548 	.word	0x08013548
 8006904:	08013554 	.word	0x08013554
 8006908:	0801355c 	.word	0x0801355c
 800690c:	08013568 	.word	0x08013568
 8006910:	08013570 	.word	0x08013570
 8006914:	08013578 	.word	0x08013578
 8006918:	0801357c 	.word	0x0801357c
 800691c:	0801358c 	.word	0x0801358c
 8006920:	080135a0 	.word	0x080135a0
 8006924:	080135b4 	.word	0x080135b4
 8006928:	080135c4 	.word	0x080135c4
 800692c:	080135d4 	.word	0x080135d4
 8006930:	080135e4 	.word	0x080135e4
 8006934:	080135f8 	.word	0x080135f8
 8006938:	08013610 	.word	0x08013610
 800693c:	08013624 	.word	0x08013624
 8006940:	08013638 	.word	0x08013638
 8006944:	08013248 	.word	0x08013248
 8006948:	08013250 	.word	0x08013250
 800694c:	080132dc 	.word	0x080132dc
 8006950:	08013650 	.word	0x08013650
 8006954:	08013670 	.word	0x08013670
 8006958:	200039fc 	.word	0x200039fc

0800695c <http_handle_config_save>:

static void http_handle_config_save(http_conn_t *c)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
    bool ok = config_save();
 8006964:	f7fd ff24 	bl	80047b0 <config_save>
 8006968:	4603      	mov	r3, r0
 800696a:	73fb      	strb	r3, [r7, #15]
    http_serve_json_ok(c, ok);
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	4619      	mov	r1, r3
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff f9f9 	bl	8005d68 <http_serve_json_ok>
}
 8006976:	bf00      	nop
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <http_handle_config_revert>:

static void http_handle_config_revert(http_conn_t *c)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b082      	sub	sp, #8
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
    config_revert();
 8006986:	f7fd ffcd 	bl	8004924 <config_revert>
    http_serve_json_ok(c, true);
 800698a:	2101      	movs	r1, #1
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7ff f9eb 	bl	8005d68 <http_serve_json_ok>
}
 8006992:	bf00      	nop
 8006994:	3708      	adds	r7, #8
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
	...

0800699c <http_handle_toggle>:

static void http_handle_toggle(http_conn_t *c)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
    char *p = strstr(c->query, "num=");
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f203 4345 	addw	r3, r3, #1093	@ 0x445
 80069aa:	491c      	ldr	r1, [pc, #112]	@ (8006a1c <http_handle_toggle+0x80>)
 80069ac:	4618      	mov	r0, r3
 80069ae:	f00b fb25 	bl	8011ffc <strstr>
 80069b2:	6178      	str	r0, [r7, #20]
    if (p) {
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d028      	beq.n	8006a0c <http_handle_toggle+0x70>
        int num = atoi(p + 4);
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	3304      	adds	r3, #4
 80069be:	4618      	mov	r0, r3
 80069c0:	f00b f936 	bl	8011c30 <atoi>
 80069c4:	6138      	str	r0, [r7, #16]
        if (num >= 0 && num < dio_get_output_count()) {
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	db1f      	blt.n	8006a0c <http_handle_toggle+0x70>
 80069cc:	f7fb f9ce 	bl	8001d6c <dio_get_output_count>
 80069d0:	4603      	mov	r3, r0
 80069d2:	461a      	mov	r2, r3
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	4293      	cmp	r3, r2
 80069d8:	da18      	bge.n	8006a0c <http_handle_toggle+0x70>
            bool cur = dio_output_get(num);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fb f93e 	bl	8001c60 <dio_output_get>
 80069e4:	4603      	mov	r3, r0
 80069e6:	73fb      	strb	r3, [r7, #15]
            dio_output_set(num, !cur);
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bf14      	ite	ne
 80069f2:	2301      	movne	r3, #1
 80069f4:	2300      	moveq	r3, #0
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f083 0301 	eor.w	r3, r3, #1
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	4619      	mov	r1, r3
 8006a06:	4610      	mov	r0, r2
 8006a08:	f7fb f8c8 	bl	8001b9c <dio_output_set>
        }
    }
    /* Return updated status */
    http_handle_status_json(c);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7ff fa75 	bl	8005efc <http_handle_status_json>
}
 8006a12:	bf00      	nop
 8006a14:	3718      	adds	r7, #24
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	0801367c 	.word	0x0801367c

08006a20 <http_handle_info_json>:

static void http_handle_info_json(http_conn_t *c)
{
 8006a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a22:	b091      	sub	sp, #68	@ 0x44
 8006a24:	af08      	add	r7, sp, #32
 8006a26:	6078      	str	r0, [r7, #4]
    user_config_data_t *cfg = config_get();
 8006a28:	f7fd fe9c 	bl	8004764 <config_get>
 8006a2c:	61f8      	str	r0, [r7, #28]
    uint8_t ip[4];
    w5500_get_ip(ip);
 8006a2e:	f107 030c 	add.w	r3, r7, #12
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7fe fb37 	bl	80050a6 <w5500_get_ip>

    board_type_t board = board_get_type();
 8006a38:	f7fa f97e 	bl	8000d38 <board_get_type>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	76fb      	strb	r3, [r7, #27]
    const char *board_name = (board == BOARD_TYPE_BABY) ? "Baby" : "Mama";
 8006a40:	7efb      	ldrb	r3, [r7, #27]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <http_handle_info_json+0x2a>
 8006a46:	4b19      	ldr	r3, [pc, #100]	@ (8006aac <http_handle_info_json+0x8c>)
 8006a48:	e000      	b.n	8006a4c <http_handle_info_json+0x2c>
 8006a4a:	4b19      	ldr	r3, [pc, #100]	@ (8006ab0 <http_handle_info_json+0x90>)
 8006a4c:	617b      	str	r3, [r7, #20]
        "\"uptime\":%lu,"
        "\"ip\":\"%d.%d.%d.%d\","
        "\"device_name\":\"%s\","
        "\"mqtt_connected\":false}",
        board_name,
        node_id_get(),
 8006a4e:	f7fc f8e1 	bl	8002c14 <node_id_get>
 8006a52:	4603      	mov	r3, r0
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a54:	461c      	mov	r4, r3
        (unsigned long)(HAL_GetTick() / 1000),
 8006a56:	f000 ff17 	bl	8007888 <HAL_GetTick>
 8006a5a:	4603      	mov	r3, r0
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a5c:	4a15      	ldr	r2, [pc, #84]	@ (8006ab4 <http_handle_info_json+0x94>)
 8006a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a62:	099b      	lsrs	r3, r3, #6
        ip[0], ip[1], ip[2], ip[3],
 8006a64:	7b3a      	ldrb	r2, [r7, #12]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a66:	4611      	mov	r1, r2
        ip[0], ip[1], ip[2], ip[3],
 8006a68:	7b7a      	ldrb	r2, [r7, #13]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a6a:	4610      	mov	r0, r2
        ip[0], ip[1], ip[2], ip[3],
 8006a6c:	7bba      	ldrb	r2, [r7, #14]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a6e:	4615      	mov	r5, r2
        ip[0], ip[1], ip[2], ip[3],
 8006a70:	7bfa      	ldrb	r2, [r7, #15]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a72:	4616      	mov	r6, r2
        cfg->device_name);
 8006a74:	69fa      	ldr	r2, [r7, #28]
    int len = snprintf(json_buf, JSON_BUF_SIZE,
 8006a76:	9206      	str	r2, [sp, #24]
 8006a78:	9605      	str	r6, [sp, #20]
 8006a7a:	9504      	str	r5, [sp, #16]
 8006a7c:	9003      	str	r0, [sp, #12]
 8006a7e:	9102      	str	r1, [sp, #8]
 8006a80:	9301      	str	r3, [sp, #4]
 8006a82:	9400      	str	r4, [sp, #0]
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	4a0c      	ldr	r2, [pc, #48]	@ (8006ab8 <http_handle_info_json+0x98>)
 8006a88:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006a8c:	480b      	ldr	r0, [pc, #44]	@ (8006abc <http_handle_info_json+0x9c>)
 8006a8e:	f00b fa07 	bl	8011ea0 <sniprintf>
 8006a92:	6138      	str	r0, [r7, #16]

    http_serve_json(c, json_buf, len);
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	4908      	ldr	r1, [pc, #32]	@ (8006abc <http_handle_info_json+0x9c>)
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f7ff f943 	bl	8005d28 <http_serve_json>
}
 8006aa2:	bf00      	nop
 8006aa4:	3724      	adds	r7, #36	@ 0x24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	08013684 	.word	0x08013684
 8006ab0:	0801368c 	.word	0x0801368c
 8006ab4:	10624dd3 	.word	0x10624dd3
 8006ab8:	08013694 	.word	0x08013694
 8006abc:	200039fc 	.word	0x200039fc

08006ac0 <http_handle_app_control>:

static void http_handle_app_control(http_conn_t *c)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
    /* Parse /app/N/start or /app/N/stop */
    if (strlen(c->uri) < 7) { http_serve_404(c); return; }
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7f9 fbee 	bl	80002b0 <strlen>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b06      	cmp	r3, #6
 8006ad8:	d803      	bhi.n	8006ae2 <http_handle_app_control+0x22>
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7ff f96a 	bl	8005db4 <http_serve_404>
 8006ae0:	e035      	b.n	8006b4e <http_handle_app_control+0x8e>

    uint8_t slot = c->uri[5] - '0';
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 340a 	ldrb.w	r3, [r3, #1034]	@ 0x40a
 8006ae8:	3b30      	subs	r3, #48	@ 0x30
 8006aea:	73fb      	strb	r3, [r7, #15]
    if (slot >= NUM_APPS) { http_serve_json_ok(c, false); return; }
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
 8006aee:	2b03      	cmp	r3, #3
 8006af0:	d904      	bls.n	8006afc <http_handle_app_control+0x3c>
 8006af2:	2100      	movs	r1, #0
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f7ff f937 	bl	8005d68 <http_serve_json_ok>
 8006afa:	e028      	b.n	8006b4e <http_handle_app_control+0x8e>

    if (strstr(c->uri, "/start")) {
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8006b02:	4914      	ldr	r1, [pc, #80]	@ (8006b54 <http_handle_app_control+0x94>)
 8006b04:	4618      	mov	r0, r3
 8006b06:	f00b fa79 	bl	8011ffc <strstr>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d008      	beq.n	8006b22 <http_handle_app_control+0x62>
        app_start(slot);
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7fa f860 	bl	8000bd8 <app_start>
        http_serve_json_ok(c, true);
 8006b18:	2101      	movs	r1, #1
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f7ff f924 	bl	8005d68 <http_serve_json_ok>
 8006b20:	e015      	b.n	8006b4e <http_handle_app_control+0x8e>
    } else if (strstr(c->uri, "/stop")) {
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8006b28:	490b      	ldr	r1, [pc, #44]	@ (8006b58 <http_handle_app_control+0x98>)
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f00b fa66 	bl	8011ffc <strstr>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d008      	beq.n	8006b48 <http_handle_app_control+0x88>
        app_stop(slot);
 8006b36:	7bfb      	ldrb	r3, [r7, #15]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f7fa f87b 	bl	8000c34 <app_stop>
        http_serve_json_ok(c, true);
 8006b3e:	2101      	movs	r1, #1
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f7ff f911 	bl	8005d68 <http_serve_json_ok>
 8006b46:	e002      	b.n	8006b4e <http_handle_app_control+0x8e>
    } else {
        http_serve_404(c);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f7ff f933 	bl	8005db4 <http_serve_404>
    }
}
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	08013710 	.word	0x08013710
 8006b58:	08013718 	.word	0x08013718

08006b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006b5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006b94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006b60:	f7fd fc28 	bl	80043b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006b64:	480c      	ldr	r0, [pc, #48]	@ (8006b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006b66:	490d      	ldr	r1, [pc, #52]	@ (8006b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006b68:	4a0d      	ldr	r2, [pc, #52]	@ (8006ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006b6c:	e002      	b.n	8006b74 <LoopCopyDataInit>

08006b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006b72:	3304      	adds	r3, #4

08006b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006b78:	d3f9      	bcc.n	8006b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8006ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006b7c:	4c0a      	ldr	r4, [pc, #40]	@ (8006ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006b80:	e001      	b.n	8006b86 <LoopFillZerobss>

08006b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006b84:	3204      	adds	r2, #4

08006b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006b88:	d3fb      	bcc.n	8006b82 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006b8a:	f00b fa63 	bl	8012054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006b8e:	f7fb fc47 	bl	8002420 <main>
  bx  lr    
 8006b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006b94:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8006b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006b9c:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8006ba0:	08017420 	.word	0x08017420
  ldr r2, =_sbss
 8006ba4:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8006ba8:	20005f4c 	.word	0x20005f4c

08006bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006bac:	e7fe      	b.n	8006bac <ADC_IRQHandler>

08006bae <ST7735_Init>:



void ST7735_Init(LCD_HandleTypeDef* dev, uint16_t w, uint16_t h, SPI_HandleTypeDef* spi, GPIO_TypeDef* csPort, uint16_t csPin,
  			GPIO_TypeDef* dcPort, uint16_t dcPin, GPIO_TypeDef* rstPort, uint16_t rstPin, uint8_t rotation,
  			uint8_t tabcolor, bool finishInit){
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b084      	sub	sp, #16
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
 8006bb6:	607b      	str	r3, [r7, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	817b      	strh	r3, [r7, #10]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	813b      	strh	r3, [r7, #8]

  	//From "init" section:
  	dev->hspi = spi;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	601a      	str	r2, [r3, #0]
  	dev->csPort = csPort;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	69ba      	ldr	r2, [r7, #24]
 8006bca:	609a      	str	r2, [r3, #8]
  	dev->csPin = csPin;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	8bba      	ldrh	r2, [r7, #28]
 8006bd0:	819a      	strh	r2, [r3, #12]
  	dev->dcPort = dcPort;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6a3a      	ldr	r2, [r7, #32]
 8006bd6:	611a      	str	r2, [r3, #16]
  	dev->dcPin = dcPin;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006bdc:	829a      	strh	r2, [r3, #20]
  	dev->rstPort = rstPort;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006be2:	619a      	str	r2, [r3, #24]
  	dev->rstPin = rstPin;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006be8:	839a      	strh	r2, [r3, #28]

  	dev->rotation = rotation;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8006bf0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  	dev->tabColor = tabcolor;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8006bfa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  	dev->textColor = BLACK;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	869a      	strh	r2, [r3, #52]	@ 0x34
  	dev->textBgColor = BLACK;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	86da      	strh	r2, [r3, #54]	@ 0x36

  	dev->dmaWriteActive = 0;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	711a      	strb	r2, [r3, #4]

  	if(finishInit){
 8006c10:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d004      	beq.n	8006c22 <ST7735_Init+0x74>
  		ST7735_Start(dev, 500);
 8006c18:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f804 	bl	8006c2a <ST7735_Start>
  	}else{
  		//Before the display is ready for use, the the calling program will need
  		//to delay for several ms, then call ST7735_Start().
  	}
}
 8006c22:	bf00      	nop
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <ST7735_Start>:

void ST7735_Start(LCD_HandleTypeDef* dev, uint32_t preDelay){
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b082      	sub	sp, #8
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
 8006c32:	6039      	str	r1, [r7, #0]
  	HAL_Delay(preDelay);
 8006c34:	6838      	ldr	r0, [r7, #0]
 8006c36:	f000 fe33 	bl	80078a0 <HAL_Delay>

  	ST7735_Select(dev);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f924 	bl	8006e88 <ST7735_Select>
  	if(dev->tabColor == INITB_NOOPTIONS){
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006c46:	2bff      	cmp	r3, #255	@ 0xff
 8006c48:	d103      	bne.n	8006c52 <ST7735_Start+0x28>
  		ST7735_InitB(dev);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f80c 	bl	8006c68 <ST7735_InitB>
 8006c50:	e002      	b.n	8006c58 <ST7735_Start+0x2e>
  	}else{
  		ST7735_InitR(dev);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f81a 	bl	8006c8c <ST7735_InitR>
  	}
  	ST7735_Unselect(dev);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f925 	bl	8006ea8 <ST7735_Unselect>
}
 8006c5e:	bf00      	nop
 8006c60:	3708      	adds	r7, #8
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
	...

08006c68 <ST7735_InitB>:

void ST7735_InitB(LCD_HandleTypeDef* dev){
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
	ST7735_DisplayInit(dev, Bcmd);
 8006c70:	4905      	ldr	r1, [pc, #20]	@ (8006c88 <ST7735_InitB+0x20>)
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f8bc 	bl	8006df0 <ST7735_DisplayInit>
	ST7735_SetRotation(dev, 0);
 8006c78:	2100      	movs	r1, #0
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f9a4 	bl	8006fc8 <ST7735_SetRotation>
}
 8006c80:	bf00      	nop
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	08017198 	.word	0x08017198

08006c8c <ST7735_InitR>:

void ST7735_InitR(LCD_HandleTypeDef* dev){
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
	ST7735_DisplayInit(dev, Rcmd1);
 8006c94:	494f      	ldr	r1, [pc, #316]	@ (8006dd4 <ST7735_InitR+0x148>)
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f8aa 	bl	8006df0 <ST7735_DisplayInit>
	if (dev->tabColor == INITR_GREENTAB) {
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10c      	bne.n	8006cc0 <ST7735_InitR+0x34>
		ST7735_DisplayInit(dev, Rcmd2green);
 8006ca6:	494c      	ldr	r1, [pc, #304]	@ (8006dd8 <ST7735_InitR+0x14c>)
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 f8a1 	bl	8006df0 <ST7735_DisplayInit>
		dev->colstart = 2;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2202      	movs	r2, #2
 8006cb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->rowstart = 1;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8006cbe:	e058      	b.n	8006d72 <ST7735_InitR+0xe6>
	} else if ((dev->tabColor == INITR_144GREENTAB) || (dev->tabColor == INITR_HALLOWING)) {
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d004      	beq.n	8006cd4 <ST7735_InitR+0x48>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006cd0:	2b05      	cmp	r3, #5
 8006cd2:	d112      	bne.n	8006cfa <ST7735_InitR+0x6e>
		dev->height = ST7735_TFTHEIGHT_128;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2280      	movs	r2, #128	@ 0x80
 8006cd8:	841a      	strh	r2, [r3, #32]
		dev->width = ST7735_TFTWIDTH_128;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2280      	movs	r2, #128	@ 0x80
 8006cde:	83da      	strh	r2, [r3, #30]
		ST7735_DisplayInit(dev, Rcmd2green144);
 8006ce0:	493e      	ldr	r1, [pc, #248]	@ (8006ddc <ST7735_InitR+0x150>)
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 f884 	bl	8006df0 <ST7735_DisplayInit>
		dev->colstart = 2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->rowstart = 3; // For default rotation 0
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2203      	movs	r2, #3
 8006cf4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8006cf8:	e03b      	b.n	8006d72 <ST7735_InitR+0xe6>
	} else if (dev->tabColor == INITR_MINI160x80) {
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	d112      	bne.n	8006d2a <ST7735_InitR+0x9e>
		dev->height = ST7735_TFTWIDTH_80;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2250      	movs	r2, #80	@ 0x50
 8006d08:	841a      	strh	r2, [r3, #32]
		dev->width = ST7735_TFTHEIGHT_160;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	22a0      	movs	r2, #160	@ 0xa0
 8006d0e:	83da      	strh	r2, [r3, #30]
		ST7735_DisplayInit(dev, Rcmd2green160x80);
 8006d10:	4933      	ldr	r1, [pc, #204]	@ (8006de0 <ST7735_InitR+0x154>)
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f86c 	bl	8006df0 <ST7735_DisplayInit>
		dev->colstart = 24;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2218      	movs	r2, #24
 8006d1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->rowstart = 0;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8006d28:	e023      	b.n	8006d72 <ST7735_InitR+0xe6>
	} else if (dev->tabColor == INITR_MINI160x80_PLUGIN) {
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d30:	2b06      	cmp	r3, #6
 8006d32:	d11a      	bne.n	8006d6a <ST7735_InitR+0xde>
		dev->height = ST7735_TFTWIDTH_80;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2250      	movs	r2, #80	@ 0x50
 8006d38:	841a      	strh	r2, [r3, #32]
		dev->width = ST7735_TFTHEIGHT_160;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	22a0      	movs	r2, #160	@ 0xa0
 8006d3e:	83da      	strh	r2, [r3, #30]
		ST7735_DisplayInit(dev, Rcmd2green160x80plugin);
 8006d40:	4928      	ldr	r1, [pc, #160]	@ (8006de4 <ST7735_InitR+0x158>)
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f854 	bl	8006df0 <ST7735_DisplayInit>
		dev->colstart = 26;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	221a      	movs	r2, #26
 8006d4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->rowstart = 1;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		dev->invertOnCmd = ST7735_INVOFF;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		dev->invertOffCmd = ST7735_INVON;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2221      	movs	r2, #33	@ 0x21
 8006d64:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8006d68:	e003      	b.n	8006d72 <ST7735_InitR+0xe6>
	} else {
		// colstart, rowstart left at default '0' values
		ST7735_DisplayInit(dev, Rcmd2red);
 8006d6a:	491f      	ldr	r1, [pc, #124]	@ (8006de8 <ST7735_InitR+0x15c>)
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f83f 	bl	8006df0 <ST7735_DisplayInit>
	}
	ST7735_DisplayInit(dev, Rcmd3);
 8006d72:	491e      	ldr	r1, [pc, #120]	@ (8006dec <ST7735_InitR+0x160>)
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 f83b 	bl	8006df0 <ST7735_DisplayInit>

	// Black tab, change MADCTL color filter
	if ((dev->tabColor == INITR_BLACKTAB) || (dev->tabColor == INITR_MINI160x80)){// || (dev->tabColor == INITR_MINI160x80_PLUGIN)) {
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d004      	beq.n	8006d8e <ST7735_InitR+0x102>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d8a:	2b04      	cmp	r3, #4
 8006d8c:	d10c      	bne.n	8006da8 <ST7735_InitR+0x11c>
		uint8_t data = 0xC0;
 8006d8e:	23c0      	movs	r3, #192	@ 0xc0
 8006d90:	73fb      	strb	r3, [r7, #15]
		ST7735_WriteCommand(dev, ST7735_MADCTL);
 8006d92:	2136      	movs	r1, #54	@ 0x36
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f897 	bl	8006ec8 <ST7735_WriteCommand>
		ST7735_WriteData(dev, &data, 1);
 8006d9a:	f107 030f 	add.w	r3, r7, #15
 8006d9e:	2201      	movs	r2, #1
 8006da0:	4619      	mov	r1, r3
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f8aa 	bl	8006efc <ST7735_WriteData>
	}

	if (dev->tabColor == INITR_HALLOWING) {
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006dae:	2b05      	cmp	r3, #5
 8006db0:	d108      	bne.n	8006dc4 <ST7735_InitR+0x138>
		// Hallowing is simply a 1.44" green tab upside-down:
		dev->tabColor = INITR_144GREENTAB;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		ST7735_SetRotation(dev, 2);
 8006dba:	2102      	movs	r1, #2
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 f903 	bl	8006fc8 <ST7735_SetRotation>
	} else {
		//_tabColor = options;
		ST7735_SetRotation(dev, 0);
	}

}
 8006dc2:	e003      	b.n	8006dcc <ST7735_InitR+0x140>
		ST7735_SetRotation(dev, 0);
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f8fe 	bl	8006fc8 <ST7735_SetRotation>
}
 8006dcc:	bf00      	nop
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	08017200 	.word	0x08017200
 8006dd8:	0801723c 	.word	0x0801723c
 8006ddc:	0801725c 	.word	0x0801725c
 8006de0:	0801726c 	.word	0x0801726c
 8006de4:	0801727c 	.word	0x0801727c
 8006de8:	0801724c 	.word	0x0801724c
 8006dec:	0801728c 	.word	0x0801728c

08006df0 <ST7735_DisplayInit>:

void ST7735_DisplayInit(LCD_HandleTypeDef* dev, const uint8_t *addr){
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
    uint8_t numCommands, numArgs;
	uint16_t ms;

	numCommands = *addr++;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	1c5a      	adds	r2, r3, #1
 8006dfe:	603a      	str	r2, [r7, #0]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	73fb      	strb	r3, [r7, #15]
	while(numCommands--) {
 8006e04:	e036      	b.n	8006e74 <ST7735_DisplayInit+0x84>
		uint8_t cmd = *addr++;
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	603a      	str	r2, [r7, #0]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	72fb      	strb	r3, [r7, #11]
		ST7735_WriteCommand(dev, cmd);
 8006e10:	7afb      	ldrb	r3, [r7, #11]
 8006e12:	4619      	mov	r1, r3
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 f857 	bl	8006ec8 <ST7735_WriteCommand>

		numArgs = *addr++;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	1c5a      	adds	r2, r3, #1
 8006e1e:	603a      	str	r2, [r7, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	72bb      	strb	r3, [r7, #10]
		// If high bit set, delay follows args
		ms = numArgs & ST_CMD_DELAY;
 8006e24:	7abb      	ldrb	r3, [r7, #10]
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2c:	81bb      	strh	r3, [r7, #12]
		numArgs &= ~ST_CMD_DELAY;
 8006e2e:	7abb      	ldrb	r3, [r7, #10]
 8006e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e34:	72bb      	strb	r3, [r7, #10]
		if(numArgs) {
 8006e36:	7abb      	ldrb	r3, [r7, #10]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d009      	beq.n	8006e50 <ST7735_DisplayInit+0x60>
			ST7735_WriteData(dev, (uint8_t*)addr, numArgs);
 8006e3c:	7abb      	ldrb	r3, [r7, #10]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	6839      	ldr	r1, [r7, #0]
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f85a 	bl	8006efc <ST7735_WriteData>
			addr += numArgs;
 8006e48:	7abb      	ldrb	r3, [r7, #10]
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	603b      	str	r3, [r7, #0]
		}

		if(ms) {
 8006e50:	89bb      	ldrh	r3, [r7, #12]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00e      	beq.n	8006e74 <ST7735_DisplayInit+0x84>
			ms = *addr++;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	603a      	str	r2, [r7, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	81bb      	strh	r3, [r7, #12]
			if(ms == 255) ms = 500;
 8006e60:	89bb      	ldrh	r3, [r7, #12]
 8006e62:	2bff      	cmp	r3, #255	@ 0xff
 8006e64:	d102      	bne.n	8006e6c <ST7735_DisplayInit+0x7c>
 8006e66:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8006e6a:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(ms);
 8006e6c:	89bb      	ldrh	r3, [r7, #12]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 fd16 	bl	80078a0 <HAL_Delay>
	while(numCommands--) {
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	1e5a      	subs	r2, r3, #1
 8006e78:	73fa      	strb	r2, [r7, #15]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1c3      	bne.n	8006e06 <ST7735_DisplayInit+0x16>
		}
	}
}
 8006e7e:	bf00      	nop
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <ST7735_Select>:
	ST7735_Select(dev);
	ST7735_WriteCommand(dev, ST7735_DISPOFF);
	ST7735_Unselect(dev);
}

void ST7735_Select(LCD_HandleTypeDef* dev){
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6898      	ldr	r0, [r3, #8]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	899b      	ldrh	r3, [r3, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	f002 f970 	bl	8009180 <HAL_GPIO_WritePin>
}
 8006ea0:	bf00      	nop
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <ST7735_Unselect>:

void ST7735_Unselect(LCD_HandleTypeDef* dev){
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6898      	ldr	r0, [r3, #8]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	899b      	ldrh	r3, [r3, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	4619      	mov	r1, r3
 8006ebc:	f002 f960 	bl	8009180 <HAL_GPIO_WritePin>
}
 8006ec0:	bf00      	nop
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <ST7735_WriteCommand>:
	HAL_Delay(1);
	HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
	HAL_Delay(7);
}

void ST7735_WriteCommand(LCD_HandleTypeDef* dev, uint8_t cmd){
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	70fb      	strb	r3, [r7, #3]
	//while(dev->dmaWriteActive != 0);
	HAL_GPIO_WritePin(dev->dcPort, dev->dcPin, GPIO_PIN_RESET);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6918      	ldr	r0, [r3, #16]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	8a9b      	ldrh	r3, [r3, #20]
 8006edc:	2200      	movs	r2, #0
 8006ede:	4619      	mov	r1, r3
 8006ee0:	f002 f94e 	bl	8009180 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->hspi, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	1cf9      	adds	r1, r7, #3
 8006eea:	f04f 33ff 	mov.w	r3, #4294967295
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f004 fb95 	bl	800b61e <HAL_SPI_Transmit>
}
 8006ef4:	bf00      	nop
 8006ef6:	3708      	adds	r7, #8
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <ST7735_WriteData>:

void ST7735_WriteData(LCD_HandleTypeDef* dev, uint8_t* buff, size_t buff_size){
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
	//while(dev->dmaWriteActive != 0);
	HAL_GPIO_WritePin(dev->dcPort, dev->dcPin, GPIO_PIN_SET);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6918      	ldr	r0, [r3, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8a9b      	ldrh	r3, [r3, #20]
 8006f10:	2201      	movs	r2, #1
 8006f12:	4619      	mov	r1, r3
 8006f14:	f002 f934 	bl	8009180 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->hspi, buff, buff_size, HAL_MAX_DELAY);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	f04f 33ff 	mov.w	r3, #4294967295
 8006f24:	68b9      	ldr	r1, [r7, #8]
 8006f26:	f004 fb7a 	bl	800b61e <HAL_SPI_Transmit>
}
 8006f2a:	bf00      	nop
 8006f2c:	3710      	adds	r7, #16
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <ST7735_SetAddressWindow>:
}



void ST7735_SetAddressWindow(LCD_HandleTypeDef* dev, uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b084      	sub	sp, #16
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
 8006f3a:	4608      	mov	r0, r1
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	461a      	mov	r2, r3
 8006f40:	4603      	mov	r3, r0
 8006f42:	70fb      	strb	r3, [r7, #3]
 8006f44:	460b      	mov	r3, r1
 8006f46:	70bb      	strb	r3, [r7, #2]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	707b      	strb	r3, [r7, #1]
    // column address set
    ST7735_WriteCommand(dev, ST7735_CASET);
 8006f4c:	212a      	movs	r1, #42	@ 0x2a
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7ff ffba 	bl	8006ec8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + dev->xstart, 0x00, x1 + dev->xstart };
 8006f54:	2300      	movs	r3, #0
 8006f56:	733b      	strb	r3, [r7, #12]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	4413      	add	r3, r2
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	737b      	strb	r3, [r7, #13]
 8006f66:	2300      	movs	r3, #0
 8006f68:	73bb      	strb	r3, [r7, #14]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8006f70:	787b      	ldrb	r3, [r7, #1]
 8006f72:	4413      	add	r3, r2
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(dev, data, sizeof(data));
 8006f78:	f107 030c 	add.w	r3, r7, #12
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f7ff ffbb 	bl	8006efc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(dev, ST7735_RASET);
 8006f86:	212b      	movs	r1, #43	@ 0x2b
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f7ff ff9d 	bl	8006ec8 <ST7735_WriteCommand>
    data[1] = y0 + dev->ystart;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8006f94:	78bb      	ldrb	r3, [r7, #2]
 8006f96:	4413      	add	r3, r2
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + dev->ystart;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8006fa2:	7e3b      	ldrb	r3, [r7, #24]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(dev, data, sizeof(data));
 8006faa:	f107 030c 	add.w	r3, r7, #12
 8006fae:	2204      	movs	r2, #4
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7ff ffa2 	bl	8006efc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(dev, ST7735_RAMWR);
 8006fb8:	212c      	movs	r1, #44	@ 0x2c
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7ff ff84 	bl	8006ec8 <ST7735_WriteCommand>
}
 8006fc0:	bf00      	nop
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <ST7735_SetRotation>:



void ST7735_SetRotation(LCD_HandleTypeDef* dev, uint8_t m){
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	70fb      	strb	r3, [r7, #3]
	uint8_t madctl = 0;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	73fb      	strb	r3, [r7, #15]
	dev->rotation = m % 4; // can't be higher than 3
 8006fd8:	78fb      	ldrb	r3, [r7, #3]
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	b2da      	uxtb	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

	switch (dev->rotation){
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	f200 8107 	bhi.w	8007200 <ST7735_SetRotation+0x238>
 8006ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff8 <ST7735_SetRotation+0x30>)
 8006ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff8:	08007009 	.word	0x08007009
 8006ffc:	08007087 	.word	0x08007087
 8007000:	08007105 	.word	0x08007105
 8007004:	08007183 	.word	0x08007183
	case 0:
//======
		if ((dev->tabColor == INITR_BLACKTAB) || (dev->tabColor == INITR_MINI160x80)) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800700e:	2b02      	cmp	r3, #2
 8007010:	d004      	beq.n	800701c <ST7735_SetRotation+0x54>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007018:	2b04      	cmp	r3, #4
 800701a:	d102      	bne.n	8007022 <ST7735_SetRotation+0x5a>
			madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 800701c:	23c0      	movs	r3, #192	@ 0xc0
 800701e:	73fb      	strb	r3, [r7, #15]
 8007020:	e001      	b.n	8007026 <ST7735_SetRotation+0x5e>
		} else {
			madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
 8007022:	23c8      	movs	r3, #200	@ 0xc8
 8007024:	73fb      	strb	r3, [r7, #15]
		}

		if (dev->tabColor == INITR_144GREENTAB) {
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800702c:	2b01      	cmp	r3, #1
 800702e:	d106      	bne.n	800703e <ST7735_SetRotation+0x76>
			dev->height = ST7735_TFTHEIGHT_128;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2280      	movs	r2, #128	@ 0x80
 8007034:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_128;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2280      	movs	r2, #128	@ 0x80
 800703a:	83da      	strh	r2, [r3, #30]
 800703c:	e016      	b.n	800706c <ST7735_SetRotation+0xa4>
		} else if (dev->tabColor == INITR_MINI160x80 ||
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007044:	2b04      	cmp	r3, #4
 8007046:	d004      	beq.n	8007052 <ST7735_SetRotation+0x8a>
				dev->tabColor == INITR_MINI160x80_PLUGIN) {
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
		} else if (dev->tabColor == INITR_MINI160x80 ||
 800704e:	2b06      	cmp	r3, #6
 8007050:	d106      	bne.n	8007060 <ST7735_SetRotation+0x98>
			dev->height = ST7735_TFTHEIGHT_160;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	22a0      	movs	r2, #160	@ 0xa0
 8007056:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_80;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2250      	movs	r2, #80	@ 0x50
 800705c:	83da      	strh	r2, [r3, #30]
 800705e:	e005      	b.n	800706c <ST7735_SetRotation+0xa4>
		} else {
			dev->height = ST7735_TFTHEIGHT_160;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	22a0      	movs	r2, #160	@ 0xa0
 8007064:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_128;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2280      	movs	r2, #128	@ 0x80
 800706a:	83da      	strh	r2, [r3, #30]
		}
		dev->xstart = dev->colstart;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		dev->ystart = dev->rowstart;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		break;
 8007084:	e0bc      	b.n	8007200 <ST7735_SetRotation+0x238>
	case 1:
		if ((dev->tabColor == INITR_BLACKTAB) || (dev->tabColor == INITR_MINI160x80)) {
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800708c:	2b02      	cmp	r3, #2
 800708e:	d004      	beq.n	800709a <ST7735_SetRotation+0xd2>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007096:	2b04      	cmp	r3, #4
 8007098:	d102      	bne.n	80070a0 <ST7735_SetRotation+0xd8>
			madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800709a:	23a0      	movs	r3, #160	@ 0xa0
 800709c:	73fb      	strb	r3, [r7, #15]
 800709e:	e001      	b.n	80070a4 <ST7735_SetRotation+0xdc>
		} else {
			madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
 80070a0:	23a8      	movs	r3, #168	@ 0xa8
 80070a2:	73fb      	strb	r3, [r7, #15]
		}

		if (dev->tabColor == INITR_144GREENTAB) {
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d106      	bne.n	80070bc <ST7735_SetRotation+0xf4>
			dev->width = ST7735_TFTHEIGHT_128;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2280      	movs	r2, #128	@ 0x80
 80070b2:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_128;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2280      	movs	r2, #128	@ 0x80
 80070b8:	841a      	strh	r2, [r3, #32]
 80070ba:	e016      	b.n	80070ea <ST7735_SetRotation+0x122>
		} else if (dev->tabColor == INITR_MINI160x80 ||
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d004      	beq.n	80070d0 <ST7735_SetRotation+0x108>
				dev->tabColor == INITR_MINI160x80_PLUGIN) {
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
		} else if (dev->tabColor == INITR_MINI160x80 ||
 80070cc:	2b06      	cmp	r3, #6
 80070ce:	d106      	bne.n	80070de <ST7735_SetRotation+0x116>
			dev->width = ST7735_TFTHEIGHT_160;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	22a0      	movs	r2, #160	@ 0xa0
 80070d4:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_80;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2250      	movs	r2, #80	@ 0x50
 80070da:	841a      	strh	r2, [r3, #32]
 80070dc:	e005      	b.n	80070ea <ST7735_SetRotation+0x122>
		} else {
			dev->width = ST7735_TFTHEIGHT_160;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	22a0      	movs	r2, #160	@ 0xa0
 80070e2:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_128;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2280      	movs	r2, #128	@ 0x80
 80070e8:	841a      	strh	r2, [r3, #32]
		}
		dev->ystart = dev->colstart;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		dev->xstart = dev->rowstart;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		break;
 8007102:	e07d      	b.n	8007200 <ST7735_SetRotation+0x238>
	case 2:
		if ((dev->tabColor == INITR_BLACKTAB) || (dev->tabColor == INITR_MINI160x80)) {
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800710a:	2b02      	cmp	r3, #2
 800710c:	d004      	beq.n	8007118 <ST7735_SetRotation+0x150>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007114:	2b04      	cmp	r3, #4
 8007116:	d102      	bne.n	800711e <ST7735_SetRotation+0x156>
			madctl = ST7735_MADCTL_RGB;
 8007118:	2300      	movs	r3, #0
 800711a:	73fb      	strb	r3, [r7, #15]
 800711c:	e001      	b.n	8007122 <ST7735_SetRotation+0x15a>
		} else {
			madctl = ST7735_MADCTL_BGR;
 800711e:	2308      	movs	r3, #8
 8007120:	73fb      	strb	r3, [r7, #15]
		}

		if (dev->tabColor == INITR_144GREENTAB) {
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007128:	2b01      	cmp	r3, #1
 800712a:	d106      	bne.n	800713a <ST7735_SetRotation+0x172>
			dev->height = ST7735_TFTHEIGHT_128;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2280      	movs	r2, #128	@ 0x80
 8007130:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_128;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2280      	movs	r2, #128	@ 0x80
 8007136:	83da      	strh	r2, [r3, #30]
 8007138:	e016      	b.n	8007168 <ST7735_SetRotation+0x1a0>
		} else if (dev->tabColor == INITR_MINI160x80 ||
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007140:	2b04      	cmp	r3, #4
 8007142:	d004      	beq.n	800714e <ST7735_SetRotation+0x186>
				dev->tabColor == INITR_MINI160x80_PLUGIN) {
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
		} else if (dev->tabColor == INITR_MINI160x80 ||
 800714a:	2b06      	cmp	r3, #6
 800714c:	d106      	bne.n	800715c <ST7735_SetRotation+0x194>
			dev->height = ST7735_TFTHEIGHT_160;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	22a0      	movs	r2, #160	@ 0xa0
 8007152:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_80;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2250      	movs	r2, #80	@ 0x50
 8007158:	83da      	strh	r2, [r3, #30]
 800715a:	e005      	b.n	8007168 <ST7735_SetRotation+0x1a0>
		} else {
			dev->height = ST7735_TFTHEIGHT_160;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	22a0      	movs	r2, #160	@ 0xa0
 8007160:	841a      	strh	r2, [r3, #32]
			dev->width = ST7735_TFTWIDTH_128;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2280      	movs	r2, #128	@ 0x80
 8007166:	83da      	strh	r2, [r3, #30]
		}
		dev->xstart = dev->colstart;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		dev->ystart = dev->rowstart;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		break;
 8007180:	e03e      	b.n	8007200 <ST7735_SetRotation+0x238>
	case 3:
		if ((dev->tabColor == INITR_BLACKTAB) || (dev->tabColor == INITR_MINI160x80)) {
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007188:	2b02      	cmp	r3, #2
 800718a:	d004      	beq.n	8007196 <ST7735_SetRotation+0x1ce>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007192:	2b04      	cmp	r3, #4
 8007194:	d102      	bne.n	800719c <ST7735_SetRotation+0x1d4>
			madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8007196:	2360      	movs	r3, #96	@ 0x60
 8007198:	73fb      	strb	r3, [r7, #15]
 800719a:	e001      	b.n	80071a0 <ST7735_SetRotation+0x1d8>
		} else {
			madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
 800719c:	2368      	movs	r3, #104	@ 0x68
 800719e:	73fb      	strb	r3, [r7, #15]
		}

		if (dev->tabColor == INITR_144GREENTAB) {
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d106      	bne.n	80071b8 <ST7735_SetRotation+0x1f0>
			dev->width = ST7735_TFTHEIGHT_128;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2280      	movs	r2, #128	@ 0x80
 80071ae:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_128;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2280      	movs	r2, #128	@ 0x80
 80071b4:	841a      	strh	r2, [r3, #32]
 80071b6:	e016      	b.n	80071e6 <ST7735_SetRotation+0x21e>
		} else if (dev->tabColor == INITR_MINI160x80 ||
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80071be:	2b04      	cmp	r3, #4
 80071c0:	d004      	beq.n	80071cc <ST7735_SetRotation+0x204>
				dev->tabColor == INITR_MINI160x80_PLUGIN) {
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
		} else if (dev->tabColor == INITR_MINI160x80 ||
 80071c8:	2b06      	cmp	r3, #6
 80071ca:	d106      	bne.n	80071da <ST7735_SetRotation+0x212>
			dev->width = ST7735_TFTHEIGHT_160;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	22a0      	movs	r2, #160	@ 0xa0
 80071d0:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_80;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2250      	movs	r2, #80	@ 0x50
 80071d6:	841a      	strh	r2, [r3, #32]
 80071d8:	e005      	b.n	80071e6 <ST7735_SetRotation+0x21e>
		} else {
			dev->width = ST7735_TFTHEIGHT_160;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	22a0      	movs	r2, #160	@ 0xa0
 80071de:	83da      	strh	r2, [r3, #30]
			dev->height = ST7735_TFTWIDTH_128;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2280      	movs	r2, #128	@ 0x80
 80071e4:	841a      	strh	r2, [r3, #32]
		}
		dev->ystart = dev->colstart;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		dev->xstart = dev->rowstart;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		break;
 80071fe:	bf00      	nop
      dev->xstart = dev->rowStart;
#endif
    break;
*/
  }
  ST7735_Select(dev);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7ff fe41 	bl	8006e88 <ST7735_Select>
  ST7735_WriteCommand(dev, ST7735_MADCTL);
 8007206:	2136      	movs	r1, #54	@ 0x36
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7ff fe5d 	bl	8006ec8 <ST7735_WriteCommand>
  ST7735_WriteData(dev, &madctl,1);
 800720e:	f107 030f 	add.w	r3, r7, #15
 8007212:	2201      	movs	r2, #1
 8007214:	4619      	mov	r1, r3
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7ff fe70 	bl	8006efc <ST7735_WriteData>
  ST7735_Unselect(dev);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f7ff fe43 	bl	8006ea8 <ST7735_Unselect>
}
 8007222:	bf00      	nop
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop

0800722c <ST7735_DrawPixel>:

void ST7735_DrawPixel(LCD_HandleTypeDef* dev, uint16_t x, uint16_t y, uint16_t color) {
 800722c:	b580      	push	{r7, lr}
 800722e:	b088      	sub	sp, #32
 8007230:	af02      	add	r7, sp, #8
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	4608      	mov	r0, r1
 8007236:	4611      	mov	r1, r2
 8007238:	461a      	mov	r2, r3
 800723a:	4603      	mov	r3, r0
 800723c:	817b      	strh	r3, [r7, #10]
 800723e:	460b      	mov	r3, r1
 8007240:	813b      	strh	r3, [r7, #8]
 8007242:	4613      	mov	r3, r2
 8007244:	80fb      	strh	r3, [r7, #6]
    if((x >= dev->width) || (y >= dev->height))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	8bdb      	ldrh	r3, [r3, #30]
 800724a:	897a      	ldrh	r2, [r7, #10]
 800724c:	429a      	cmp	r2, r3
 800724e:	d22b      	bcs.n	80072a8 <ST7735_DrawPixel+0x7c>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8c1b      	ldrh	r3, [r3, #32]
 8007254:	893a      	ldrh	r2, [r7, #8]
 8007256:	429a      	cmp	r2, r3
 8007258:	d226      	bcs.n	80072a8 <ST7735_DrawPixel+0x7c>
        return;

    ST7735_Select(dev);
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f7ff fe14 	bl	8006e88 <ST7735_Select>

    ST7735_SetAddressWindow(dev, x, y, x+1, y+1);
 8007260:	897b      	ldrh	r3, [r7, #10]
 8007262:	b2d9      	uxtb	r1, r3
 8007264:	893b      	ldrh	r3, [r7, #8]
 8007266:	b2da      	uxtb	r2, r3
 8007268:	897b      	ldrh	r3, [r7, #10]
 800726a:	b2db      	uxtb	r3, r3
 800726c:	3301      	adds	r3, #1
 800726e:	b2d8      	uxtb	r0, r3
 8007270:	893b      	ldrh	r3, [r7, #8]
 8007272:	b2db      	uxtb	r3, r3
 8007274:	3301      	adds	r3, #1
 8007276:	b2db      	uxtb	r3, r3
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	4603      	mov	r3, r0
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f7ff fe58 	bl	8006f32 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8007282:	88fb      	ldrh	r3, [r7, #6]
 8007284:	0a1b      	lsrs	r3, r3, #8
 8007286:	b29b      	uxth	r3, r3
 8007288:	b2db      	uxtb	r3, r3
 800728a:	753b      	strb	r3, [r7, #20]
 800728c:	88fb      	ldrh	r3, [r7, #6]
 800728e:	b2db      	uxtb	r3, r3
 8007290:	757b      	strb	r3, [r7, #21]
    //uint8_t data[] = { color & 0xFF, color >> 8 };
    ST7735_WriteData(dev, data, sizeof(data));
 8007292:	f107 0314 	add.w	r3, r7, #20
 8007296:	2202      	movs	r2, #2
 8007298:	4619      	mov	r1, r3
 800729a:	68f8      	ldr	r0, [r7, #12]
 800729c:	f7ff fe2e 	bl	8006efc <ST7735_WriteData>

    ST7735_Unselect(dev);
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f7ff fe01 	bl	8006ea8 <ST7735_Unselect>
 80072a6:	e000      	b.n	80072aa <ST7735_DrawPixel+0x7e>
        return;
 80072a8:	bf00      	nop
}
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <ST7735_DrawChar>:
            }
        }
    }
}
*/
void ST7735_DrawChar(LCD_HandleTypeDef* dev, char c){
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b088      	sub	sp, #32
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	460b      	mov	r3, r1
 80072ba:	70fb      	strb	r3, [r7, #3]
	// Character is assumed previously filtered by write() to eliminate
	// newlines, returns, non-printable characters, etc.  Calling
	// drawChar() directly with 'bad' characters of font may cause mayhem!

	c -= (uint8_t)pgm_read_byte(&dev->gfxFont->first);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c0:	3308      	adds	r3, #8
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	78fa      	ldrb	r2, [r7, #3]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	70fb      	strb	r3, [r7, #3]
	//GFXglyph *glyph = pgm_read_glyph_ptr(gfxFont, c);
	//
	//	inline GFXglyph *pgm_read_glyph_ptr(const GFXfont *gfxFont, uint8_t c) {
	//		return gfxFont->glyph + c;
	//	}
	GFXglyph *glyph = dev->gfxFont->glyph + c;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	78fb      	ldrb	r3, [r7, #3]
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	4413      	add	r3, r2
 80072d6:	617b      	str	r3, [r7, #20]

	uint8_t *bitmap = dev->gfxFont->bitmap;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	613b      	str	r3, [r7, #16]
	uint16_t x = dev->cursor_x;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80072e6:	81fb      	strh	r3, [r7, #14]
	uint16_t y = dev->cursor_y;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80072ee:	81bb      	strh	r3, [r7, #12]
	uint16_t bo = pgm_read_word(&glyph->bitmapOffset);
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	881b      	ldrh	r3, [r3, #0]
 80072f4:	83fb      	strh	r3, [r7, #30]
	uint8_t w = pgm_read_byte(&glyph->width), h = pgm_read_byte(&glyph->height);
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	3302      	adds	r3, #2
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	72fb      	strb	r3, [r7, #11]
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	3303      	adds	r3, #3
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	72bb      	strb	r3, [r7, #10]
	int8_t xo = pgm_read_byte(&glyph->xOffset),
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	3305      	adds	r3, #5
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	727b      	strb	r3, [r7, #9]
		   yo = pgm_read_byte(&glyph->yOffset);
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	3306      	adds	r3, #6
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	723b      	strb	r3, [r7, #8]
	uint8_t xx, yy, bits = 0, bit = 0;
 8007316:	2300      	movs	r3, #0
 8007318:	76fb      	strb	r3, [r7, #27]
 800731a:	2300      	movs	r3, #0
 800731c:	76bb      	strb	r3, [r7, #26]

	for (yy = 0; yy < h; yy++) {
 800731e:	2300      	movs	r3, #0
 8007320:	773b      	strb	r3, [r7, #28]
 8007322:	e055      	b.n	80073d0 <ST7735_DrawChar+0x120>
		for (xx = 0; xx < w; xx++) {
 8007324:	2300      	movs	r3, #0
 8007326:	777b      	strb	r3, [r7, #29]
 8007328:	e04b      	b.n	80073c2 <ST7735_DrawChar+0x112>
			if (!(bit++ & 7)) {
 800732a:	7ebb      	ldrb	r3, [r7, #26]
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	76ba      	strb	r2, [r7, #26]
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	2b00      	cmp	r3, #0
 8007336:	d107      	bne.n	8007348 <ST7735_DrawChar+0x98>
				bits = pgm_read_byte(&bitmap[bo++]);
 8007338:	8bfb      	ldrh	r3, [r7, #30]
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	83fa      	strh	r2, [r7, #30]
 800733e:	461a      	mov	r2, r3
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	4413      	add	r3, r2
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	76fb      	strb	r3, [r7, #27]
			}
			if(bits & 0x80){
 8007348:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800734c:	2b00      	cmp	r3, #0
 800734e:	da19      	bge.n	8007384 <ST7735_DrawChar+0xd4>
				ST7735_DrawPixel(dev, x + xo + xx, y + yo + yy, dev->textColor);
 8007350:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8007354:	b29a      	uxth	r2, r3
 8007356:	89fb      	ldrh	r3, [r7, #14]
 8007358:	4413      	add	r3, r2
 800735a:	b29a      	uxth	r2, r3
 800735c:	7f7b      	ldrb	r3, [r7, #29]
 800735e:	b29b      	uxth	r3, r3
 8007360:	4413      	add	r3, r2
 8007362:	b299      	uxth	r1, r3
 8007364:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8007368:	b29a      	uxth	r2, r3
 800736a:	89bb      	ldrh	r3, [r7, #12]
 800736c:	4413      	add	r3, r2
 800736e:	b29a      	uxth	r2, r3
 8007370:	7f3b      	ldrb	r3, [r7, #28]
 8007372:	b29b      	uxth	r3, r3
 8007374:	4413      	add	r3, r2
 8007376:	b29a      	uxth	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7ff ff55 	bl	800722c <ST7735_DrawPixel>
 8007382:	e018      	b.n	80073b6 <ST7735_DrawChar+0x106>
			}else{
				ST7735_DrawPixel(dev, x + xo + xx, y + yo + yy, dev->textBgColor);
 8007384:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8007388:	b29a      	uxth	r2, r3
 800738a:	89fb      	ldrh	r3, [r7, #14]
 800738c:	4413      	add	r3, r2
 800738e:	b29a      	uxth	r2, r3
 8007390:	7f7b      	ldrb	r3, [r7, #29]
 8007392:	b29b      	uxth	r3, r3
 8007394:	4413      	add	r3, r2
 8007396:	b299      	uxth	r1, r3
 8007398:	f997 3008 	ldrsb.w	r3, [r7, #8]
 800739c:	b29a      	uxth	r2, r3
 800739e:	89bb      	ldrh	r3, [r7, #12]
 80073a0:	4413      	add	r3, r2
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	7f3b      	ldrb	r3, [r7, #28]
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	4413      	add	r3, r2
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff ff3b 	bl	800722c <ST7735_DrawPixel>
			}
			bits <<= 1;
 80073b6:	7efb      	ldrb	r3, [r7, #27]
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	76fb      	strb	r3, [r7, #27]
		for (xx = 0; xx < w; xx++) {
 80073bc:	7f7b      	ldrb	r3, [r7, #29]
 80073be:	3301      	adds	r3, #1
 80073c0:	777b      	strb	r3, [r7, #29]
 80073c2:	7f7a      	ldrb	r2, [r7, #29]
 80073c4:	7afb      	ldrb	r3, [r7, #11]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d3af      	bcc.n	800732a <ST7735_DrawChar+0x7a>
	for (yy = 0; yy < h; yy++) {
 80073ca:	7f3b      	ldrb	r3, [r7, #28]
 80073cc:	3301      	adds	r3, #1
 80073ce:	773b      	strb	r3, [r7, #28]
 80073d0:	7f3a      	ldrb	r2, [r7, #28]
 80073d2:	7abb      	ldrb	r3, [r7, #10]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d3a5      	bcc.n	8007324 <ST7735_DrawChar+0x74>
		}
	}
}
 80073d8:	bf00      	nop
 80073da:	bf00      	nop
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <ST7735_WriteChar>:

uint8_t ST7735_WriteChar(LCD_HandleTypeDef* dev, char c){
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b086      	sub	sp, #24
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	70fb      	strb	r3, [r7, #3]
	if(!dev->gfxFont) return 0;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <ST7735_WriteChar+0x18>
 80073f6:	2300      	movs	r3, #0
 80073f8:	e076      	b.n	80074e8 <ST7735_WriteChar+0x106>

	if (c == '\n') {
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	2b0a      	cmp	r3, #10
 80073fe:	d110      	bne.n	8007422 <ST7735_WriteChar+0x40>
		dev->cursor_x = 0;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	849a      	strh	r2, [r3, #36]	@ 0x24
		dev->cursor_y += (uint8_t)pgm_read_byte(&dev->gfxFont->yAdvance);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800740c:	b29b      	uxth	r3, r3
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007412:	320c      	adds	r2, #12
 8007414:	7812      	ldrb	r2, [r2, #0]
 8007416:	4413      	add	r3, r2
 8007418:	b29b      	uxth	r3, r3
 800741a:	b21a      	sxth	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	84da      	strh	r2, [r3, #38]	@ 0x26
 8007420:	e061      	b.n	80074e6 <ST7735_WriteChar+0x104>
	} else if (c != '\r') {
 8007422:	78fb      	ldrb	r3, [r7, #3]
 8007424:	2b0d      	cmp	r3, #13
 8007426:	d05e      	beq.n	80074e6 <ST7735_WriteChar+0x104>
		uint8_t first = pgm_read_byte(&dev->gfxFont->first);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742c:	3308      	adds	r3, #8
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	75fb      	strb	r3, [r7, #23]
		if ((c >= first) && (c <= (uint8_t)pgm_read_byte(&dev->gfxFont->last))) {
 8007432:	78fa      	ldrb	r2, [r7, #3]
 8007434:	7dfb      	ldrb	r3, [r7, #23]
 8007436:	429a      	cmp	r2, r3
 8007438:	d355      	bcc.n	80074e6 <ST7735_WriteChar+0x104>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743e:	330a      	adds	r3, #10
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	78fa      	ldrb	r2, [r7, #3]
 8007444:	429a      	cmp	r2, r3
 8007446:	d84e      	bhi.n	80074e6 <ST7735_WriteChar+0x104>
			//GFXglyph *glyph = pgm_read_glyph_ptr(gfxFont, c - first);
			GFXglyph *glyph = dev->gfxFont->glyph + (c - first);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	78f9      	ldrb	r1, [r7, #3]
 8007450:	7dfb      	ldrb	r3, [r7, #23]
 8007452:	1acb      	subs	r3, r1, r3
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	4413      	add	r3, r2
 8007458:	613b      	str	r3, [r7, #16]
			uint8_t w = pgm_read_byte(&glyph->width),
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	3302      	adds	r3, #2
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	73fb      	strb	r3, [r7, #15]
					h = pgm_read_byte(&glyph->height);
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	3303      	adds	r3, #3
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	73bb      	strb	r3, [r7, #14]
			if ((w > 0) && (h > 0)) { // Is there an associated bitmap?
 800746a:	7bfb      	ldrb	r3, [r7, #15]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d02e      	beq.n	80074ce <ST7735_WriteChar+0xec>
 8007470:	7bbb      	ldrb	r3, [r7, #14]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d02b      	beq.n	80074ce <ST7735_WriteChar+0xec>
				int16_t xo = (int8_t)pgm_read_byte(&glyph->xOffset); // sic
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	3305      	adds	r3, #5
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	b25b      	sxtb	r3, r3
 800747e:	81bb      	strh	r3, [r7, #12]
				if (dev->wrapText && ((dev->cursor_x + (xo + w)) > dev->width)) {
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007486:	2b00      	cmp	r3, #0
 8007488:	d01c      	beq.n	80074c4 <ST7735_WriteChar+0xe2>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8007490:	4619      	mov	r1, r3
 8007492:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007496:	7bfb      	ldrb	r3, [r7, #15]
 8007498:	4413      	add	r3, r2
 800749a:	440b      	add	r3, r1
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	8bd2      	ldrh	r2, [r2, #30]
 80074a0:	4293      	cmp	r3, r2
 80074a2:	dd0f      	ble.n	80074c4 <ST7735_WriteChar+0xe2>
					dev->cursor_x = 0;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	849a      	strh	r2, [r3, #36]	@ 0x24
					dev->cursor_y += (uint8_t)pgm_read_byte(&dev->gfxFont->yAdvance);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80074b6:	320c      	adds	r2, #12
 80074b8:	7812      	ldrb	r2, [r2, #0]
 80074ba:	4413      	add	r3, r2
 80074bc:	b29b      	uxth	r3, r3
 80074be:	b21a      	sxth	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	84da      	strh	r2, [r3, #38]	@ 0x26
				}
				//ST7567_DrawChar(lcd.cursor_x, lcd.cursor_y, c, SET, lcd.textsize_x, lcd.textsize_y);
				ST7735_DrawChar(dev, c);
 80074c4:	78fb      	ldrb	r3, [r7, #3]
 80074c6:	4619      	mov	r1, r3
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f7ff fef1 	bl	80072b0 <ST7735_DrawChar>
			}
			dev->cursor_x += (uint8_t)pgm_read_byte(&glyph->xAdvance);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	693a      	ldr	r2, [r7, #16]
 80074d8:	3204      	adds	r2, #4
 80074da:	7812      	ldrb	r2, [r2, #0]
 80074dc:	4413      	add	r3, r2
 80074de:	b29b      	uxth	r3, r3
 80074e0:	b21a      	sxth	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	849a      	strh	r2, [r3, #36]	@ 0x24
		}
	}
	return 1;
 80074e6:	2301      	movs	r3, #1
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3718      	adds	r7, #24
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <ST7735_Print>:
	}
	ST7735_Unselect(dev);
	return n;
}

size_t ST7735_Print(LCD_HandleTypeDef* dev, const char str[]){
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
	size_t n = 0;
 80074fa:	2300      	movs	r3, #0
 80074fc:	60fb      	str	r3, [r7, #12]
	size_t size = strlen(str);
 80074fe:	6838      	ldr	r0, [r7, #0]
 8007500:	f7f8 fed6 	bl	80002b0 <strlen>
 8007504:	60b8      	str	r0, [r7, #8]
	ST7735_Select(dev);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7ff fcbe 	bl	8006e88 <ST7735_Select>
	while (size--) {
 800750c:	e00d      	b.n	800752a <ST7735_Print+0x3a>
		if (ST7735_WriteChar(dev, str[n])) n++;
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4413      	add	r3, r2
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	4619      	mov	r1, r3
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7ff ff62 	bl	80073e2 <ST7735_WriteChar>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d008      	beq.n	8007536 <ST7735_Print+0x46>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3301      	adds	r3, #1
 8007528:	60fb      	str	r3, [r7, #12]
	while (size--) {
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	1e5a      	subs	r2, r3, #1
 800752e:	60ba      	str	r2, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1ec      	bne.n	800750e <ST7735_Print+0x1e>
 8007534:	e000      	b.n	8007538 <ST7735_Print+0x48>
		else break;
 8007536:	bf00      	nop
	}
	ST7735_Unselect(dev);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f7ff fcb5 	bl	8006ea8 <ST7735_Unselect>
	return n;
 800753e:	68fb      	ldr	r3, [r7, #12]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <ST7735_FillRect>:

void ST7735_FillRect(LCD_HandleTypeDef* dev, uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8007548:	b590      	push	{r4, r7, lr}
 800754a:	b089      	sub	sp, #36	@ 0x24
 800754c:	af02      	add	r7, sp, #8
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	4608      	mov	r0, r1
 8007552:	4611      	mov	r1, r2
 8007554:	461a      	mov	r2, r3
 8007556:	4603      	mov	r3, r0
 8007558:	817b      	strh	r3, [r7, #10]
 800755a:	460b      	mov	r3, r1
 800755c:	813b      	strh	r3, [r7, #8]
 800755e:	4613      	mov	r3, r2
 8007560:	80fb      	strh	r3, [r7, #6]
    if((x >= dev->width) || (y >= dev->height)) return;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	8bdb      	ldrh	r3, [r3, #30]
 8007566:	897a      	ldrh	r2, [r7, #10]
 8007568:	429a      	cmp	r2, r3
 800756a:	d266      	bcs.n	800763a <ST7735_FillRect+0xf2>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8c1b      	ldrh	r3, [r3, #32]
 8007570:	893a      	ldrh	r2, [r7, #8]
 8007572:	429a      	cmp	r2, r3
 8007574:	d261      	bcs.n	800763a <ST7735_FillRect+0xf2>
    if((x + w - 1) >= dev->width) w = dev->width - x;
 8007576:	897a      	ldrh	r2, [r7, #10]
 8007578:	88fb      	ldrh	r3, [r7, #6]
 800757a:	4413      	add	r3, r2
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	8bd2      	ldrh	r2, [r2, #30]
 8007580:	4293      	cmp	r3, r2
 8007582:	dd04      	ble.n	800758e <ST7735_FillRect+0x46>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	8bda      	ldrh	r2, [r3, #30]
 8007588:	897b      	ldrh	r3, [r7, #10]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	80fb      	strh	r3, [r7, #6]
    if((y + h - 1) >= dev->height) h = dev->height - y;
 800758e:	893a      	ldrh	r2, [r7, #8]
 8007590:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007592:	4413      	add	r3, r2
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	8c12      	ldrh	r2, [r2, #32]
 8007598:	4293      	cmp	r3, r2
 800759a:	dd04      	ble.n	80075a6 <ST7735_FillRect+0x5e>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8c1a      	ldrh	r2, [r3, #32]
 80075a0:	893b      	ldrh	r3, [r7, #8]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	853b      	strh	r3, [r7, #40]	@ 0x28

    ST7735_Select(dev);
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f7ff fc6e 	bl	8006e88 <ST7735_Select>
    ST7735_SetAddressWindow(dev, x, y, x+w-1, y+h-1);
 80075ac:	897b      	ldrh	r3, [r7, #10]
 80075ae:	b2d9      	uxtb	r1, r3
 80075b0:	893b      	ldrh	r3, [r7, #8]
 80075b2:	b2d8      	uxtb	r0, r3
 80075b4:	897b      	ldrh	r3, [r7, #10]
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	88fb      	ldrh	r3, [r7, #6]
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	4413      	add	r3, r2
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b2dc      	uxtb	r4, r3
 80075c4:	893b      	ldrh	r3, [r7, #8]
 80075c6:	b2da      	uxtb	r2, r3
 80075c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	4413      	add	r3, r2
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	3b01      	subs	r3, #1
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	9300      	str	r3, [sp, #0]
 80075d6:	4623      	mov	r3, r4
 80075d8:	4602      	mov	r2, r0
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f7ff fca9 	bl	8006f32 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80075e0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80075e2:	0a1b      	lsrs	r3, r3, #8
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	753b      	strb	r3, [r7, #20]
 80075ea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	757b      	strb	r3, [r7, #21]
    //uint8_t data[] = { color & 0xFF, color >> 8 };
    HAL_GPIO_WritePin(dev->dcPort, dev->dcPin, GPIO_PIN_SET);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6918      	ldr	r0, [r3, #16]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	8a9b      	ldrh	r3, [r3, #20]
 80075f8:	2201      	movs	r2, #1
 80075fa:	4619      	mov	r1, r3
 80075fc:	f001 fdc0 	bl	8009180 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8007600:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007602:	813b      	strh	r3, [r7, #8]
 8007604:	e012      	b.n	800762c <ST7735_FillRect+0xe4>
        for(x = w; x > 0; x--) {
 8007606:	88fb      	ldrh	r3, [r7, #6]
 8007608:	817b      	strh	r3, [r7, #10]
 800760a:	e009      	b.n	8007620 <ST7735_FillRect+0xd8>
            //HAL_SPI_Transmit(dev->hspi, data, sizeof(data), HAL_MAX_DELAY);
        	ST7735_WriteData(dev, data, sizeof(data));
 800760c:	f107 0314 	add.w	r3, r7, #20
 8007610:	2202      	movs	r2, #2
 8007612:	4619      	mov	r1, r3
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f7ff fc71 	bl	8006efc <ST7735_WriteData>
        for(x = w; x > 0; x--) {
 800761a:	897b      	ldrh	r3, [r7, #10]
 800761c:	3b01      	subs	r3, #1
 800761e:	817b      	strh	r3, [r7, #10]
 8007620:	897b      	ldrh	r3, [r7, #10]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1f2      	bne.n	800760c <ST7735_FillRect+0xc4>
    for(y = h; y > 0; y--) {
 8007626:	893b      	ldrh	r3, [r7, #8]
 8007628:	3b01      	subs	r3, #1
 800762a:	813b      	strh	r3, [r7, #8]
 800762c:	893b      	ldrh	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e9      	bne.n	8007606 <ST7735_FillRect+0xbe>
        }
    }

    ST7735_Unselect(dev);
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f7ff fc38 	bl	8006ea8 <ST7735_Unselect>
 8007638:	e000      	b.n	800763c <ST7735_FillRect+0xf4>
    if((x >= dev->width) || (y >= dev->height)) return;
 800763a:	bf00      	nop
}
 800763c:	371c      	adds	r7, #28
 800763e:	46bd      	mov	sp, r7
 8007640:	bd90      	pop	{r4, r7, pc}

08007642 <ST7735_FillScreen>:

void ST7735_FillScreen(LCD_HandleTypeDef* dev, uint16_t color){
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af02      	add	r7, sp, #8
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	460b      	mov	r3, r1
 800764c:	807b      	strh	r3, [r7, #2]
	ST7735_FillRect(dev, 0, 0, dev->width, dev->height, color);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	8bd9      	ldrh	r1, [r3, #30]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	8c1b      	ldrh	r3, [r3, #32]
 8007656:	887a      	ldrh	r2, [r7, #2]
 8007658:	9201      	str	r2, [sp, #4]
 800765a:	9300      	str	r3, [sp, #0]
 800765c:	460b      	mov	r3, r1
 800765e:	2200      	movs	r2, #0
 8007660:	2100      	movs	r1, #0
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7ff ff70 	bl	8007548 <ST7735_FillRect>
}
 8007668:	bf00      	nop
 800766a:	3708      	adds	r7, #8
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <ST7735_SetFont>:
    ST7735_Unselect(dev);
}



void ST7735_SetFont(LCD_HandleTypeDef* dev, const GFXfont *f) {
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
	dev->gfxFont = (GFXfont *)f;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <ST7735_SetCursor>:

void ST7735_SetCursor(LCD_HandleTypeDef* dev, uint16_t x, uint16_t y){
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	460b      	mov	r3, r1
 8007696:	807b      	strh	r3, [r7, #2]
 8007698:	4613      	mov	r3, r2
 800769a:	803b      	strh	r3, [r7, #0]
	dev->cursor_x = x;
 800769c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	849a      	strh	r2, [r3, #36]	@ 0x24
	dev->cursor_y = y;
 80076a4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	84da      	strh	r2, [r3, #38]	@ 0x26
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <ST7735_SetTextColor>:

void ST7735_SetTextColor(LCD_HandleTypeDef* dev, uint16_t newTextColor, uint16_t newBackgroundColor){
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	460b      	mov	r3, r1
 80076c2:	807b      	strh	r3, [r7, #2]
 80076c4:	4613      	mov	r3, r2
 80076c6:	803b      	strh	r3, [r7, #0]
	dev->textColor = newTextColor;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	887a      	ldrh	r2, [r7, #2]
 80076cc:	869a      	strh	r2, [r3, #52]	@ 0x34
	dev->textBgColor = newBackgroundColor;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	883a      	ldrh	r2, [r7, #0]
 80076d2:	86da      	strh	r2, [r3, #54]	@ 0x36
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <ST7735_GetTextWidth>:

void ST7735_SetTextBGColor(LCD_HandleTypeDef* dev, uint16_t newColor){
	dev->textBgColor = newColor;
}

uint8_t ST7735_GetTextWidth(LCD_HandleTypeDef* dev, const char str[]){
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
	if(!dev->gfxFont) return 0;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <ST7735_GetTextWidth+0x16>
 80076f2:	2300      	movs	r3, #0
 80076f4:	e05d      	b.n	80077b2 <ST7735_GetTextWidth+0xd2>

	uint8_t lineW = 0, maxW = 0;	//in case there are multiple lines, track the widest line.
 80076f6:	2300      	movs	r3, #0
 80076f8:	75fb      	strb	r3, [r7, #23]
 80076fa:	2300      	movs	r3, #0
 80076fc:	75bb      	strb	r3, [r7, #22]

	uint8_t numChars = strlen(str);
 80076fe:	6838      	ldr	r0, [r7, #0]
 8007700:	f7f8 fdd6 	bl	80002b0 <strlen>
 8007704:	4603      	mov	r3, r0
 8007706:	753b      	strb	r3, [r7, #20]
	for(uint8_t n=0; n<numChars; n++){
 8007708:	2300      	movs	r3, #0
 800770a:	757b      	strb	r3, [r7, #21]
 800770c:	e04c      	b.n	80077a8 <ST7735_GetTextWidth+0xc8>
		if( (str[n] == '\n') || (str[n] == '\r') ){
 800770e:	7d7b      	ldrb	r3, [r7, #21]
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	4413      	add	r3, r2
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	2b0a      	cmp	r3, #10
 8007718:	d005      	beq.n	8007726 <ST7735_GetTextWidth+0x46>
 800771a:	7d7b      	ldrb	r3, [r7, #21]
 800771c:	683a      	ldr	r2, [r7, #0]
 800771e:	4413      	add	r3, r2
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	2b0d      	cmp	r3, #13
 8007724:	d102      	bne.n	800772c <ST7735_GetTextWidth+0x4c>
			//new line.
			lineW = 0;
 8007726:	2300      	movs	r3, #0
 8007728:	75fb      	strb	r3, [r7, #23]
 800772a:	e034      	b.n	8007796 <ST7735_GetTextWidth+0xb6>
		}else{
			uint8_t first = pgm_read_byte(&dev->gfxFont->first);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007730:	3308      	adds	r3, #8
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	74fb      	strb	r3, [r7, #19]
			if ((str[n] >= first) && (str[n] <= (uint8_t)pgm_read_byte(&dev->gfxFont->last))) {
 8007736:	7d7b      	ldrb	r3, [r7, #21]
 8007738:	683a      	ldr	r2, [r7, #0]
 800773a:	4413      	add	r3, r2
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	7cfa      	ldrb	r2, [r7, #19]
 8007740:	429a      	cmp	r2, r3
 8007742:	d828      	bhi.n	8007796 <ST7735_GetTextWidth+0xb6>
 8007744:	7d7b      	ldrb	r3, [r7, #21]
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	4413      	add	r3, r2
 800774a:	781a      	ldrb	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007750:	330a      	adds	r3, #10
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	429a      	cmp	r2, r3
 8007756:	d81e      	bhi.n	8007796 <ST7735_GetTextWidth+0xb6>
				GFXglyph *glyph = dev->gfxFont->glyph + (str[n] - first);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	7d7b      	ldrb	r3, [r7, #21]
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	440b      	add	r3, r1
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	4619      	mov	r1, r3
 8007768:	7cfb      	ldrb	r3, [r7, #19]
 800776a:	1acb      	subs	r3, r1, r3
 800776c:	00db      	lsls	r3, r3, #3
 800776e:	4413      	add	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]
				if(n < (numChars-1)){
 8007772:	7d7a      	ldrb	r2, [r7, #21]
 8007774:	7d3b      	ldrb	r3, [r7, #20]
 8007776:	3b01      	subs	r3, #1
 8007778:	429a      	cmp	r2, r3
 800777a:	da06      	bge.n	800778a <ST7735_GetTextWidth+0xaa>
					//If not the last char in the array then use the xAdvance for the width
					lineW += (uint8_t)pgm_read_byte(&glyph->xAdvance);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	3304      	adds	r3, #4
 8007780:	781a      	ldrb	r2, [r3, #0]
 8007782:	7dfb      	ldrb	r3, [r7, #23]
 8007784:	4413      	add	r3, r2
 8007786:	75fb      	strb	r3, [r7, #23]
 8007788:	e005      	b.n	8007796 <ST7735_GetTextWidth+0xb6>
				}else{
					//For the last char in the array, just use the width and not the xAdvance.
					lineW+= pgm_read_byte(&glyph->width);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	3302      	adds	r3, #2
 800778e:	781a      	ldrb	r2, [r3, #0]
 8007790:	7dfb      	ldrb	r3, [r7, #23]
 8007792:	4413      	add	r3, r2
 8007794:	75fb      	strb	r3, [r7, #23]
				}
			}
		}
		maxW = (lineW > maxW) ? lineW : maxW;
 8007796:	7dba      	ldrb	r2, [r7, #22]
 8007798:	7dfb      	ldrb	r3, [r7, #23]
 800779a:	4293      	cmp	r3, r2
 800779c:	bf38      	it	cc
 800779e:	4613      	movcc	r3, r2
 80077a0:	75bb      	strb	r3, [r7, #22]
	for(uint8_t n=0; n<numChars; n++){
 80077a2:	7d7b      	ldrb	r3, [r7, #21]
 80077a4:	3301      	adds	r3, #1
 80077a6:	757b      	strb	r3, [r7, #21]
 80077a8:	7d7a      	ldrb	r2, [r7, #21]
 80077aa:	7d3b      	ldrb	r3, [r7, #20]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d3ae      	bcc.n	800770e <ST7735_GetTextWidth+0x2e>
	}
	return maxW;
 80077b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
	...

080077bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80077c0:	4b0e      	ldr	r3, [pc, #56]	@ (80077fc <HAL_Init+0x40>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a0d      	ldr	r2, [pc, #52]	@ (80077fc <HAL_Init+0x40>)
 80077c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80077ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80077cc:	4b0b      	ldr	r3, [pc, #44]	@ (80077fc <HAL_Init+0x40>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a0a      	ldr	r2, [pc, #40]	@ (80077fc <HAL_Init+0x40>)
 80077d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80077d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80077d8:	4b08      	ldr	r3, [pc, #32]	@ (80077fc <HAL_Init+0x40>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a07      	ldr	r2, [pc, #28]	@ (80077fc <HAL_Init+0x40>)
 80077de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077e4:	2003      	movs	r0, #3
 80077e6:	f000 fbcd 	bl	8007f84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80077ea:	200f      	movs	r0, #15
 80077ec:	f000 f808 	bl	8007800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80077f0:	f7fc fa3c 	bl	8003c6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	40023c00 	.word	0x40023c00

08007800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007808:	4b12      	ldr	r3, [pc, #72]	@ (8007854 <HAL_InitTick+0x54>)
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	4b12      	ldr	r3, [pc, #72]	@ (8007858 <HAL_InitTick+0x58>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	4619      	mov	r1, r3
 8007812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007816:	fbb3 f3f1 	udiv	r3, r3, r1
 800781a:	fbb2 f3f3 	udiv	r3, r2, r3
 800781e:	4618      	mov	r0, r3
 8007820:	f000 fbe5 	bl	8007fee <HAL_SYSTICK_Config>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d001      	beq.n	800782e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e00e      	b.n	800784c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b0f      	cmp	r3, #15
 8007832:	d80a      	bhi.n	800784a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007834:	2200      	movs	r2, #0
 8007836:	6879      	ldr	r1, [r7, #4]
 8007838:	f04f 30ff 	mov.w	r0, #4294967295
 800783c:	f000 fbad 	bl	8007f9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007840:	4a06      	ldr	r2, [pc, #24]	@ (800785c <HAL_InitTick+0x5c>)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007846:	2300      	movs	r3, #0
 8007848:	e000      	b.n	800784c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
}
 800784c:	4618      	mov	r0, r3
 800784e:	3708      	adds	r7, #8
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20000010 	.word	0x20000010
 8007858:	2000002c 	.word	0x2000002c
 800785c:	20000028 	.word	0x20000028

08007860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007860:	b480      	push	{r7}
 8007862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007864:	4b06      	ldr	r3, [pc, #24]	@ (8007880 <HAL_IncTick+0x20>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	461a      	mov	r2, r3
 800786a:	4b06      	ldr	r3, [pc, #24]	@ (8007884 <HAL_IncTick+0x24>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4413      	add	r3, r2
 8007870:	4a04      	ldr	r2, [pc, #16]	@ (8007884 <HAL_IncTick+0x24>)
 8007872:	6013      	str	r3, [r2, #0]
}
 8007874:	bf00      	nop
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	2000002c 	.word	0x2000002c
 8007884:	200041fc 	.word	0x200041fc

08007888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  return uwTick;
 800788c:	4b03      	ldr	r3, [pc, #12]	@ (800789c <HAL_GetTick+0x14>)
 800788e:	681b      	ldr	r3, [r3, #0]
}
 8007890:	4618      	mov	r0, r3
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	200041fc 	.word	0x200041fc

080078a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80078a8:	f7ff ffee 	bl	8007888 <HAL_GetTick>
 80078ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b8:	d005      	beq.n	80078c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80078ba:	4b0a      	ldr	r3, [pc, #40]	@ (80078e4 <HAL_Delay+0x44>)
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	461a      	mov	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	4413      	add	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80078c6:	bf00      	nop
 80078c8:	f7ff ffde 	bl	8007888 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d8f7      	bhi.n	80078c8 <HAL_Delay+0x28>
  {
  }
}
 80078d8:	bf00      	nop
 80078da:	bf00      	nop
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	2000002c 	.word	0x2000002c

080078e8 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80078e8:	b480      	push	{r7}
 80078ea:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80078ec:	4b03      	ldr	r3, [pc, #12]	@ (80078fc <HAL_GetUIDw0+0x14>)
 80078ee:	681b      	ldr	r3, [r3, #0]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	1fff7a10 	.word	0x1fff7a10

08007900 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007908:	2300      	movs	r3, #0
 800790a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e033      	b.n	800797e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	2b00      	cmp	r3, #0
 800791c:	d109      	bne.n	8007932 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f7fc f9cc 	bl	8003cbc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007936:	f003 0310 	and.w	r3, r3, #16
 800793a:	2b00      	cmp	r3, #0
 800793c:	d118      	bne.n	8007970 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007942:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007946:	f023 0302 	bic.w	r3, r3, #2
 800794a:	f043 0202 	orr.w	r2, r3, #2
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f94a 	bl	8007bec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	f023 0303 	bic.w	r3, r3, #3
 8007966:	f043 0201 	orr.w	r2, r3, #1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	641a      	str	r2, [r3, #64]	@ 0x40
 800796e:	e001      	b.n	8007974 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800797c:	7bfb      	ldrb	r3, [r7, #15]
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
	...

08007988 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007992:	2300      	movs	r3, #0
 8007994:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_ADC_ConfigChannel+0x1c>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e113      	b.n	8007bcc <HAL_ADC_ConfigChannel+0x244>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b09      	cmp	r3, #9
 80079b2:	d925      	bls.n	8007a00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68d9      	ldr	r1, [r3, #12]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	b29b      	uxth	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	4613      	mov	r3, r2
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	4413      	add	r3, r2
 80079c8:	3b1e      	subs	r3, #30
 80079ca:	2207      	movs	r2, #7
 80079cc:	fa02 f303 	lsl.w	r3, r2, r3
 80079d0:	43da      	mvns	r2, r3
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	400a      	ands	r2, r1
 80079d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68d9      	ldr	r1, [r3, #12]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	689a      	ldr	r2, [r3, #8]
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	4618      	mov	r0, r3
 80079ec:	4603      	mov	r3, r0
 80079ee:	005b      	lsls	r3, r3, #1
 80079f0:	4403      	add	r3, r0
 80079f2:	3b1e      	subs	r3, #30
 80079f4:	409a      	lsls	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	60da      	str	r2, [r3, #12]
 80079fe:	e022      	b.n	8007a46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6919      	ldr	r1, [r3, #16]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	4613      	mov	r3, r2
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	4413      	add	r3, r2
 8007a14:	2207      	movs	r2, #7
 8007a16:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1a:	43da      	mvns	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	400a      	ands	r2, r1
 8007a22:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	6919      	ldr	r1, [r3, #16]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	689a      	ldr	r2, [r3, #8]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	4618      	mov	r0, r3
 8007a36:	4603      	mov	r3, r0
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	4403      	add	r3, r0
 8007a3c:	409a      	lsls	r2, r3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	430a      	orrs	r2, r1
 8007a44:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	2b06      	cmp	r3, #6
 8007a4c:	d824      	bhi.n	8007a98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	4413      	add	r3, r2
 8007a5e:	3b05      	subs	r3, #5
 8007a60:	221f      	movs	r2, #31
 8007a62:	fa02 f303 	lsl.w	r3, r2, r3
 8007a66:	43da      	mvns	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	400a      	ands	r2, r1
 8007a6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	685a      	ldr	r2, [r3, #4]
 8007a82:	4613      	mov	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	4413      	add	r3, r2
 8007a88:	3b05      	subs	r3, #5
 8007a8a:	fa00 f203 	lsl.w	r2, r0, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	635a      	str	r2, [r3, #52]	@ 0x34
 8007a96:	e04c      	b.n	8007b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	2b0c      	cmp	r3, #12
 8007a9e:	d824      	bhi.n	8007aea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	4613      	mov	r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	4413      	add	r3, r2
 8007ab0:	3b23      	subs	r3, #35	@ 0x23
 8007ab2:	221f      	movs	r2, #31
 8007ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab8:	43da      	mvns	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	400a      	ands	r2, r1
 8007ac0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	4618      	mov	r0, r3
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	685a      	ldr	r2, [r3, #4]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	3b23      	subs	r3, #35	@ 0x23
 8007adc:	fa00 f203 	lsl.w	r2, r0, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ae8:	e023      	b.n	8007b32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	685a      	ldr	r2, [r3, #4]
 8007af4:	4613      	mov	r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	3b41      	subs	r3, #65	@ 0x41
 8007afc:	221f      	movs	r2, #31
 8007afe:	fa02 f303 	lsl.w	r3, r2, r3
 8007b02:	43da      	mvns	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	400a      	ands	r2, r1
 8007b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	4618      	mov	r0, r3
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	3b41      	subs	r3, #65	@ 0x41
 8007b26:	fa00 f203 	lsl.w	r2, r0, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007b32:	4b29      	ldr	r3, [pc, #164]	@ (8007bd8 <HAL_ADC_ConfigChannel+0x250>)
 8007b34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a28      	ldr	r2, [pc, #160]	@ (8007bdc <HAL_ADC_ConfigChannel+0x254>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d10f      	bne.n	8007b60 <HAL_ADC_ConfigChannel+0x1d8>
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2b12      	cmp	r3, #18
 8007b46:	d10b      	bne.n	8007b60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a1d      	ldr	r2, [pc, #116]	@ (8007bdc <HAL_ADC_ConfigChannel+0x254>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d12b      	bne.n	8007bc2 <HAL_ADC_ConfigChannel+0x23a>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8007be0 <HAL_ADC_ConfigChannel+0x258>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d003      	beq.n	8007b7c <HAL_ADC_ConfigChannel+0x1f4>
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2b11      	cmp	r3, #17
 8007b7a:	d122      	bne.n	8007bc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a11      	ldr	r2, [pc, #68]	@ (8007be0 <HAL_ADC_ConfigChannel+0x258>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d111      	bne.n	8007bc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007b9e:	4b11      	ldr	r3, [pc, #68]	@ (8007be4 <HAL_ADC_ConfigChannel+0x25c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a11      	ldr	r2, [pc, #68]	@ (8007be8 <HAL_ADC_ConfigChannel+0x260>)
 8007ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba8:	0c9a      	lsrs	r2, r3, #18
 8007baa:	4613      	mov	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	005b      	lsls	r3, r3, #1
 8007bb2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007bb4:	e002      	b.n	8007bbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1f9      	bne.n	8007bb6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007bca:	2300      	movs	r3, #0
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr
 8007bd8:	40012300 	.word	0x40012300
 8007bdc:	40012000 	.word	0x40012000
 8007be0:	10000012 	.word	0x10000012
 8007be4:	20000010 	.word	0x20000010
 8007be8:	431bde83 	.word	0x431bde83

08007bec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007bf4:	4b79      	ldr	r3, [pc, #484]	@ (8007ddc <ADC_Init+0x1f0>)
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	431a      	orrs	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	6859      	ldr	r1, [r3, #4]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	021a      	lsls	r2, r3, #8
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8007c44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6859      	ldr	r1, [r3, #4]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	430a      	orrs	r2, r1
 8007c56:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689a      	ldr	r2, [r3, #8]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	6899      	ldr	r1, [r3, #8]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	430a      	orrs	r2, r1
 8007c78:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7e:	4a58      	ldr	r2, [pc, #352]	@ (8007de0 <ADC_Init+0x1f4>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d022      	beq.n	8007cca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	689a      	ldr	r2, [r3, #8]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007c92:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6899      	ldr	r1, [r3, #8]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689a      	ldr	r2, [r3, #8]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007cb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6899      	ldr	r1, [r3, #8]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	430a      	orrs	r2, r1
 8007cc6:	609a      	str	r2, [r3, #8]
 8007cc8:	e00f      	b.n	8007cea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007cd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	689a      	ldr	r2, [r3, #8]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007ce8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689a      	ldr	r2, [r3, #8]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0202 	bic.w	r2, r2, #2
 8007cf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6899      	ldr	r1, [r3, #8]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	7e1b      	ldrb	r3, [r3, #24]
 8007d04:	005a      	lsls	r2, r3, #1
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	430a      	orrs	r2, r1
 8007d0c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d01b      	beq.n	8007d50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d26:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8007d36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6859      	ldr	r1, [r3, #4]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d42:	3b01      	subs	r3, #1
 8007d44:	035a      	lsls	r2, r3, #13
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	605a      	str	r2, [r3, #4]
 8007d4e:	e007      	b.n	8007d60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	685a      	ldr	r2, [r3, #4]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d5e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8007d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	69db      	ldr	r3, [r3, #28]
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	051a      	lsls	r2, r3, #20
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	430a      	orrs	r2, r1
 8007d84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007d94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6899      	ldr	r1, [r3, #8]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007da2:	025a      	lsls	r2, r3, #9
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689a      	ldr	r2, [r3, #8]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007dba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6899      	ldr	r1, [r3, #8]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	029a      	lsls	r2, r3, #10
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	430a      	orrs	r2, r1
 8007dce:	609a      	str	r2, [r3, #8]
}
 8007dd0:	bf00      	nop
 8007dd2:	3714      	adds	r7, #20
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr
 8007ddc:	40012300 	.word	0x40012300
 8007de0:	0f000001 	.word	0x0f000001

08007de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f003 0307 	and.w	r3, r3, #7
 8007df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007df4:	4b0c      	ldr	r3, [pc, #48]	@ (8007e28 <__NVIC_SetPriorityGrouping+0x44>)
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007e00:	4013      	ands	r3, r2
 8007e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007e10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e16:	4a04      	ldr	r2, [pc, #16]	@ (8007e28 <__NVIC_SetPriorityGrouping+0x44>)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	60d3      	str	r3, [r2, #12]
}
 8007e1c:	bf00      	nop
 8007e1e:	3714      	adds	r7, #20
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr
 8007e28:	e000ed00 	.word	0xe000ed00

08007e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e30:	4b04      	ldr	r3, [pc, #16]	@ (8007e44 <__NVIC_GetPriorityGrouping+0x18>)
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	0a1b      	lsrs	r3, r3, #8
 8007e36:	f003 0307 	and.w	r3, r3, #7
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr
 8007e44:	e000ed00 	.word	0xe000ed00

08007e48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	4603      	mov	r3, r0
 8007e50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	db0b      	blt.n	8007e72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e5a:	79fb      	ldrb	r3, [r7, #7]
 8007e5c:	f003 021f 	and.w	r2, r3, #31
 8007e60:	4907      	ldr	r1, [pc, #28]	@ (8007e80 <__NVIC_EnableIRQ+0x38>)
 8007e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e66:	095b      	lsrs	r3, r3, #5
 8007e68:	2001      	movs	r0, #1
 8007e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8007e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007e72:	bf00      	nop
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	e000e100 	.word	0xe000e100

08007e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	6039      	str	r1, [r7, #0]
 8007e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	db0a      	blt.n	8007eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	490c      	ldr	r1, [pc, #48]	@ (8007ed0 <__NVIC_SetPriority+0x4c>)
 8007e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ea2:	0112      	lsls	r2, r2, #4
 8007ea4:	b2d2      	uxtb	r2, r2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007eac:	e00a      	b.n	8007ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	4908      	ldr	r1, [pc, #32]	@ (8007ed4 <__NVIC_SetPriority+0x50>)
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	f003 030f 	and.w	r3, r3, #15
 8007eba:	3b04      	subs	r3, #4
 8007ebc:	0112      	lsls	r2, r2, #4
 8007ebe:	b2d2      	uxtb	r2, r2
 8007ec0:	440b      	add	r3, r1
 8007ec2:	761a      	strb	r2, [r3, #24]
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr
 8007ed0:	e000e100 	.word	0xe000e100
 8007ed4:	e000ed00 	.word	0xe000ed00

08007ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b089      	sub	sp, #36	@ 0x24
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f003 0307 	and.w	r3, r3, #7
 8007eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	f1c3 0307 	rsb	r3, r3, #7
 8007ef2:	2b04      	cmp	r3, #4
 8007ef4:	bf28      	it	cs
 8007ef6:	2304      	movcs	r3, #4
 8007ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	3304      	adds	r3, #4
 8007efe:	2b06      	cmp	r3, #6
 8007f00:	d902      	bls.n	8007f08 <NVIC_EncodePriority+0x30>
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	3b03      	subs	r3, #3
 8007f06:	e000      	b.n	8007f0a <NVIC_EncodePriority+0x32>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	fa02 f303 	lsl.w	r3, r2, r3
 8007f16:	43da      	mvns	r2, r3
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	401a      	ands	r2, r3
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f20:	f04f 31ff 	mov.w	r1, #4294967295
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	fa01 f303 	lsl.w	r3, r1, r3
 8007f2a:	43d9      	mvns	r1, r3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f30:	4313      	orrs	r3, r2
         );
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3724      	adds	r7, #36	@ 0x24
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
	...

08007f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f50:	d301      	bcc.n	8007f56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f52:	2301      	movs	r3, #1
 8007f54:	e00f      	b.n	8007f76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f56:	4a0a      	ldr	r2, [pc, #40]	@ (8007f80 <SysTick_Config+0x40>)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007f5e:	210f      	movs	r1, #15
 8007f60:	f04f 30ff 	mov.w	r0, #4294967295
 8007f64:	f7ff ff8e 	bl	8007e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007f68:	4b05      	ldr	r3, [pc, #20]	@ (8007f80 <SysTick_Config+0x40>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007f6e:	4b04      	ldr	r3, [pc, #16]	@ (8007f80 <SysTick_Config+0x40>)
 8007f70:	2207      	movs	r2, #7
 8007f72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3708      	adds	r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	e000e010 	.word	0xe000e010

08007f84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f7ff ff29 	bl	8007de4 <__NVIC_SetPriorityGrouping>
}
 8007f92:	bf00      	nop
 8007f94:	3708      	adds	r7, #8
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b086      	sub	sp, #24
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	60b9      	str	r1, [r7, #8]
 8007fa4:	607a      	str	r2, [r7, #4]
 8007fa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007fac:	f7ff ff3e 	bl	8007e2c <__NVIC_GetPriorityGrouping>
 8007fb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	6978      	ldr	r0, [r7, #20]
 8007fb8:	f7ff ff8e 	bl	8007ed8 <NVIC_EncodePriority>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7ff ff5d 	bl	8007e84 <__NVIC_SetPriority>
}
 8007fca:	bf00      	nop
 8007fcc:	3718      	adds	r7, #24
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	4603      	mov	r3, r0
 8007fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f7ff ff31 	bl	8007e48 <__NVIC_EnableIRQ>
}
 8007fe6:	bf00      	nop
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b082      	sub	sp, #8
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7ff ffa2 	bl	8007f40 <SysTick_Config>
 8007ffc:	4603      	mov	r3, r0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b082      	sub	sp, #8
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d101      	bne.n	8008018 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e014      	b.n	8008042 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	791b      	ldrb	r3, [r3, #4]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b00      	cmp	r3, #0
 8008020:	d105      	bne.n	800802e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f7fb fea7 	bl	8003d7c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2202      	movs	r2, #2
 8008032:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}

0800804a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800804a:	b480      	push	{r7}
 800804c:	b089      	sub	sp, #36	@ 0x24
 800804e:	af00      	add	r7, sp, #0
 8008050:	60f8      	str	r0, [r7, #12]
 8008052:	60b9      	str	r1, [r7, #8]
 8008054:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008056:	2300      	movs	r3, #0
 8008058:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d002      	beq.n	8008066 <HAL_DAC_ConfigChannel+0x1c>
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d101      	bne.n	800806a <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e042      	b.n	80080f0 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	795b      	ldrb	r3, [r3, #5]
 800806e:	2b01      	cmp	r3, #1
 8008070:	d101      	bne.n	8008076 <HAL_DAC_ConfigChannel+0x2c>
 8008072:	2302      	movs	r3, #2
 8008074:	e03c      	b.n	80080f0 <HAL_DAC_ConfigChannel+0xa6>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2201      	movs	r2, #1
 800807a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2202      	movs	r2, #2
 8008080:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f003 0310 	and.w	r3, r3, #16
 8008090:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8008098:	43db      	mvns	r3, r3
 800809a:	69ba      	ldr	r2, [r7, #24]
 800809c:	4013      	ands	r3, r2
 800809e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f003 0310 	and.w	r3, r3, #16
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	fa02 f303 	lsl.w	r3, r2, r3
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	6819      	ldr	r1, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	22c0      	movs	r2, #192	@ 0xc0
 80080d4:	fa02 f303 	lsl.w	r3, r2, r3
 80080d8:	43da      	mvns	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	400a      	ands	r2, r1
 80080e0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80080ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3724      	adds	r7, #36	@ 0x24
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008108:	f7ff fbbe 	bl	8007888 <HAL_GetTick>
 800810c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d101      	bne.n	8008118 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	e099      	b.n	800824c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2202      	movs	r2, #2
 800811c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f022 0201 	bic.w	r2, r2, #1
 8008136:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008138:	e00f      	b.n	800815a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800813a:	f7ff fba5 	bl	8007888 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	2b05      	cmp	r3, #5
 8008146:	d908      	bls.n	800815a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2220      	movs	r2, #32
 800814c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2203      	movs	r2, #3
 8008152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e078      	b.n	800824c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0301 	and.w	r3, r3, #1
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e8      	bne.n	800813a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	4b38      	ldr	r3, [pc, #224]	@ (8008254 <HAL_DMA_Init+0x158>)
 8008174:	4013      	ands	r3, r2
 8008176:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	685a      	ldr	r2, [r3, #4]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008186:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008192:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800819e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b0:	2b04      	cmp	r3, #4
 80081b2:	d107      	bne.n	80081c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081bc:	4313      	orrs	r3, r2
 80081be:	697a      	ldr	r2, [r7, #20]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f023 0307 	bic.w	r3, r3, #7
 80081da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	d117      	bne.n	800821e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	4313      	orrs	r3, r2
 80081f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00e      	beq.n	800821e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f000 fa7b 	bl	80086fc <DMA_CheckFifoParam>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d008      	beq.n	800821e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2240      	movs	r2, #64	@ 0x40
 8008210:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800821a:	2301      	movs	r3, #1
 800821c:	e016      	b.n	800824c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fa32 	bl	8008690 <DMA_CalcBaseAndBitshift>
 800822c:	4603      	mov	r3, r0
 800822e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008234:	223f      	movs	r2, #63	@ 0x3f
 8008236:	409a      	lsls	r2, r3
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3718      	adds	r7, #24
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}
 8008254:	f010803f 	.word	0xf010803f

08008258 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008264:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008266:	f7ff fb0f 	bl	8007888 <HAL_GetTick>
 800826a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d008      	beq.n	800828a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2280      	movs	r2, #128	@ 0x80
 800827c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e052      	b.n	8008330 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f022 0216 	bic.w	r2, r2, #22
 8008298:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695a      	ldr	r2, [r3, #20]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d103      	bne.n	80082ba <HAL_DMA_Abort+0x62>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d007      	beq.n	80082ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f022 0208 	bic.w	r2, r2, #8
 80082c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0201 	bic.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082da:	e013      	b.n	8008304 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80082dc:	f7ff fad4 	bl	8007888 <HAL_GetTick>
 80082e0:	4602      	mov	r2, r0
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	d90c      	bls.n	8008304 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2220      	movs	r2, #32
 80082ee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2203      	movs	r2, #3
 80082f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e015      	b.n	8008330 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1e4      	bne.n	80082dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008316:	223f      	movs	r2, #63	@ 0x3f
 8008318:	409a      	lsls	r2, r3
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2201      	movs	r2, #1
 8008322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b02      	cmp	r3, #2
 800834a:	d004      	beq.n	8008356 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2280      	movs	r2, #128	@ 0x80
 8008350:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e00c      	b.n	8008370 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2205      	movs	r2, #5
 800835a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f022 0201 	bic.w	r2, r2, #1
 800836c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008388:	4b8e      	ldr	r3, [pc, #568]	@ (80085c4 <HAL_DMA_IRQHandler+0x248>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a8e      	ldr	r2, [pc, #568]	@ (80085c8 <HAL_DMA_IRQHandler+0x24c>)
 800838e:	fba2 2303 	umull	r2, r3, r2, r3
 8008392:	0a9b      	lsrs	r3, r3, #10
 8008394:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800839a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083a6:	2208      	movs	r2, #8
 80083a8:	409a      	lsls	r2, r3
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	4013      	ands	r3, r2
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d01a      	beq.n	80083e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f003 0304 	and.w	r3, r3, #4
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d013      	beq.n	80083e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f022 0204 	bic.w	r2, r2, #4
 80083ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083d4:	2208      	movs	r2, #8
 80083d6:	409a      	lsls	r2, r3
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e0:	f043 0201 	orr.w	r2, r3, #1
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ec:	2201      	movs	r2, #1
 80083ee:	409a      	lsls	r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4013      	ands	r3, r2
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d012      	beq.n	800841e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00b      	beq.n	800841e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800840a:	2201      	movs	r2, #1
 800840c:	409a      	lsls	r2, r3
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008416:	f043 0202 	orr.w	r2, r3, #2
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008422:	2204      	movs	r2, #4
 8008424:	409a      	lsls	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	4013      	ands	r3, r2
 800842a:	2b00      	cmp	r3, #0
 800842c:	d012      	beq.n	8008454 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0302 	and.w	r3, r3, #2
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008440:	2204      	movs	r2, #4
 8008442:	409a      	lsls	r2, r3
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800844c:	f043 0204 	orr.w	r2, r3, #4
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008458:	2210      	movs	r2, #16
 800845a:	409a      	lsls	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	4013      	ands	r3, r2
 8008460:	2b00      	cmp	r3, #0
 8008462:	d043      	beq.n	80084ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0308 	and.w	r3, r3, #8
 800846e:	2b00      	cmp	r3, #0
 8008470:	d03c      	beq.n	80084ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008476:	2210      	movs	r2, #16
 8008478:	409a      	lsls	r2, r3
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008488:	2b00      	cmp	r3, #0
 800848a:	d018      	beq.n	80084be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008496:	2b00      	cmp	r3, #0
 8008498:	d108      	bne.n	80084ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d024      	beq.n	80084ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	4798      	blx	r3
 80084aa:	e01f      	b.n	80084ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d01b      	beq.n	80084ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	4798      	blx	r3
 80084bc:	e016      	b.n	80084ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d107      	bne.n	80084dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f022 0208 	bic.w	r2, r2, #8
 80084da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d003      	beq.n	80084ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084f0:	2220      	movs	r2, #32
 80084f2:	409a      	lsls	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	4013      	ands	r3, r2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 808f 	beq.w	800861c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 0310 	and.w	r3, r3, #16
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 8087 	beq.w	800861c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008512:	2220      	movs	r2, #32
 8008514:	409a      	lsls	r2, r3
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b05      	cmp	r3, #5
 8008524:	d136      	bne.n	8008594 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0216 	bic.w	r2, r2, #22
 8008534:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	695a      	ldr	r2, [r3, #20]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008544:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854a:	2b00      	cmp	r3, #0
 800854c:	d103      	bne.n	8008556 <HAL_DMA_IRQHandler+0x1da>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008552:	2b00      	cmp	r3, #0
 8008554:	d007      	beq.n	8008566 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 0208 	bic.w	r2, r2, #8
 8008564:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800856a:	223f      	movs	r2, #63	@ 0x3f
 800856c:	409a      	lsls	r2, r3
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2201      	movs	r2, #1
 8008576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008586:	2b00      	cmp	r3, #0
 8008588:	d07e      	beq.n	8008688 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	4798      	blx	r3
        }
        return;
 8008592:	e079      	b.n	8008688 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d01d      	beq.n	80085de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10d      	bne.n	80085cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d031      	beq.n	800861c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	4798      	blx	r3
 80085c0:	e02c      	b.n	800861c <HAL_DMA_IRQHandler+0x2a0>
 80085c2:	bf00      	nop
 80085c4:	20000010 	.word	0x20000010
 80085c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d023      	beq.n	800861c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	4798      	blx	r3
 80085dc:	e01e      	b.n	800861c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10f      	bne.n	800860c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f022 0210 	bic.w	r2, r2, #16
 80085fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008620:	2b00      	cmp	r3, #0
 8008622:	d032      	beq.n	800868a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	d022      	beq.n	8008676 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2205      	movs	r2, #5
 8008634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f022 0201 	bic.w	r2, r2, #1
 8008646:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	3301      	adds	r3, #1
 800864c:	60bb      	str	r3, [r7, #8]
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	429a      	cmp	r2, r3
 8008652:	d307      	bcc.n	8008664 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1f2      	bne.n	8008648 <HAL_DMA_IRQHandler+0x2cc>
 8008662:	e000      	b.n	8008666 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008664:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800867a:	2b00      	cmp	r3, #0
 800867c:	d005      	beq.n	800868a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	4798      	blx	r3
 8008686:	e000      	b.n	800868a <HAL_DMA_IRQHandler+0x30e>
        return;
 8008688:	bf00      	nop
    }
  }
}
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	b2db      	uxtb	r3, r3
 800869e:	3b10      	subs	r3, #16
 80086a0:	4a14      	ldr	r2, [pc, #80]	@ (80086f4 <DMA_CalcBaseAndBitshift+0x64>)
 80086a2:	fba2 2303 	umull	r2, r3, r2, r3
 80086a6:	091b      	lsrs	r3, r3, #4
 80086a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80086aa:	4a13      	ldr	r2, [pc, #76]	@ (80086f8 <DMA_CalcBaseAndBitshift+0x68>)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4413      	add	r3, r2
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2b03      	cmp	r3, #3
 80086bc:	d909      	bls.n	80086d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80086c6:	f023 0303 	bic.w	r3, r3, #3
 80086ca:	1d1a      	adds	r2, r3, #4
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80086d0:	e007      	b.n	80086e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80086da:	f023 0303 	bic.w	r3, r3, #3
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	aaaaaaab 	.word	0xaaaaaaab
 80086f8:	080172b8 	.word	0x080172b8

080086fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008704:	2300      	movs	r3, #0
 8008706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d11f      	bne.n	8008756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2b03      	cmp	r3, #3
 800871a:	d856      	bhi.n	80087ca <DMA_CheckFifoParam+0xce>
 800871c:	a201      	add	r2, pc, #4	@ (adr r2, 8008724 <DMA_CheckFifoParam+0x28>)
 800871e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008722:	bf00      	nop
 8008724:	08008735 	.word	0x08008735
 8008728:	08008747 	.word	0x08008747
 800872c:	08008735 	.word	0x08008735
 8008730:	080087cb 	.word	0x080087cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008738:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d046      	beq.n	80087ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008744:	e043      	b.n	80087ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800874a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800874e:	d140      	bne.n	80087d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008754:	e03d      	b.n	80087d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800875e:	d121      	bne.n	80087a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2b03      	cmp	r3, #3
 8008764:	d837      	bhi.n	80087d6 <DMA_CheckFifoParam+0xda>
 8008766:	a201      	add	r2, pc, #4	@ (adr r2, 800876c <DMA_CheckFifoParam+0x70>)
 8008768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800876c:	0800877d 	.word	0x0800877d
 8008770:	08008783 	.word	0x08008783
 8008774:	0800877d 	.word	0x0800877d
 8008778:	08008795 	.word	0x08008795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	73fb      	strb	r3, [r7, #15]
      break;
 8008780:	e030      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008786:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d025      	beq.n	80087da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008792:	e022      	b.n	80087da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008798:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800879c:	d11f      	bne.n	80087de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087a2:	e01c      	b.n	80087de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2b02      	cmp	r3, #2
 80087a8:	d903      	bls.n	80087b2 <DMA_CheckFifoParam+0xb6>
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	2b03      	cmp	r3, #3
 80087ae:	d003      	beq.n	80087b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80087b0:	e018      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	73fb      	strb	r3, [r7, #15]
      break;
 80087b6:	e015      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00e      	beq.n	80087e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	73fb      	strb	r3, [r7, #15]
      break;
 80087c8:	e00b      	b.n	80087e2 <DMA_CheckFifoParam+0xe6>
      break;
 80087ca:	bf00      	nop
 80087cc:	e00a      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087ce:	bf00      	nop
 80087d0:	e008      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d2:	bf00      	nop
 80087d4:	e006      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087d6:	bf00      	nop
 80087d8:	e004      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087da:	bf00      	nop
 80087dc:	e002      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80087de:	bf00      	nop
 80087e0:	e000      	b.n	80087e4 <DMA_CheckFifoParam+0xe8>
      break;
 80087e2:	bf00      	nop
    }
  } 
  
  return status; 
 80087e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop

080087f4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008802:	4b23      	ldr	r3, [pc, #140]	@ (8008890 <HAL_FLASH_Program+0x9c>)
 8008804:	7e1b      	ldrb	r3, [r3, #24]
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_FLASH_Program+0x1a>
 800880a:	2302      	movs	r3, #2
 800880c:	e03b      	b.n	8008886 <HAL_FLASH_Program+0x92>
 800880e:	4b20      	ldr	r3, [pc, #128]	@ (8008890 <HAL_FLASH_Program+0x9c>)
 8008810:	2201      	movs	r2, #1
 8008812:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008814:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008818:	f000 f870 	bl	80088fc <FLASH_WaitForLastOperation>
 800881c:	4603      	mov	r3, r0
 800881e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8008820:	7dfb      	ldrb	r3, [r7, #23]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d12b      	bne.n	800887e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d105      	bne.n	8008838 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800882c:	783b      	ldrb	r3, [r7, #0]
 800882e:	4619      	mov	r1, r3
 8008830:	68b8      	ldr	r0, [r7, #8]
 8008832:	f000 f91b 	bl	8008a6c <FLASH_Program_Byte>
 8008836:	e016      	b.n	8008866 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d105      	bne.n	800884a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800883e:	883b      	ldrh	r3, [r7, #0]
 8008840:	4619      	mov	r1, r3
 8008842:	68b8      	ldr	r0, [r7, #8]
 8008844:	f000 f8ee 	bl	8008a24 <FLASH_Program_HalfWord>
 8008848:	e00d      	b.n	8008866 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2b02      	cmp	r3, #2
 800884e:	d105      	bne.n	800885c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	4619      	mov	r1, r3
 8008854:	68b8      	ldr	r0, [r7, #8]
 8008856:	f000 f8c3 	bl	80089e0 <FLASH_Program_Word>
 800885a:	e004      	b.n	8008866 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800885c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008860:	68b8      	ldr	r0, [r7, #8]
 8008862:	f000 f88b 	bl	800897c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008866:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800886a:	f000 f847 	bl	80088fc <FLASH_WaitForLastOperation>
 800886e:	4603      	mov	r3, r0
 8008870:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8008872:	4b08      	ldr	r3, [pc, #32]	@ (8008894 <HAL_FLASH_Program+0xa0>)
 8008874:	691b      	ldr	r3, [r3, #16]
 8008876:	4a07      	ldr	r2, [pc, #28]	@ (8008894 <HAL_FLASH_Program+0xa0>)
 8008878:	f023 0301 	bic.w	r3, r3, #1
 800887c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800887e:	4b04      	ldr	r3, [pc, #16]	@ (8008890 <HAL_FLASH_Program+0x9c>)
 8008880:	2200      	movs	r2, #0
 8008882:	761a      	strb	r2, [r3, #24]

  return status;
 8008884:	7dfb      	ldrb	r3, [r7, #23]
}
 8008886:	4618      	mov	r0, r3
 8008888:	3718      	adds	r7, #24
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20004200 	.word	0x20004200
 8008894:	40023c00 	.word	0x40023c00

08008898 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800889e:	2300      	movs	r3, #0
 80088a0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80088a2:	4b0b      	ldr	r3, [pc, #44]	@ (80088d0 <HAL_FLASH_Unlock+0x38>)
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	da0b      	bge.n	80088c2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80088aa:	4b09      	ldr	r3, [pc, #36]	@ (80088d0 <HAL_FLASH_Unlock+0x38>)
 80088ac:	4a09      	ldr	r2, [pc, #36]	@ (80088d4 <HAL_FLASH_Unlock+0x3c>)
 80088ae:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80088b0:	4b07      	ldr	r3, [pc, #28]	@ (80088d0 <HAL_FLASH_Unlock+0x38>)
 80088b2:	4a09      	ldr	r2, [pc, #36]	@ (80088d8 <HAL_FLASH_Unlock+0x40>)
 80088b4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80088b6:	4b06      	ldr	r3, [pc, #24]	@ (80088d0 <HAL_FLASH_Unlock+0x38>)
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	da01      	bge.n	80088c2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80088c2:	79fb      	ldrb	r3, [r7, #7]
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr
 80088d0:	40023c00 	.word	0x40023c00
 80088d4:	45670123 	.word	0x45670123
 80088d8:	cdef89ab 	.word	0xcdef89ab

080088dc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80088dc:	b480      	push	{r7}
 80088de:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80088e0:	4b05      	ldr	r3, [pc, #20]	@ (80088f8 <HAL_FLASH_Lock+0x1c>)
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	4a04      	ldr	r2, [pc, #16]	@ (80088f8 <HAL_FLASH_Lock+0x1c>)
 80088e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088ea:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr
 80088f8:	40023c00 	.word	0x40023c00

080088fc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b084      	sub	sp, #16
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008908:	4b1a      	ldr	r3, [pc, #104]	@ (8008974 <FLASH_WaitForLastOperation+0x78>)
 800890a:	2200      	movs	r2, #0
 800890c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800890e:	f7fe ffbb 	bl	8007888 <HAL_GetTick>
 8008912:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008914:	e010      	b.n	8008938 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891c:	d00c      	beq.n	8008938 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d007      	beq.n	8008934 <FLASH_WaitForLastOperation+0x38>
 8008924:	f7fe ffb0 	bl	8007888 <HAL_GetTick>
 8008928:	4602      	mov	r2, r0
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	429a      	cmp	r2, r3
 8008932:	d201      	bcs.n	8008938 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e019      	b.n	800896c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8008938:	4b0f      	ldr	r3, [pc, #60]	@ (8008978 <FLASH_WaitForLastOperation+0x7c>)
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008940:	2b00      	cmp	r3, #0
 8008942:	d1e8      	bne.n	8008916 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8008944:	4b0c      	ldr	r3, [pc, #48]	@ (8008978 <FLASH_WaitForLastOperation+0x7c>)
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008950:	4b09      	ldr	r3, [pc, #36]	@ (8008978 <FLASH_WaitForLastOperation+0x7c>)
 8008952:	2201      	movs	r2, #1
 8008954:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8008956:	4b08      	ldr	r3, [pc, #32]	@ (8008978 <FLASH_WaitForLastOperation+0x7c>)
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800895e:	2b00      	cmp	r3, #0
 8008960:	d003      	beq.n	800896a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8008962:	f000 f8a5 	bl	8008ab0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e000      	b.n	800896c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800896a:	2300      	movs	r3, #0

}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	20004200 	.word	0x20004200
 8008978:	40023c00 	.word	0x40023c00

0800897c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800897c:	b480      	push	{r7}
 800897e:	b085      	sub	sp, #20
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008988:	4b14      	ldr	r3, [pc, #80]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 800898a:	691b      	ldr	r3, [r3, #16]
 800898c:	4a13      	ldr	r2, [pc, #76]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 800898e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008992:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8008994:	4b11      	ldr	r3, [pc, #68]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	4a10      	ldr	r2, [pc, #64]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 800899a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800899e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80089a0:	4b0e      	ldr	r3, [pc, #56]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	4a0d      	ldr	r2, [pc, #52]	@ (80089dc <FLASH_Program_DoubleWord+0x60>)
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	683a      	ldr	r2, [r7, #0]
 80089b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80089b2:	f3bf 8f6f 	isb	sy
}
 80089b6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80089b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089bc:	f04f 0200 	mov.w	r2, #0
 80089c0:	f04f 0300 	mov.w	r3, #0
 80089c4:	000a      	movs	r2, r1
 80089c6:	2300      	movs	r3, #0
 80089c8:	68f9      	ldr	r1, [r7, #12]
 80089ca:	3104      	adds	r1, #4
 80089cc:	4613      	mov	r3, r2
 80089ce:	600b      	str	r3, [r1, #0]
}
 80089d0:	bf00      	nop
 80089d2:	3714      	adds	r7, #20
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr
 80089dc:	40023c00 	.word	0x40023c00

080089e0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80089ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008a20 <FLASH_Program_Word+0x40>)
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	4a0c      	ldr	r2, [pc, #48]	@ (8008a20 <FLASH_Program_Word+0x40>)
 80089f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80089f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008a20 <FLASH_Program_Word+0x40>)
 80089f8:	691b      	ldr	r3, [r3, #16]
 80089fa:	4a09      	ldr	r2, [pc, #36]	@ (8008a20 <FLASH_Program_Word+0x40>)
 80089fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a00:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008a02:	4b07      	ldr	r3, [pc, #28]	@ (8008a20 <FLASH_Program_Word+0x40>)
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	4a06      	ldr	r2, [pc, #24]	@ (8008a20 <FLASH_Program_Word+0x40>)
 8008a08:	f043 0301 	orr.w	r3, r3, #1
 8008a0c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	683a      	ldr	r2, [r7, #0]
 8008a12:	601a      	str	r2, [r3, #0]
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr
 8008a20:	40023c00 	.word	0x40023c00

08008a24 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008a30:	4b0d      	ldr	r3, [pc, #52]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	4a0c      	ldr	r2, [pc, #48]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8008a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	4a09      	ldr	r2, [pc, #36]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008a48:	4b07      	ldr	r3, [pc, #28]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a4a:	691b      	ldr	r3, [r3, #16]
 8008a4c:	4a06      	ldr	r2, [pc, #24]	@ (8008a68 <FLASH_Program_HalfWord+0x44>)
 8008a4e:	f043 0301 	orr.w	r3, r3, #1
 8008a52:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	887a      	ldrh	r2, [r7, #2]
 8008a58:	801a      	strh	r2, [r3, #0]
}
 8008a5a:	bf00      	nop
 8008a5c:	370c      	adds	r7, #12
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	40023c00 	.word	0x40023c00

08008a6c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	460b      	mov	r3, r1
 8008a76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008a78:	4b0c      	ldr	r3, [pc, #48]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	4a0b      	ldr	r2, [pc, #44]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8008a84:	4b09      	ldr	r3, [pc, #36]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a86:	4a09      	ldr	r2, [pc, #36]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8008a8c:	4b07      	ldr	r3, [pc, #28]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	4a06      	ldr	r2, [pc, #24]	@ (8008aac <FLASH_Program_Byte+0x40>)
 8008a92:	f043 0301 	orr.w	r3, r3, #1
 8008a96:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	78fa      	ldrb	r2, [r7, #3]
 8008a9c:	701a      	strb	r2, [r3, #0]
}
 8008a9e:	bf00      	nop
 8008aa0:	370c      	adds	r7, #12
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	40023c00 	.word	0x40023c00

08008ab0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8008ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	f003 0310 	and.w	r3, r3, #16
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d008      	beq.n	8008ad2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8008ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008ac2:	69db      	ldr	r3, [r3, #28]
 8008ac4:	f043 0310 	orr.w	r3, r3, #16
 8008ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008aca:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8008acc:	4b29      	ldr	r3, [pc, #164]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008ace:	2210      	movs	r2, #16
 8008ad0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8008ad2:	4b28      	ldr	r3, [pc, #160]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	f003 0320 	and.w	r3, r3, #32
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d008      	beq.n	8008af0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8008ade:	4b26      	ldr	r3, [pc, #152]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	f043 0308 	orr.w	r3, r3, #8
 8008ae6:	4a24      	ldr	r2, [pc, #144]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008ae8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8008aea:	4b22      	ldr	r3, [pc, #136]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008aec:	2220      	movs	r2, #32
 8008aee:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8008af0:	4b20      	ldr	r3, [pc, #128]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d008      	beq.n	8008b0e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8008afc:	4b1e      	ldr	r3, [pc, #120]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008afe:	69db      	ldr	r3, [r3, #28]
 8008b00:	f043 0304 	orr.w	r3, r3, #4
 8008b04:	4a1c      	ldr	r2, [pc, #112]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b06:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8008b08:	4b1a      	ldr	r3, [pc, #104]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b0a:	2240      	movs	r2, #64	@ 0x40
 8008b0c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8008b0e:	4b19      	ldr	r3, [pc, #100]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d008      	beq.n	8008b2c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8008b1a:	4b17      	ldr	r3, [pc, #92]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b1c:	69db      	ldr	r3, [r3, #28]
 8008b1e:	f043 0302 	orr.w	r3, r3, #2
 8008b22:	4a15      	ldr	r2, [pc, #84]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b24:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8008b26:	4b13      	ldr	r3, [pc, #76]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b28:	2280      	movs	r2, #128	@ 0x80
 8008b2a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8008b2c:	4b11      	ldr	r3, [pc, #68]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d009      	beq.n	8008b4c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8008b38:	4b0f      	ldr	r3, [pc, #60]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b3a:	69db      	ldr	r3, [r3, #28]
 8008b3c:	f043 0301 	orr.w	r3, r3, #1
 8008b40:	4a0d      	ldr	r2, [pc, #52]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b42:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8008b44:	4b0b      	ldr	r3, [pc, #44]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b4a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8008b4c:	4b09      	ldr	r3, [pc, #36]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	f003 0302 	and.w	r3, r3, #2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d008      	beq.n	8008b6a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8008b58:	4b07      	ldr	r3, [pc, #28]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b5a:	69db      	ldr	r3, [r3, #28]
 8008b5c:	f043 0320 	orr.w	r3, r3, #32
 8008b60:	4a05      	ldr	r2, [pc, #20]	@ (8008b78 <FLASH_SetErrorCode+0xc8>)
 8008b62:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8008b64:	4b03      	ldr	r3, [pc, #12]	@ (8008b74 <FLASH_SetErrorCode+0xc4>)
 8008b66:	2202      	movs	r2, #2
 8008b68:	60da      	str	r2, [r3, #12]
  }
}
 8008b6a:	bf00      	nop
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	40023c00 	.word	0x40023c00
 8008b78:	20004200 	.word	0x20004200

08008b7c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8008b86:	2300      	movs	r3, #0
 8008b88:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008b8a:	4b32      	ldr	r3, [pc, #200]	@ (8008c54 <HAL_FLASHEx_Erase+0xd8>)
 8008b8c:	7e1b      	ldrb	r3, [r3, #24]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d101      	bne.n	8008b96 <HAL_FLASHEx_Erase+0x1a>
 8008b92:	2302      	movs	r3, #2
 8008b94:	e05a      	b.n	8008c4c <HAL_FLASHEx_Erase+0xd0>
 8008b96:	4b2f      	ldr	r3, [pc, #188]	@ (8008c54 <HAL_FLASHEx_Erase+0xd8>)
 8008b98:	2201      	movs	r2, #1
 8008b9a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008b9c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008ba0:	f7ff feac 	bl	80088fc <FLASH_WaitForLastOperation>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d14a      	bne.n	8008c44 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d117      	bne.n	8008bee <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	b2da      	uxtb	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	4619      	mov	r1, r3
 8008bca:	4610      	mov	r0, r2
 8008bcc:	f000 f846 	bl	8008c5c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008bd0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008bd4:	f7ff fe92 	bl	80088fc <FLASH_WaitForLastOperation>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8008bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8008c58 <HAL_FLASHEx_Erase+0xdc>)
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	4a1d      	ldr	r2, [pc, #116]	@ (8008c58 <HAL_FLASHEx_Erase+0xdc>)
 8008be2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008be6:	f023 0304 	bic.w	r3, r3, #4
 8008bea:	6113      	str	r3, [r2, #16]
 8008bec:	e028      	b.n	8008c40 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	60bb      	str	r3, [r7, #8]
 8008bf4:	e01c      	b.n	8008c30 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	68b8      	ldr	r0, [r7, #8]
 8008c00:	f000 f866 	bl	8008cd0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008c04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8008c08:	f7ff fe78 	bl	80088fc <FLASH_WaitForLastOperation>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8008c10:	4b11      	ldr	r3, [pc, #68]	@ (8008c58 <HAL_FLASHEx_Erase+0xdc>)
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	4a10      	ldr	r2, [pc, #64]	@ (8008c58 <HAL_FLASHEx_Erase+0xdc>)
 8008c16:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8008c1a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8008c1c:	7bfb      	ldrb	r3, [r7, #15]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	601a      	str	r2, [r3, #0]
          break;
 8008c28:	e00a      	b.n	8008c40 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	60bb      	str	r3, [r7, #8]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	68da      	ldr	r2, [r3, #12]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	4413      	add	r3, r2
 8008c3a:	68ba      	ldr	r2, [r7, #8]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d3da      	bcc.n	8008bf6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008c40:	f000 f894 	bl	8008d6c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008c44:	4b03      	ldr	r3, [pc, #12]	@ (8008c54 <HAL_FLASHEx_Erase+0xd8>)
 8008c46:	2200      	movs	r2, #0
 8008c48:	761a      	strb	r2, [r3, #24]

  return status;
 8008c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3710      	adds	r7, #16
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	20004200 	.word	0x20004200
 8008c58:	40023c00 	.word	0x40023c00

08008c5c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	4603      	mov	r3, r0
 8008c64:	6039      	str	r1, [r7, #0]
 8008c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008c68:	4b18      	ldr	r3, [pc, #96]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c6a:	691b      	ldr	r3, [r3, #16]
 8008c6c:	4a17      	ldr	r2, [pc, #92]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c72:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	2b03      	cmp	r3, #3
 8008c78:	d108      	bne.n	8008c8c <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8008c7a:	4b14      	ldr	r3, [pc, #80]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c7c:	691b      	ldr	r3, [r3, #16]
 8008c7e:	4a13      	ldr	r2, [pc, #76]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c84:	f043 0304 	orr.w	r3, r3, #4
 8008c88:	6113      	str	r3, [r2, #16]
 8008c8a:	e00f      	b.n	8008cac <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d106      	bne.n	8008ca0 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8008c92:	4b0e      	ldr	r3, [pc, #56]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c94:	691b      	ldr	r3, [r3, #16]
 8008c96:	4a0d      	ldr	r2, [pc, #52]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008c98:	f043 0304 	orr.w	r3, r3, #4
 8008c9c:	6113      	str	r3, [r2, #16]
 8008c9e:	e005      	b.n	8008cac <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8008ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	4a09      	ldr	r2, [pc, #36]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008caa:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8008cac:	4b07      	ldr	r3, [pc, #28]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008cae:	691a      	ldr	r2, [r3, #16]
 8008cb0:	79fb      	ldrb	r3, [r7, #7]
 8008cb2:	021b      	lsls	r3, r3, #8
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	4a05      	ldr	r2, [pc, #20]	@ (8008ccc <FLASH_MassErase+0x70>)
 8008cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cbc:	6113      	str	r3, [r2, #16]
}
 8008cbe:	bf00      	nop
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	40023c00 	.word	0x40023c00

08008cd0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8008ce0:	78fb      	ldrb	r3, [r7, #3]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60fb      	str	r3, [r7, #12]
 8008cea:	e010      	b.n	8008d0e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8008cec:	78fb      	ldrb	r3, [r7, #3]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d103      	bne.n	8008cfa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8008cf2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008cf6:	60fb      	str	r3, [r7, #12]
 8008cf8:	e009      	b.n	8008d0e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8008cfa:	78fb      	ldrb	r3, [r7, #3]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d103      	bne.n	8008d08 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8008d00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d04:	60fb      	str	r3, [r7, #12]
 8008d06:	e002      	b.n	8008d0e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8008d08:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008d0c:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b0b      	cmp	r3, #11
 8008d12:	d902      	bls.n	8008d1a <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	3304      	adds	r3, #4
 8008d18:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8008d1a:	4b13      	ldr	r3, [pc, #76]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	4a12      	ldr	r2, [pc, #72]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d24:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8008d26:	4b10      	ldr	r3, [pc, #64]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d28:	691a      	ldr	r2, [r3, #16]
 8008d2a:	490f      	ldr	r1, [pc, #60]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8008d32:	4b0d      	ldr	r3, [pc, #52]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	4a0c      	ldr	r2, [pc, #48]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d38:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008d3c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8008d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d40:	691a      	ldr	r2, [r3, #16]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	00db      	lsls	r3, r3, #3
 8008d46:	4313      	orrs	r3, r2
 8008d48:	4a07      	ldr	r2, [pc, #28]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d4a:	f043 0302 	orr.w	r3, r3, #2
 8008d4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8008d50:	4b05      	ldr	r3, [pc, #20]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d52:	691b      	ldr	r3, [r3, #16]
 8008d54:	4a04      	ldr	r2, [pc, #16]	@ (8008d68 <FLASH_Erase_Sector+0x98>)
 8008d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d5a:	6113      	str	r3, [r2, #16]
}
 8008d5c:	bf00      	nop
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr
 8008d68:	40023c00 	.word	0x40023c00

08008d6c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8008d70:	4b20      	ldr	r3, [pc, #128]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d017      	beq.n	8008dac <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a1c      	ldr	r2, [pc, #112]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d82:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d86:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008d88:	4b1a      	ldr	r3, [pc, #104]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a19      	ldr	r2, [pc, #100]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d8e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008d92:	6013      	str	r3, [r2, #0]
 8008d94:	4b17      	ldr	r3, [pc, #92]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a16      	ldr	r2, [pc, #88]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008d9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008d9e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008da0:	4b14      	ldr	r3, [pc, #80]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a13      	ldr	r2, [pc, #76]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008daa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8008dac:	4b11      	ldr	r3, [pc, #68]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d017      	beq.n	8008de8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8008db8:	4b0e      	ldr	r3, [pc, #56]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008dc2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a0a      	ldr	r2, [pc, #40]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008dce:	6013      	str	r3, [r2, #0]
 8008dd0:	4b08      	ldr	r3, [pc, #32]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a07      	ldr	r2, [pc, #28]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dda:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008ddc:	4b05      	ldr	r3, [pc, #20]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a04      	ldr	r2, [pc, #16]	@ (8008df4 <FLASH_FlushCaches+0x88>)
 8008de2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008de6:	6013      	str	r3, [r2, #0]
  }
}
 8008de8:	bf00      	nop
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	40023c00 	.word	0x40023c00

08008df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b089      	sub	sp, #36	@ 0x24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008e02:	2300      	movs	r3, #0
 8008e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008e06:	2300      	movs	r3, #0
 8008e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e0e:	2300      	movs	r3, #0
 8008e10:	61fb      	str	r3, [r7, #28]
 8008e12:	e177      	b.n	8009104 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008e14:	2201      	movs	r2, #1
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	697a      	ldr	r2, [r7, #20]
 8008e24:	4013      	ands	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008e28:	693a      	ldr	r2, [r7, #16]
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	f040 8166 	bne.w	80090fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	f003 0303 	and.w	r3, r3, #3
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d005      	beq.n	8008e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d130      	bne.n	8008eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	005b      	lsls	r3, r3, #1
 8008e54:	2203      	movs	r2, #3
 8008e56:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5a:	43db      	mvns	r3, r3
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	4013      	ands	r3, r2
 8008e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	68da      	ldr	r2, [r3, #12]
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	005b      	lsls	r3, r3, #1
 8008e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e6e:	69ba      	ldr	r2, [r7, #24]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008e80:	2201      	movs	r2, #1
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	fa02 f303 	lsl.w	r3, r2, r3
 8008e88:	43db      	mvns	r3, r3
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	4013      	ands	r3, r2
 8008e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	091b      	lsrs	r3, r3, #4
 8008e96:	f003 0201 	and.w	r2, r3, #1
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea0:	69ba      	ldr	r2, [r7, #24]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	f003 0303 	and.w	r3, r3, #3
 8008eb4:	2b03      	cmp	r3, #3
 8008eb6:	d017      	beq.n	8008ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008ebe:	69fb      	ldr	r3, [r7, #28]
 8008ec0:	005b      	lsls	r3, r3, #1
 8008ec2:	2203      	movs	r2, #3
 8008ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec8:	43db      	mvns	r3, r3
 8008eca:	69ba      	ldr	r2, [r7, #24]
 8008ecc:	4013      	ands	r3, r2
 8008ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	689a      	ldr	r2, [r3, #8]
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	005b      	lsls	r3, r3, #1
 8008ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	f003 0303 	and.w	r3, r3, #3
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d123      	bne.n	8008f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	08da      	lsrs	r2, r3, #3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	3208      	adds	r2, #8
 8008efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	220f      	movs	r2, #15
 8008f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f10:	43db      	mvns	r3, r3
 8008f12:	69ba      	ldr	r2, [r7, #24]
 8008f14:	4013      	ands	r3, r2
 8008f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	691a      	ldr	r2, [r3, #16]
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	f003 0307 	and.w	r3, r3, #7
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	fa02 f303 	lsl.w	r3, r2, r3
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	08da      	lsrs	r2, r3, #3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	3208      	adds	r2, #8
 8008f36:	69b9      	ldr	r1, [r7, #24]
 8008f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	005b      	lsls	r3, r3, #1
 8008f46:	2203      	movs	r2, #3
 8008f48:	fa02 f303 	lsl.w	r3, r2, r3
 8008f4c:	43db      	mvns	r3, r3
 8008f4e:	69ba      	ldr	r2, [r7, #24]
 8008f50:	4013      	ands	r3, r2
 8008f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f003 0203 	and.w	r2, r3, #3
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	005b      	lsls	r3, r3, #1
 8008f60:	fa02 f303 	lsl.w	r3, r2, r3
 8008f64:	69ba      	ldr	r2, [r7, #24]
 8008f66:	4313      	orrs	r3, r2
 8008f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	69ba      	ldr	r2, [r7, #24]
 8008f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f000 80c0 	beq.w	80090fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f7e:	2300      	movs	r3, #0
 8008f80:	60fb      	str	r3, [r7, #12]
 8008f82:	4b66      	ldr	r3, [pc, #408]	@ (800911c <HAL_GPIO_Init+0x324>)
 8008f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f86:	4a65      	ldr	r2, [pc, #404]	@ (800911c <HAL_GPIO_Init+0x324>)
 8008f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008f8e:	4b63      	ldr	r3, [pc, #396]	@ (800911c <HAL_GPIO_Init+0x324>)
 8008f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f96:	60fb      	str	r3, [r7, #12]
 8008f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008f9a:	4a61      	ldr	r2, [pc, #388]	@ (8009120 <HAL_GPIO_Init+0x328>)
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	089b      	lsrs	r3, r3, #2
 8008fa0:	3302      	adds	r3, #2
 8008fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	f003 0303 	and.w	r3, r3, #3
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	220f      	movs	r2, #15
 8008fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb6:	43db      	mvns	r3, r3
 8008fb8:	69ba      	ldr	r2, [r7, #24]
 8008fba:	4013      	ands	r3, r2
 8008fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a58      	ldr	r2, [pc, #352]	@ (8009124 <HAL_GPIO_Init+0x32c>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d037      	beq.n	8009036 <HAL_GPIO_Init+0x23e>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a57      	ldr	r2, [pc, #348]	@ (8009128 <HAL_GPIO_Init+0x330>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d031      	beq.n	8009032 <HAL_GPIO_Init+0x23a>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a56      	ldr	r2, [pc, #344]	@ (800912c <HAL_GPIO_Init+0x334>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d02b      	beq.n	800902e <HAL_GPIO_Init+0x236>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a55      	ldr	r2, [pc, #340]	@ (8009130 <HAL_GPIO_Init+0x338>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d025      	beq.n	800902a <HAL_GPIO_Init+0x232>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a54      	ldr	r2, [pc, #336]	@ (8009134 <HAL_GPIO_Init+0x33c>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d01f      	beq.n	8009026 <HAL_GPIO_Init+0x22e>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a53      	ldr	r2, [pc, #332]	@ (8009138 <HAL_GPIO_Init+0x340>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d019      	beq.n	8009022 <HAL_GPIO_Init+0x22a>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a52      	ldr	r2, [pc, #328]	@ (800913c <HAL_GPIO_Init+0x344>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d013      	beq.n	800901e <HAL_GPIO_Init+0x226>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a51      	ldr	r2, [pc, #324]	@ (8009140 <HAL_GPIO_Init+0x348>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d00d      	beq.n	800901a <HAL_GPIO_Init+0x222>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a50      	ldr	r2, [pc, #320]	@ (8009144 <HAL_GPIO_Init+0x34c>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d007      	beq.n	8009016 <HAL_GPIO_Init+0x21e>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a4f      	ldr	r2, [pc, #316]	@ (8009148 <HAL_GPIO_Init+0x350>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d101      	bne.n	8009012 <HAL_GPIO_Init+0x21a>
 800900e:	2309      	movs	r3, #9
 8009010:	e012      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009012:	230a      	movs	r3, #10
 8009014:	e010      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009016:	2308      	movs	r3, #8
 8009018:	e00e      	b.n	8009038 <HAL_GPIO_Init+0x240>
 800901a:	2307      	movs	r3, #7
 800901c:	e00c      	b.n	8009038 <HAL_GPIO_Init+0x240>
 800901e:	2306      	movs	r3, #6
 8009020:	e00a      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009022:	2305      	movs	r3, #5
 8009024:	e008      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009026:	2304      	movs	r3, #4
 8009028:	e006      	b.n	8009038 <HAL_GPIO_Init+0x240>
 800902a:	2303      	movs	r3, #3
 800902c:	e004      	b.n	8009038 <HAL_GPIO_Init+0x240>
 800902e:	2302      	movs	r3, #2
 8009030:	e002      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009032:	2301      	movs	r3, #1
 8009034:	e000      	b.n	8009038 <HAL_GPIO_Init+0x240>
 8009036:	2300      	movs	r3, #0
 8009038:	69fa      	ldr	r2, [r7, #28]
 800903a:	f002 0203 	and.w	r2, r2, #3
 800903e:	0092      	lsls	r2, r2, #2
 8009040:	4093      	lsls	r3, r2
 8009042:	69ba      	ldr	r2, [r7, #24]
 8009044:	4313      	orrs	r3, r2
 8009046:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009048:	4935      	ldr	r1, [pc, #212]	@ (8009120 <HAL_GPIO_Init+0x328>)
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	089b      	lsrs	r3, r3, #2
 800904e:	3302      	adds	r3, #2
 8009050:	69ba      	ldr	r2, [r7, #24]
 8009052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009056:	4b3d      	ldr	r3, [pc, #244]	@ (800914c <HAL_GPIO_Init+0x354>)
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	43db      	mvns	r3, r3
 8009060:	69ba      	ldr	r2, [r7, #24]
 8009062:	4013      	ands	r3, r2
 8009064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d003      	beq.n	800907a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009072:	69ba      	ldr	r2, [r7, #24]
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	4313      	orrs	r3, r2
 8009078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800907a:	4a34      	ldr	r2, [pc, #208]	@ (800914c <HAL_GPIO_Init+0x354>)
 800907c:	69bb      	ldr	r3, [r7, #24]
 800907e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009080:	4b32      	ldr	r3, [pc, #200]	@ (800914c <HAL_GPIO_Init+0x354>)
 8009082:	68db      	ldr	r3, [r3, #12]
 8009084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	43db      	mvns	r3, r3
 800908a:	69ba      	ldr	r2, [r7, #24]
 800908c:	4013      	ands	r3, r2
 800908e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d003      	beq.n	80090a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800909c:	69ba      	ldr	r2, [r7, #24]
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80090a4:	4a29      	ldr	r2, [pc, #164]	@ (800914c <HAL_GPIO_Init+0x354>)
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80090aa:	4b28      	ldr	r3, [pc, #160]	@ (800914c <HAL_GPIO_Init+0x354>)
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	43db      	mvns	r3, r3
 80090b4:	69ba      	ldr	r2, [r7, #24]
 80090b6:	4013      	ands	r3, r2
 80090b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80090c6:	69ba      	ldr	r2, [r7, #24]
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80090ce:	4a1f      	ldr	r2, [pc, #124]	@ (800914c <HAL_GPIO_Init+0x354>)
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80090d4:	4b1d      	ldr	r3, [pc, #116]	@ (800914c <HAL_GPIO_Init+0x354>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	43db      	mvns	r3, r3
 80090de:	69ba      	ldr	r2, [r7, #24]
 80090e0:	4013      	ands	r3, r2
 80090e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d003      	beq.n	80090f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80090f0:	69ba      	ldr	r2, [r7, #24]
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	4313      	orrs	r3, r2
 80090f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80090f8:	4a14      	ldr	r2, [pc, #80]	@ (800914c <HAL_GPIO_Init+0x354>)
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	3301      	adds	r3, #1
 8009102:	61fb      	str	r3, [r7, #28]
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	2b0f      	cmp	r3, #15
 8009108:	f67f ae84 	bls.w	8008e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800910c:	bf00      	nop
 800910e:	bf00      	nop
 8009110:	3724      	adds	r7, #36	@ 0x24
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	40023800 	.word	0x40023800
 8009120:	40013800 	.word	0x40013800
 8009124:	40020000 	.word	0x40020000
 8009128:	40020400 	.word	0x40020400
 800912c:	40020800 	.word	0x40020800
 8009130:	40020c00 	.word	0x40020c00
 8009134:	40021000 	.word	0x40021000
 8009138:	40021400 	.word	0x40021400
 800913c:	40021800 	.word	0x40021800
 8009140:	40021c00 	.word	0x40021c00
 8009144:	40022000 	.word	0x40022000
 8009148:	40022400 	.word	0x40022400
 800914c:	40013c00 	.word	0x40013c00

08009150 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	460b      	mov	r3, r1
 800915a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	691a      	ldr	r2, [r3, #16]
 8009160:	887b      	ldrh	r3, [r7, #2]
 8009162:	4013      	ands	r3, r2
 8009164:	2b00      	cmp	r3, #0
 8009166:	d002      	beq.n	800916e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009168:	2301      	movs	r3, #1
 800916a:	73fb      	strb	r3, [r7, #15]
 800916c:	e001      	b.n	8009172 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800916e:	2300      	movs	r3, #0
 8009170:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009172:	7bfb      	ldrb	r3, [r7, #15]
}
 8009174:	4618      	mov	r0, r3
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	460b      	mov	r3, r1
 800918a:	807b      	strh	r3, [r7, #2]
 800918c:	4613      	mov	r3, r2
 800918e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009190:	787b      	ldrb	r3, [r7, #1]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009196:	887a      	ldrh	r2, [r7, #2]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800919c:	e003      	b.n	80091a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800919e:	887b      	ldrh	r3, [r7, #2]
 80091a0:	041a      	lsls	r2, r3, #16
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	619a      	str	r2, [r3, #24]
}
 80091a6:	bf00      	nop
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b086      	sub	sp, #24
 80091b6:	af02      	add	r7, sp, #8
 80091b8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e101      	b.n	80093c8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d106      	bne.n	80091e4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f008 fa12 	bl	8011608 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2203      	movs	r2, #3
 80091e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091f2:	d102      	bne.n	80091fa <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4618      	mov	r0, r3
 8009200:	f004 fdbf 	bl	800dd82 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6818      	ldr	r0, [r3, #0]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	7c1a      	ldrb	r2, [r3, #16]
 800920c:	f88d 2000 	strb.w	r2, [sp]
 8009210:	3304      	adds	r3, #4
 8009212:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009214:	f004 fc9e 	bl	800db54 <USB_CoreInit>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d005      	beq.n	800922a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2202      	movs	r2, #2
 8009222:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e0ce      	b.n	80093c8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2100      	movs	r1, #0
 8009230:	4618      	mov	r0, r3
 8009232:	f004 fdb7 	bl	800dda4 <USB_SetCurrentMode>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d005      	beq.n	8009248 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2202      	movs	r2, #2
 8009240:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009244:	2301      	movs	r3, #1
 8009246:	e0bf      	b.n	80093c8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009248:	2300      	movs	r3, #0
 800924a:	73fb      	strb	r3, [r7, #15]
 800924c:	e04a      	b.n	80092e4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800924e:	7bfa      	ldrb	r2, [r7, #15]
 8009250:	6879      	ldr	r1, [r7, #4]
 8009252:	4613      	mov	r3, r2
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	4413      	add	r3, r2
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	440b      	add	r3, r1
 800925c:	3315      	adds	r3, #21
 800925e:	2201      	movs	r2, #1
 8009260:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009262:	7bfa      	ldrb	r2, [r7, #15]
 8009264:	6879      	ldr	r1, [r7, #4]
 8009266:	4613      	mov	r3, r2
 8009268:	00db      	lsls	r3, r3, #3
 800926a:	4413      	add	r3, r2
 800926c:	009b      	lsls	r3, r3, #2
 800926e:	440b      	add	r3, r1
 8009270:	3314      	adds	r3, #20
 8009272:	7bfa      	ldrb	r2, [r7, #15]
 8009274:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009276:	7bfa      	ldrb	r2, [r7, #15]
 8009278:	7bfb      	ldrb	r3, [r7, #15]
 800927a:	b298      	uxth	r0, r3
 800927c:	6879      	ldr	r1, [r7, #4]
 800927e:	4613      	mov	r3, r2
 8009280:	00db      	lsls	r3, r3, #3
 8009282:	4413      	add	r3, r2
 8009284:	009b      	lsls	r3, r3, #2
 8009286:	440b      	add	r3, r1
 8009288:	332e      	adds	r3, #46	@ 0x2e
 800928a:	4602      	mov	r2, r0
 800928c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800928e:	7bfa      	ldrb	r2, [r7, #15]
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	4613      	mov	r3, r2
 8009294:	00db      	lsls	r3, r3, #3
 8009296:	4413      	add	r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	440b      	add	r3, r1
 800929c:	3318      	adds	r3, #24
 800929e:	2200      	movs	r2, #0
 80092a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80092a2:	7bfa      	ldrb	r2, [r7, #15]
 80092a4:	6879      	ldr	r1, [r7, #4]
 80092a6:	4613      	mov	r3, r2
 80092a8:	00db      	lsls	r3, r3, #3
 80092aa:	4413      	add	r3, r2
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	440b      	add	r3, r1
 80092b0:	331c      	adds	r3, #28
 80092b2:	2200      	movs	r2, #0
 80092b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80092b6:	7bfa      	ldrb	r2, [r7, #15]
 80092b8:	6879      	ldr	r1, [r7, #4]
 80092ba:	4613      	mov	r3, r2
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	4413      	add	r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	440b      	add	r3, r1
 80092c4:	3320      	adds	r3, #32
 80092c6:	2200      	movs	r2, #0
 80092c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80092ca:	7bfa      	ldrb	r2, [r7, #15]
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	4613      	mov	r3, r2
 80092d0:	00db      	lsls	r3, r3, #3
 80092d2:	4413      	add	r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	3324      	adds	r3, #36	@ 0x24
 80092da:	2200      	movs	r2, #0
 80092dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092de:	7bfb      	ldrb	r3, [r7, #15]
 80092e0:	3301      	adds	r3, #1
 80092e2:	73fb      	strb	r3, [r7, #15]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	791b      	ldrb	r3, [r3, #4]
 80092e8:	7bfa      	ldrb	r2, [r7, #15]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d3af      	bcc.n	800924e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092ee:	2300      	movs	r3, #0
 80092f0:	73fb      	strb	r3, [r7, #15]
 80092f2:	e044      	b.n	800937e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80092f4:	7bfa      	ldrb	r2, [r7, #15]
 80092f6:	6879      	ldr	r1, [r7, #4]
 80092f8:	4613      	mov	r3, r2
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	440b      	add	r3, r1
 8009302:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8009306:	2200      	movs	r2, #0
 8009308:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800930a:	7bfa      	ldrb	r2, [r7, #15]
 800930c:	6879      	ldr	r1, [r7, #4]
 800930e:	4613      	mov	r3, r2
 8009310:	00db      	lsls	r3, r3, #3
 8009312:	4413      	add	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	440b      	add	r3, r1
 8009318:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800931c:	7bfa      	ldrb	r2, [r7, #15]
 800931e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009320:	7bfa      	ldrb	r2, [r7, #15]
 8009322:	6879      	ldr	r1, [r7, #4]
 8009324:	4613      	mov	r3, r2
 8009326:	00db      	lsls	r3, r3, #3
 8009328:	4413      	add	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	440b      	add	r3, r1
 800932e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009332:	2200      	movs	r2, #0
 8009334:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009336:	7bfa      	ldrb	r2, [r7, #15]
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	00db      	lsls	r3, r3, #3
 800933e:	4413      	add	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	440b      	add	r3, r1
 8009344:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8009348:	2200      	movs	r2, #0
 800934a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800934c:	7bfa      	ldrb	r2, [r7, #15]
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	4613      	mov	r3, r2
 8009352:	00db      	lsls	r3, r3, #3
 8009354:	4413      	add	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	440b      	add	r3, r1
 800935a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800935e:	2200      	movs	r2, #0
 8009360:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009362:	7bfa      	ldrb	r2, [r7, #15]
 8009364:	6879      	ldr	r1, [r7, #4]
 8009366:	4613      	mov	r3, r2
 8009368:	00db      	lsls	r3, r3, #3
 800936a:	4413      	add	r3, r2
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	440b      	add	r3, r1
 8009370:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009374:	2200      	movs	r2, #0
 8009376:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009378:	7bfb      	ldrb	r3, [r7, #15]
 800937a:	3301      	adds	r3, #1
 800937c:	73fb      	strb	r3, [r7, #15]
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	791b      	ldrb	r3, [r3, #4]
 8009382:	7bfa      	ldrb	r2, [r7, #15]
 8009384:	429a      	cmp	r2, r3
 8009386:	d3b5      	bcc.n	80092f4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6818      	ldr	r0, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	7c1a      	ldrb	r2, [r3, #16]
 8009390:	f88d 2000 	strb.w	r2, [sp]
 8009394:	3304      	adds	r3, #4
 8009396:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009398:	f004 fd50 	bl	800de3c <USB_DevInit>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d005      	beq.n	80093ae <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2202      	movs	r2, #2
 80093a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e00c      	b.n	80093c8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2201      	movs	r2, #1
 80093b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f005 fd9a 	bl	800eefa <USB_DevDisconnect>

  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d101      	bne.n	80093ec <HAL_PCD_Start+0x1c>
 80093e8:	2302      	movs	r3, #2
 80093ea:	e022      	b.n	8009432 <HAL_PCD_Start+0x62>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d009      	beq.n	8009414 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8009404:	2b01      	cmp	r3, #1
 8009406:	d105      	bne.n	8009414 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800940c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4618      	mov	r0, r3
 800941a:	f004 fca1 	bl	800dd60 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4618      	mov	r0, r3
 8009424:	f005 fd48 	bl	800eeb8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800943a:	b590      	push	{r4, r7, lr}
 800943c:	b08d      	sub	sp, #52	@ 0x34
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009448:	6a3b      	ldr	r3, [r7, #32]
 800944a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4618      	mov	r0, r3
 8009452:	f005 fe06 	bl	800f062 <USB_GetMode>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	f040 848c 	bne.w	8009d76 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4618      	mov	r0, r3
 8009464:	f005 fd6a 	bl	800ef3c <USB_ReadInterrupts>
 8009468:	4603      	mov	r3, r0
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 8482 	beq.w	8009d74 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	0a1b      	lsrs	r3, r3, #8
 800947a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4618      	mov	r0, r3
 800948a:	f005 fd57 	bl	800ef3c <USB_ReadInterrupts>
 800948e:	4603      	mov	r3, r0
 8009490:	f003 0302 	and.w	r3, r3, #2
 8009494:	2b02      	cmp	r3, #2
 8009496:	d107      	bne.n	80094a8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	695a      	ldr	r2, [r3, #20]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f002 0202 	and.w	r2, r2, #2
 80094a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f005 fd45 	bl	800ef3c <USB_ReadInterrupts>
 80094b2:	4603      	mov	r3, r0
 80094b4:	f003 0310 	and.w	r3, r3, #16
 80094b8:	2b10      	cmp	r3, #16
 80094ba:	d161      	bne.n	8009580 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	699a      	ldr	r2, [r3, #24]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f022 0210 	bic.w	r2, r2, #16
 80094ca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	6a1b      	ldr	r3, [r3, #32]
 80094d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	f003 020f 	and.w	r2, r3, #15
 80094d8:	4613      	mov	r3, r2
 80094da:	00db      	lsls	r3, r3, #3
 80094dc:	4413      	add	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	4413      	add	r3, r2
 80094e8:	3304      	adds	r3, #4
 80094ea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80094f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80094f6:	d124      	bne.n	8009542 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80094f8:	69ba      	ldr	r2, [r7, #24]
 80094fa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80094fe:	4013      	ands	r3, r2
 8009500:	2b00      	cmp	r3, #0
 8009502:	d035      	beq.n	8009570 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	091b      	lsrs	r3, r3, #4
 800950c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800950e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009512:	b29b      	uxth	r3, r3
 8009514:	461a      	mov	r2, r3
 8009516:	6a38      	ldr	r0, [r7, #32]
 8009518:	f005 fb7c 	bl	800ec14 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	68da      	ldr	r2, [r3, #12]
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	091b      	lsrs	r3, r3, #4
 8009524:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009528:	441a      	add	r2, r3
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	695a      	ldr	r2, [r3, #20]
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	091b      	lsrs	r3, r3, #4
 8009536:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800953a:	441a      	add	r2, r3
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	615a      	str	r2, [r3, #20]
 8009540:	e016      	b.n	8009570 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8009548:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800954c:	d110      	bne.n	8009570 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009554:	2208      	movs	r2, #8
 8009556:	4619      	mov	r1, r3
 8009558:	6a38      	ldr	r0, [r7, #32]
 800955a:	f005 fb5b 	bl	800ec14 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	695a      	ldr	r2, [r3, #20]
 8009562:	69bb      	ldr	r3, [r7, #24]
 8009564:	091b      	lsrs	r3, r3, #4
 8009566:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800956a:	441a      	add	r2, r3
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	699a      	ldr	r2, [r3, #24]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f042 0210 	orr.w	r2, r2, #16
 800957e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4618      	mov	r0, r3
 8009586:	f005 fcd9 	bl	800ef3c <USB_ReadInterrupts>
 800958a:	4603      	mov	r3, r0
 800958c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009590:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009594:	f040 80a7 	bne.w	80096e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009598:	2300      	movs	r3, #0
 800959a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4618      	mov	r0, r3
 80095a2:	f005 fcde 	bl	800ef62 <USB_ReadDevAllOutEpInterrupt>
 80095a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80095a8:	e099      	b.n	80096de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80095aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 808e 	beq.w	80096d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095bc:	b2d2      	uxtb	r2, r2
 80095be:	4611      	mov	r1, r2
 80095c0:	4618      	mov	r0, r3
 80095c2:	f005 fd02 	bl	800efca <USB_ReadDevOutEPInterrupt>
 80095c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	f003 0301 	and.w	r3, r3, #1
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00c      	beq.n	80095ec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80095d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d4:	015a      	lsls	r2, r3, #5
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	4413      	add	r3, r2
 80095da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095de:	461a      	mov	r2, r3
 80095e0:	2301      	movs	r3, #1
 80095e2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80095e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 fea4 	bl	800a334 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	f003 0308 	and.w	r3, r3, #8
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00c      	beq.n	8009610 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	015a      	lsls	r2, r3, #5
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	4413      	add	r3, r2
 80095fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009602:	461a      	mov	r2, r3
 8009604:	2308      	movs	r3, #8
 8009606:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009608:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 ff7a 	bl	800a504 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	f003 0310 	and.w	r3, r3, #16
 8009616:	2b00      	cmp	r3, #0
 8009618:	d008      	beq.n	800962c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800961a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961c:	015a      	lsls	r2, r3, #5
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	4413      	add	r3, r2
 8009622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009626:	461a      	mov	r2, r3
 8009628:	2310      	movs	r3, #16
 800962a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	f003 0302 	and.w	r3, r3, #2
 8009632:	2b00      	cmp	r3, #0
 8009634:	d030      	beq.n	8009698 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	695b      	ldr	r3, [r3, #20]
 800963a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800963e:	2b80      	cmp	r3, #128	@ 0x80
 8009640:	d109      	bne.n	8009656 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	69fa      	ldr	r2, [r7, #28]
 800964c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009650:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009654:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009658:	4613      	mov	r3, r2
 800965a:	00db      	lsls	r3, r3, #3
 800965c:	4413      	add	r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	4413      	add	r3, r2
 8009668:	3304      	adds	r3, #4
 800966a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	78db      	ldrb	r3, [r3, #3]
 8009670:	2b01      	cmp	r3, #1
 8009672:	d108      	bne.n	8009686 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	2200      	movs	r2, #0
 8009678:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967c:	b2db      	uxtb	r3, r3
 800967e:	4619      	mov	r1, r3
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f008 f8c7 	bl	8011814 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009688:	015a      	lsls	r2, r3, #5
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	4413      	add	r3, r2
 800968e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009692:	461a      	mov	r2, r3
 8009694:	2302      	movs	r3, #2
 8009696:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	f003 0320 	and.w	r3, r3, #32
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d008      	beq.n	80096b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	015a      	lsls	r2, r3, #5
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	4413      	add	r3, r2
 80096aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ae:	461a      	mov	r2, r3
 80096b0:	2320      	movs	r3, #32
 80096b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d009      	beq.n	80096d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80096be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c0:	015a      	lsls	r2, r3, #5
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	4413      	add	r3, r2
 80096c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096ca:	461a      	mov	r2, r3
 80096cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80096d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d4:	3301      	adds	r3, #1
 80096d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80096d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096da:	085b      	lsrs	r3, r3, #1
 80096dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80096de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f47f af62 	bne.w	80095aa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4618      	mov	r0, r3
 80096ec:	f005 fc26 	bl	800ef3c <USB_ReadInterrupts>
 80096f0:	4603      	mov	r3, r0
 80096f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80096f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096fa:	f040 80db 	bne.w	80098b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4618      	mov	r0, r3
 8009704:	f005 fc47 	bl	800ef96 <USB_ReadDevAllInEpInterrupt>
 8009708:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800970a:	2300      	movs	r3, #0
 800970c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800970e:	e0cd      	b.n	80098ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	2b00      	cmp	r3, #0
 8009718:	f000 80c2 	beq.w	80098a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009722:	b2d2      	uxtb	r2, r2
 8009724:	4611      	mov	r1, r2
 8009726:	4618      	mov	r0, r3
 8009728:	f005 fc6d 	bl	800f006 <USB_ReadDevInEPInterrupt>
 800972c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	f003 0301 	and.w	r3, r3, #1
 8009734:	2b00      	cmp	r3, #0
 8009736:	d057      	beq.n	80097e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800973a:	f003 030f 	and.w	r3, r3, #15
 800973e:	2201      	movs	r2, #1
 8009740:	fa02 f303 	lsl.w	r3, r2, r3
 8009744:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800974c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	43db      	mvns	r3, r3
 8009752:	69f9      	ldr	r1, [r7, #28]
 8009754:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009758:	4013      	ands	r3, r2
 800975a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800975c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975e:	015a      	lsls	r2, r3, #5
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	4413      	add	r3, r2
 8009764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009768:	461a      	mov	r2, r3
 800976a:	2301      	movs	r3, #1
 800976c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	799b      	ldrb	r3, [r3, #6]
 8009772:	2b01      	cmp	r3, #1
 8009774:	d132      	bne.n	80097dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009776:	6879      	ldr	r1, [r7, #4]
 8009778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800977a:	4613      	mov	r3, r2
 800977c:	00db      	lsls	r3, r3, #3
 800977e:	4413      	add	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	3320      	adds	r3, #32
 8009786:	6819      	ldr	r1, [r3, #0]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800978c:	4613      	mov	r3, r2
 800978e:	00db      	lsls	r3, r3, #3
 8009790:	4413      	add	r3, r2
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	4403      	add	r3, r0
 8009796:	331c      	adds	r3, #28
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4419      	add	r1, r3
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097a0:	4613      	mov	r3, r2
 80097a2:	00db      	lsls	r3, r3, #3
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	4403      	add	r3, r0
 80097aa:	3320      	adds	r3, #32
 80097ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80097ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d113      	bne.n	80097dc <HAL_PCD_IRQHandler+0x3a2>
 80097b4:	6879      	ldr	r1, [r7, #4]
 80097b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097b8:	4613      	mov	r3, r2
 80097ba:	00db      	lsls	r3, r3, #3
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	440b      	add	r3, r1
 80097c2:	3324      	adds	r3, #36	@ 0x24
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d108      	bne.n	80097dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80097d4:	461a      	mov	r2, r3
 80097d6:	2101      	movs	r1, #1
 80097d8:	f005 fc74 	bl	800f0c4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80097dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	4619      	mov	r1, r3
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f007 ff91 	bl	801170a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	f003 0308 	and.w	r3, r3, #8
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d008      	beq.n	8009804 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	015a      	lsls	r2, r3, #5
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	4413      	add	r3, r2
 80097fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097fe:	461a      	mov	r2, r3
 8009800:	2308      	movs	r3, #8
 8009802:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	f003 0310 	and.w	r3, r3, #16
 800980a:	2b00      	cmp	r3, #0
 800980c:	d008      	beq.n	8009820 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800980e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009810:	015a      	lsls	r2, r3, #5
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	4413      	add	r3, r2
 8009816:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800981a:	461a      	mov	r2, r3
 800981c:	2310      	movs	r3, #16
 800981e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009826:	2b00      	cmp	r3, #0
 8009828:	d008      	beq.n	800983c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800982a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982c:	015a      	lsls	r2, r3, #5
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	4413      	add	r3, r2
 8009832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009836:	461a      	mov	r2, r3
 8009838:	2340      	movs	r3, #64	@ 0x40
 800983a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	f003 0302 	and.w	r3, r3, #2
 8009842:	2b00      	cmp	r3, #0
 8009844:	d023      	beq.n	800988e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009846:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009848:	6a38      	ldr	r0, [r7, #32]
 800984a:	f004 fc5b 	bl	800e104 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800984e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009850:	4613      	mov	r3, r2
 8009852:	00db      	lsls	r3, r3, #3
 8009854:	4413      	add	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	3310      	adds	r3, #16
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	4413      	add	r3, r2
 800985e:	3304      	adds	r3, #4
 8009860:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	78db      	ldrb	r3, [r3, #3]
 8009866:	2b01      	cmp	r3, #1
 8009868:	d108      	bne.n	800987c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	2200      	movs	r2, #0
 800986e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	b2db      	uxtb	r3, r3
 8009874:	4619      	mov	r1, r3
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f007 ffde 	bl	8011838 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800987c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987e:	015a      	lsls	r2, r3, #5
 8009880:	69fb      	ldr	r3, [r7, #28]
 8009882:	4413      	add	r3, r2
 8009884:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009888:	461a      	mov	r2, r3
 800988a:	2302      	movs	r3, #2
 800988c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009894:	2b00      	cmp	r3, #0
 8009896:	d003      	beq.n	80098a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009898:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 fcbd 	bl	800a21a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80098a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a2:	3301      	adds	r3, #1
 80098a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80098a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a8:	085b      	lsrs	r3, r3, #1
 80098aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80098ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f47f af2e 	bne.w	8009710 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4618      	mov	r0, r3
 80098ba:	f005 fb3f 	bl	800ef3c <USB_ReadInterrupts>
 80098be:	4603      	mov	r3, r0
 80098c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098c8:	d122      	bne.n	8009910 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098d8:	f023 0301 	bic.w	r3, r3, #1
 80098dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d108      	bne.n	80098fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80098f0:	2100      	movs	r1, #0
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fea4 	bl	800a640 <HAL_PCDEx_LPM_Callback>
 80098f8:	e002      	b.n	8009900 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f007 ff7c 	bl	80117f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	695a      	ldr	r2, [r3, #20]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800990e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4618      	mov	r0, r3
 8009916:	f005 fb11 	bl	800ef3c <USB_ReadInterrupts>
 800991a:	4603      	mov	r3, r0
 800991c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009920:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009924:	d112      	bne.n	800994c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	2b01      	cmp	r3, #1
 8009934:	d102      	bne.n	800993c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f007 ff38 	bl	80117ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	695a      	ldr	r2, [r3, #20]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800994a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4618      	mov	r0, r3
 8009952:	f005 faf3 	bl	800ef3c <USB_ReadInterrupts>
 8009956:	4603      	mov	r3, r0
 8009958:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800995c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009960:	f040 80b7 	bne.w	8009ad2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	69fa      	ldr	r2, [r7, #28]
 800996e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009972:	f023 0301 	bic.w	r3, r3, #1
 8009976:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2110      	movs	r1, #16
 800997e:	4618      	mov	r0, r3
 8009980:	f004 fbc0 	bl	800e104 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009984:	2300      	movs	r3, #0
 8009986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009988:	e046      	b.n	8009a18 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800998a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800998c:	015a      	lsls	r2, r3, #5
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	4413      	add	r3, r2
 8009992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009996:	461a      	mov	r2, r3
 8009998:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800999c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800999e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	69fb      	ldr	r3, [r7, #28]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ae:	0151      	lsls	r1, r2, #5
 80099b0:	69fa      	ldr	r2, [r7, #28]
 80099b2:	440a      	add	r2, r1
 80099b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80099bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80099be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c0:	015a      	lsls	r2, r3, #5
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4413      	add	r3, r2
 80099c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ca:	461a      	mov	r2, r3
 80099cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80099d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80099d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d4:	015a      	lsls	r2, r3, #5
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	69fa      	ldr	r2, [r7, #28]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80099f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80099f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f4:	015a      	lsls	r2, r3, #5
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	4413      	add	r3, r2
 80099fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a02:	0151      	lsls	r1, r2, #5
 8009a04:	69fa      	ldr	r2, [r7, #28]
 8009a06:	440a      	add	r2, r1
 8009a08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a0c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009a10:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a14:	3301      	adds	r3, #1
 8009a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	791b      	ldrb	r3, [r3, #4]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d3b2      	bcc.n	800998a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a2a:	69db      	ldr	r3, [r3, #28]
 8009a2c:	69fa      	ldr	r2, [r7, #28]
 8009a2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a32:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8009a36:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	7bdb      	ldrb	r3, [r3, #15]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d016      	beq.n	8009a6e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a4a:	69fa      	ldr	r2, [r7, #28]
 8009a4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a50:	f043 030b 	orr.w	r3, r3, #11
 8009a54:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a60:	69fa      	ldr	r2, [r7, #28]
 8009a62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a66:	f043 030b 	orr.w	r3, r3, #11
 8009a6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8009a6c:	e015      	b.n	8009a9a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009a6e:	69fb      	ldr	r3, [r7, #28]
 8009a70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	69fa      	ldr	r2, [r7, #28]
 8009a78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a7c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009a80:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8009a84:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a94:	f043 030b 	orr.w	r3, r3, #11
 8009a98:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	69fa      	ldr	r2, [r7, #28]
 8009aa4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009aa8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009aac:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009abc:	461a      	mov	r2, r3
 8009abe:	f005 fb01 	bl	800f0c4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	695a      	ldr	r2, [r3, #20]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8009ad0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f005 fa30 	bl	800ef3c <USB_ReadInterrupts>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ae6:	d123      	bne.n	8009b30 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4618      	mov	r0, r3
 8009aee:	f005 fac6 	bl	800f07e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4618      	mov	r0, r3
 8009af8:	f004 fb7d 	bl	800e1f6 <USB_GetDevSpeed>
 8009afc:	4603      	mov	r3, r0
 8009afe:	461a      	mov	r2, r3
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681c      	ldr	r4, [r3, #0]
 8009b08:	f001 fa08 	bl	800af1c <HAL_RCC_GetHCLKFreq>
 8009b0c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009b12:	461a      	mov	r2, r3
 8009b14:	4620      	mov	r0, r4
 8009b16:	f004 f881 	bl	800dc1c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f007 fe1d 	bl	801175a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	695a      	ldr	r2, [r3, #20]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8009b2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4618      	mov	r0, r3
 8009b36:	f005 fa01 	bl	800ef3c <USB_ReadInterrupts>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	f003 0308 	and.w	r3, r3, #8
 8009b40:	2b08      	cmp	r3, #8
 8009b42:	d10a      	bne.n	8009b5a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f007 fdfa 	bl	801173e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	695a      	ldr	r2, [r3, #20]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f002 0208 	and.w	r2, r2, #8
 8009b58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f005 f9ec 	bl	800ef3c <USB_ReadInterrupts>
 8009b64:	4603      	mov	r3, r0
 8009b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b6a:	2b80      	cmp	r3, #128	@ 0x80
 8009b6c:	d123      	bne.n	8009bb6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009b6e:	6a3b      	ldr	r3, [r7, #32]
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b7e:	e014      	b.n	8009baa <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009b80:	6879      	ldr	r1, [r7, #4]
 8009b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b84:	4613      	mov	r3, r2
 8009b86:	00db      	lsls	r3, r3, #3
 8009b88:	4413      	add	r3, r2
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	440b      	add	r3, r1
 8009b8e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d105      	bne.n	8009ba4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9a:	b2db      	uxtb	r3, r3
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 fb0a 	bl	800a1b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	791b      	ldrb	r3, [r3, #4]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d3e4      	bcc.n	8009b80 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f005 f9be 	bl	800ef3c <USB_ReadInterrupts>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009bc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bca:	d13c      	bne.n	8009c46 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bcc:	2301      	movs	r3, #1
 8009bce:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bd0:	e02b      	b.n	8009c2a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd4:	015a      	lsls	r2, r3, #5
 8009bd6:	69fb      	ldr	r3, [r7, #28]
 8009bd8:	4413      	add	r3, r2
 8009bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009be2:	6879      	ldr	r1, [r7, #4]
 8009be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009be6:	4613      	mov	r3, r2
 8009be8:	00db      	lsls	r3, r3, #3
 8009bea:	4413      	add	r3, r2
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	440b      	add	r3, r1
 8009bf0:	3318      	adds	r3, #24
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d115      	bne.n	8009c24 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009bf8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	da12      	bge.n	8009c24 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009bfe:	6879      	ldr	r1, [r7, #4]
 8009c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c02:	4613      	mov	r3, r2
 8009c04:	00db      	lsls	r3, r3, #3
 8009c06:	4413      	add	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	440b      	add	r3, r1
 8009c0c:	3317      	adds	r3, #23
 8009c0e:	2201      	movs	r2, #1
 8009c10:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 faca 	bl	800a1b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c26:	3301      	adds	r3, #1
 8009c28:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	791b      	ldrb	r3, [r3, #4]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d3cd      	bcc.n	8009bd2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	695a      	ldr	r2, [r3, #20]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8009c44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f005 f976 	bl	800ef3c <USB_ReadInterrupts>
 8009c50:	4603      	mov	r3, r0
 8009c52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c5a:	d156      	bne.n	8009d0a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c60:	e045      	b.n	8009cee <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c64:	015a      	lsls	r2, r3, #5
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	4413      	add	r3, r2
 8009c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c72:	6879      	ldr	r1, [r7, #4]
 8009c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c76:	4613      	mov	r3, r2
 8009c78:	00db      	lsls	r3, r3, #3
 8009c7a:	4413      	add	r3, r2
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	440b      	add	r3, r1
 8009c80:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d12e      	bne.n	8009ce8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009c8a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	da2b      	bge.n	8009ce8 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8009c90:	69bb      	ldr	r3, [r7, #24]
 8009c92:	0c1a      	lsrs	r2, r3, #16
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8009c9a:	4053      	eors	r3, r2
 8009c9c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d121      	bne.n	8009ce8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009ca4:	6879      	ldr	r1, [r7, #4]
 8009ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ca8:	4613      	mov	r3, r2
 8009caa:	00db      	lsls	r3, r3, #3
 8009cac:	4413      	add	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	440b      	add	r3, r1
 8009cb2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	699b      	ldr	r3, [r3, #24]
 8009cbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009cc2:	6a3b      	ldr	r3, [r7, #32]
 8009cc4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009cc6:	6a3b      	ldr	r3, [r7, #32]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d10a      	bne.n	8009ce8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	69fa      	ldr	r2, [r7, #28]
 8009cdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ce0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009ce4:	6053      	str	r3, [r2, #4]
            break;
 8009ce6:	e008      	b.n	8009cfa <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cea:	3301      	adds	r3, #1
 8009cec:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	791b      	ldrb	r3, [r3, #4]
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d3b3      	bcc.n	8009c62 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	695a      	ldr	r2, [r3, #20]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8009d08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f005 f914 	bl	800ef3c <USB_ReadInterrupts>
 8009d14:	4603      	mov	r3, r0
 8009d16:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d1e:	d10a      	bne.n	8009d36 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f007 fd9b 	bl	801185c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	695a      	ldr	r2, [r3, #20]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8009d34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f005 f8fe 	bl	800ef3c <USB_ReadInterrupts>
 8009d40:	4603      	mov	r3, r0
 8009d42:	f003 0304 	and.w	r3, r3, #4
 8009d46:	2b04      	cmp	r3, #4
 8009d48:	d115      	bne.n	8009d76 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	685b      	ldr	r3, [r3, #4]
 8009d50:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	f003 0304 	and.w	r3, r3, #4
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d002      	beq.n	8009d62 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f007 fd8b 	bl	8011878 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6859      	ldr	r1, [r3, #4]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	69ba      	ldr	r2, [r7, #24]
 8009d6e:	430a      	orrs	r2, r1
 8009d70:	605a      	str	r2, [r3, #4]
 8009d72:	e000      	b.n	8009d76 <HAL_PCD_IRQHandler+0x93c>
      return;
 8009d74:	bf00      	nop
    }
  }
}
 8009d76:	3734      	adds	r7, #52	@ 0x34
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd90      	pop	{r4, r7, pc}

08009d7c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	460b      	mov	r3, r1
 8009d86:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d101      	bne.n	8009d96 <HAL_PCD_SetAddress+0x1a>
 8009d92:	2302      	movs	r3, #2
 8009d94:	e012      	b.n	8009dbc <HAL_PCD_SetAddress+0x40>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	78fa      	ldrb	r2, [r7, #3]
 8009da2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	78fa      	ldrb	r2, [r7, #3]
 8009daa:	4611      	mov	r1, r2
 8009dac:	4618      	mov	r0, r3
 8009dae:	f005 f85d 	bl	800ee6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2200      	movs	r2, #0
 8009db6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	4608      	mov	r0, r1
 8009dce:	4611      	mov	r1, r2
 8009dd0:	461a      	mov	r2, r3
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	70fb      	strb	r3, [r7, #3]
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	803b      	strh	r3, [r7, #0]
 8009dda:	4613      	mov	r3, r2
 8009ddc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dde:	2300      	movs	r3, #0
 8009de0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009de2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	da0f      	bge.n	8009e0a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dea:	78fb      	ldrb	r3, [r7, #3]
 8009dec:	f003 020f 	and.w	r2, r3, #15
 8009df0:	4613      	mov	r3, r2
 8009df2:	00db      	lsls	r3, r3, #3
 8009df4:	4413      	add	r3, r2
 8009df6:	009b      	lsls	r3, r3, #2
 8009df8:	3310      	adds	r3, #16
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	4413      	add	r3, r2
 8009dfe:	3304      	adds	r3, #4
 8009e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2201      	movs	r2, #1
 8009e06:	705a      	strb	r2, [r3, #1]
 8009e08:	e00f      	b.n	8009e2a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e0a:	78fb      	ldrb	r3, [r7, #3]
 8009e0c:	f003 020f 	and.w	r2, r3, #15
 8009e10:	4613      	mov	r3, r2
 8009e12:	00db      	lsls	r3, r3, #3
 8009e14:	4413      	add	r3, r2
 8009e16:	009b      	lsls	r3, r3, #2
 8009e18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009e1c:	687a      	ldr	r2, [r7, #4]
 8009e1e:	4413      	add	r3, r2
 8009e20:	3304      	adds	r3, #4
 8009e22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009e2a:	78fb      	ldrb	r3, [r7, #3]
 8009e2c:	f003 030f 	and.w	r3, r3, #15
 8009e30:	b2da      	uxtb	r2, r3
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009e36:	883b      	ldrh	r3, [r7, #0]
 8009e38:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	78ba      	ldrb	r2, [r7, #2]
 8009e44:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	785b      	ldrb	r3, [r3, #1]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d004      	beq.n	8009e58 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	461a      	mov	r2, r3
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009e58:	78bb      	ldrb	r3, [r7, #2]
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d102      	bne.n	8009e64 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	d101      	bne.n	8009e72 <HAL_PCD_EP_Open+0xae>
 8009e6e:	2302      	movs	r3, #2
 8009e70:	e00e      	b.n	8009e90 <HAL_PCD_EP_Open+0xcc>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2201      	movs	r2, #1
 8009e76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68f9      	ldr	r1, [r7, #12]
 8009e80:	4618      	mov	r0, r3
 8009e82:	f004 f9dd 	bl	800e240 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8009e8e:	7afb      	ldrb	r3, [r7, #11]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ea4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	da0f      	bge.n	8009ecc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009eac:	78fb      	ldrb	r3, [r7, #3]
 8009eae:	f003 020f 	and.w	r2, r3, #15
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	00db      	lsls	r3, r3, #3
 8009eb6:	4413      	add	r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	3310      	adds	r3, #16
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	3304      	adds	r3, #4
 8009ec2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	705a      	strb	r2, [r3, #1]
 8009eca:	e00f      	b.n	8009eec <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ecc:	78fb      	ldrb	r3, [r7, #3]
 8009ece:	f003 020f 	and.w	r2, r3, #15
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	00db      	lsls	r3, r3, #3
 8009ed6:	4413      	add	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	3304      	adds	r3, #4
 8009ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009eec:	78fb      	ldrb	r3, [r7, #3]
 8009eee:	f003 030f 	and.w	r3, r3, #15
 8009ef2:	b2da      	uxtb	r2, r3
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d101      	bne.n	8009f06 <HAL_PCD_EP_Close+0x6e>
 8009f02:	2302      	movs	r3, #2
 8009f04:	e00e      	b.n	8009f24 <HAL_PCD_EP_Close+0x8c>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	68f9      	ldr	r1, [r7, #12]
 8009f14:	4618      	mov	r0, r3
 8009f16:	f004 fa1b 	bl	800e350 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8009f22:	2300      	movs	r3, #0
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3710      	adds	r7, #16
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b086      	sub	sp, #24
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	60f8      	str	r0, [r7, #12]
 8009f34:	607a      	str	r2, [r7, #4]
 8009f36:	603b      	str	r3, [r7, #0]
 8009f38:	460b      	mov	r3, r1
 8009f3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f3c:	7afb      	ldrb	r3, [r7, #11]
 8009f3e:	f003 020f 	and.w	r2, r3, #15
 8009f42:	4613      	mov	r3, r2
 8009f44:	00db      	lsls	r3, r3, #3
 8009f46:	4413      	add	r3, r2
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	4413      	add	r3, r2
 8009f52:	3304      	adds	r3, #4
 8009f54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	683a      	ldr	r2, [r7, #0]
 8009f60:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	2200      	movs	r2, #0
 8009f66:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f6e:	7afb      	ldrb	r3, [r7, #11]
 8009f70:	f003 030f 	and.w	r3, r3, #15
 8009f74:	b2da      	uxtb	r2, r3
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	799b      	ldrb	r3, [r3, #6]
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d102      	bne.n	8009f88 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6818      	ldr	r0, [r3, #0]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	799b      	ldrb	r3, [r3, #6]
 8009f90:	461a      	mov	r2, r3
 8009f92:	6979      	ldr	r1, [r7, #20]
 8009f94:	f004 fab8 	bl	800e508 <USB_EPStartXfer>

  return HAL_OK;
 8009f98:	2300      	movs	r3, #0
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3718      	adds	r7, #24
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}

08009fa2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009fa2:	b480      	push	{r7}
 8009fa4:	b083      	sub	sp, #12
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
 8009faa:	460b      	mov	r3, r1
 8009fac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009fae:	78fb      	ldrb	r3, [r7, #3]
 8009fb0:	f003 020f 	and.w	r2, r3, #15
 8009fb4:	6879      	ldr	r1, [r7, #4]
 8009fb6:	4613      	mov	r3, r2
 8009fb8:	00db      	lsls	r3, r3, #3
 8009fba:	4413      	add	r3, r2
 8009fbc:	009b      	lsls	r3, r3, #2
 8009fbe:	440b      	add	r3, r1
 8009fc0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8009fc4:	681b      	ldr	r3, [r3, #0]
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	370c      	adds	r7, #12
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b086      	sub	sp, #24
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	60f8      	str	r0, [r7, #12]
 8009fda:	607a      	str	r2, [r7, #4]
 8009fdc:	603b      	str	r3, [r7, #0]
 8009fde:	460b      	mov	r3, r1
 8009fe0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fe2:	7afb      	ldrb	r3, [r7, #11]
 8009fe4:	f003 020f 	and.w	r2, r3, #15
 8009fe8:	4613      	mov	r3, r2
 8009fea:	00db      	lsls	r3, r3, #3
 8009fec:	4413      	add	r3, r2
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	3310      	adds	r3, #16
 8009ff2:	68fa      	ldr	r2, [r7, #12]
 8009ff4:	4413      	add	r3, r2
 8009ff6:	3304      	adds	r3, #4
 8009ff8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	683a      	ldr	r2, [r7, #0]
 800a004:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	2200      	movs	r2, #0
 800a00a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	2201      	movs	r2, #1
 800a010:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a012:	7afb      	ldrb	r3, [r7, #11]
 800a014:	f003 030f 	and.w	r3, r3, #15
 800a018:	b2da      	uxtb	r2, r3
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	799b      	ldrb	r3, [r3, #6]
 800a022:	2b01      	cmp	r3, #1
 800a024:	d102      	bne.n	800a02c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6818      	ldr	r0, [r3, #0]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	799b      	ldrb	r3, [r3, #6]
 800a034:	461a      	mov	r2, r3
 800a036:	6979      	ldr	r1, [r7, #20]
 800a038:	f004 fa66 	bl	800e508 <USB_EPStartXfer>

  return HAL_OK;
 800a03c:	2300      	movs	r3, #0
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3718      	adds	r7, #24
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}

0800a046 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a046:	b580      	push	{r7, lr}
 800a048:	b084      	sub	sp, #16
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	460b      	mov	r3, r1
 800a050:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a052:	78fb      	ldrb	r3, [r7, #3]
 800a054:	f003 030f 	and.w	r3, r3, #15
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	7912      	ldrb	r2, [r2, #4]
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d901      	bls.n	800a064 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	e04f      	b.n	800a104 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	da0f      	bge.n	800a08c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a06c:	78fb      	ldrb	r3, [r7, #3]
 800a06e:	f003 020f 	and.w	r2, r3, #15
 800a072:	4613      	mov	r3, r2
 800a074:	00db      	lsls	r3, r3, #3
 800a076:	4413      	add	r3, r2
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	3310      	adds	r3, #16
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	4413      	add	r3, r2
 800a080:	3304      	adds	r3, #4
 800a082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2201      	movs	r2, #1
 800a088:	705a      	strb	r2, [r3, #1]
 800a08a:	e00d      	b.n	800a0a8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a08c:	78fa      	ldrb	r2, [r7, #3]
 800a08e:	4613      	mov	r3, r2
 800a090:	00db      	lsls	r3, r3, #3
 800a092:	4413      	add	r3, r2
 800a094:	009b      	lsls	r3, r3, #2
 800a096:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	4413      	add	r3, r2
 800a09e:	3304      	adds	r3, #4
 800a0a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0ae:	78fb      	ldrb	r3, [r7, #3]
 800a0b0:	f003 030f 	and.w	r3, r3, #15
 800a0b4:	b2da      	uxtb	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d101      	bne.n	800a0c8 <HAL_PCD_EP_SetStall+0x82>
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	e01d      	b.n	800a104 <HAL_PCD_EP_SetStall+0xbe>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68f9      	ldr	r1, [r7, #12]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f004 fdf4 	bl	800ecc4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a0dc:	78fb      	ldrb	r3, [r7, #3]
 800a0de:	f003 030f 	and.w	r3, r3, #15
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d109      	bne.n	800a0fa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6818      	ldr	r0, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	7999      	ldrb	r1, [r3, #6]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	f004 ffe5 	bl	800f0c4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a102:	2300      	movs	r3, #0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	460b      	mov	r3, r1
 800a116:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a118:	78fb      	ldrb	r3, [r7, #3]
 800a11a:	f003 030f 	and.w	r3, r3, #15
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	7912      	ldrb	r2, [r2, #4]
 800a122:	4293      	cmp	r3, r2
 800a124:	d901      	bls.n	800a12a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e042      	b.n	800a1b0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a12a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	da0f      	bge.n	800a152 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a132:	78fb      	ldrb	r3, [r7, #3]
 800a134:	f003 020f 	and.w	r2, r3, #15
 800a138:	4613      	mov	r3, r2
 800a13a:	00db      	lsls	r3, r3, #3
 800a13c:	4413      	add	r3, r2
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	3310      	adds	r3, #16
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	4413      	add	r3, r2
 800a146:	3304      	adds	r3, #4
 800a148:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2201      	movs	r2, #1
 800a14e:	705a      	strb	r2, [r3, #1]
 800a150:	e00f      	b.n	800a172 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a152:	78fb      	ldrb	r3, [r7, #3]
 800a154:	f003 020f 	and.w	r2, r3, #15
 800a158:	4613      	mov	r3, r2
 800a15a:	00db      	lsls	r3, r3, #3
 800a15c:	4413      	add	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	4413      	add	r3, r2
 800a168:	3304      	adds	r3, #4
 800a16a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2200      	movs	r2, #0
 800a176:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a178:	78fb      	ldrb	r3, [r7, #3]
 800a17a:	f003 030f 	and.w	r3, r3, #15
 800a17e:	b2da      	uxtb	r2, r3
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d101      	bne.n	800a192 <HAL_PCD_EP_ClrStall+0x86>
 800a18e:	2302      	movs	r3, #2
 800a190:	e00e      	b.n	800a1b0 <HAL_PCD_EP_ClrStall+0xa4>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2201      	movs	r2, #1
 800a196:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	68f9      	ldr	r1, [r7, #12]
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f004 fdfd 	bl	800eda0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a1ae:	2300      	movs	r3, #0
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a1c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	da0c      	bge.n	800a1e6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1cc:	78fb      	ldrb	r3, [r7, #3]
 800a1ce:	f003 020f 	and.w	r2, r3, #15
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	00db      	lsls	r3, r3, #3
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	3310      	adds	r3, #16
 800a1dc:	687a      	ldr	r2, [r7, #4]
 800a1de:	4413      	add	r3, r2
 800a1e0:	3304      	adds	r3, #4
 800a1e2:	60fb      	str	r3, [r7, #12]
 800a1e4:	e00c      	b.n	800a200 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a1e6:	78fb      	ldrb	r3, [r7, #3]
 800a1e8:	f003 020f 	and.w	r2, r3, #15
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	00db      	lsls	r3, r3, #3
 800a1f0:	4413      	add	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a1f8:	687a      	ldr	r2, [r7, #4]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	3304      	adds	r3, #4
 800a1fe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	68f9      	ldr	r1, [r7, #12]
 800a206:	4618      	mov	r0, r3
 800a208:	f004 fc1c 	bl	800ea44 <USB_EPStopXfer>
 800a20c:	4603      	mov	r3, r0
 800a20e:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a210:	7afb      	ldrb	r3, [r7, #11]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b08a      	sub	sp, #40	@ 0x28
 800a21e:	af02      	add	r7, sp, #8
 800a220:	6078      	str	r0, [r7, #4]
 800a222:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a22e:	683a      	ldr	r2, [r7, #0]
 800a230:	4613      	mov	r3, r2
 800a232:	00db      	lsls	r3, r3, #3
 800a234:	4413      	add	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	3310      	adds	r3, #16
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	4413      	add	r3, r2
 800a23e:	3304      	adds	r3, #4
 800a240:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	695a      	ldr	r2, [r3, #20]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	691b      	ldr	r3, [r3, #16]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d901      	bls.n	800a252 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e06b      	b.n	800a32a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	691a      	ldr	r2, [r3, #16]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	695b      	ldr	r3, [r3, #20]
 800a25a:	1ad3      	subs	r3, r2, r3
 800a25c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	69fa      	ldr	r2, [r7, #28]
 800a264:	429a      	cmp	r2, r3
 800a266:	d902      	bls.n	800a26e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	689b      	ldr	r3, [r3, #8]
 800a26c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a26e:	69fb      	ldr	r3, [r7, #28]
 800a270:	3303      	adds	r3, #3
 800a272:	089b      	lsrs	r3, r3, #2
 800a274:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a276:	e02a      	b.n	800a2ce <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	691a      	ldr	r2, [r3, #16]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	695b      	ldr	r3, [r3, #20]
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	69fa      	ldr	r2, [r7, #28]
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d902      	bls.n	800a294 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a294:	69fb      	ldr	r3, [r7, #28]
 800a296:	3303      	adds	r3, #3
 800a298:	089b      	lsrs	r3, r3, #2
 800a29a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	68d9      	ldr	r1, [r3, #12]
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	69fb      	ldr	r3, [r7, #28]
 800a2a6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a2ac:	9300      	str	r3, [sp, #0]
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	6978      	ldr	r0, [r7, #20]
 800a2b2:	f004 fc71 	bl	800eb98 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	68da      	ldr	r2, [r3, #12]
 800a2ba:	69fb      	ldr	r3, [r7, #28]
 800a2bc:	441a      	add	r2, r3
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	695a      	ldr	r2, [r3, #20]
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	441a      	add	r2, r3
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	015a      	lsls	r2, r3, #5
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2da:	699b      	ldr	r3, [r3, #24]
 800a2dc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d809      	bhi.n	800a2f8 <PCD_WriteEmptyTxFifo+0xde>
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	695a      	ldr	r2, [r3, #20]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d203      	bcs.n	800a2f8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	691b      	ldr	r3, [r3, #16]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d1bf      	bne.n	800a278 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	691a      	ldr	r2, [r3, #16]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	695b      	ldr	r3, [r3, #20]
 800a300:	429a      	cmp	r2, r3
 800a302:	d811      	bhi.n	800a328 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	f003 030f 	and.w	r3, r3, #15
 800a30a:	2201      	movs	r2, #1
 800a30c:	fa02 f303 	lsl.w	r3, r2, r3
 800a310:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	43db      	mvns	r3, r3
 800a31e:	6939      	ldr	r1, [r7, #16]
 800a320:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a324:	4013      	ands	r3, r2
 800a326:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3720      	adds	r7, #32
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
	...

0800a334 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b088      	sub	sp, #32
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a348:	69fb      	ldr	r3, [r7, #28]
 800a34a:	333c      	adds	r3, #60	@ 0x3c
 800a34c:	3304      	adds	r3, #4
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	015a      	lsls	r2, r3, #5
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	4413      	add	r3, r2
 800a35a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	799b      	ldrb	r3, [r3, #6]
 800a366:	2b01      	cmp	r3, #1
 800a368:	d17b      	bne.n	800a462 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f003 0308 	and.w	r3, r3, #8
 800a370:	2b00      	cmp	r3, #0
 800a372:	d015      	beq.n	800a3a0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	4a61      	ldr	r2, [pc, #388]	@ (800a4fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	f240 80b9 	bls.w	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a384:	2b00      	cmp	r3, #0
 800a386:	f000 80b3 	beq.w	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	015a      	lsls	r2, r3, #5
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	4413      	add	r3, r2
 800a392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a396:	461a      	mov	r2, r3
 800a398:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a39c:	6093      	str	r3, [r2, #8]
 800a39e:	e0a7      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	f003 0320 	and.w	r3, r3, #32
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d009      	beq.n	800a3be <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	015a      	lsls	r2, r3, #5
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	2320      	movs	r3, #32
 800a3ba:	6093      	str	r3, [r2, #8]
 800a3bc:	e098      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f040 8093 	bne.w	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	4a4b      	ldr	r2, [pc, #300]	@ (800a4fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d90f      	bls.n	800a3f2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00a      	beq.n	800a3f2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	015a      	lsls	r2, r3, #5
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ee:	6093      	str	r3, [r2, #8]
 800a3f0:	e07e      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	4613      	mov	r3, r2
 800a3f6:	00db      	lsls	r3, r3, #3
 800a3f8:	4413      	add	r3, r2
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	4413      	add	r3, r2
 800a404:	3304      	adds	r3, #4
 800a406:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	6a1a      	ldr	r2, [r3, #32]
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	0159      	lsls	r1, r3, #5
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	440b      	add	r3, r1
 800a414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a418:	691b      	ldr	r3, [r3, #16]
 800a41a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a41e:	1ad2      	subs	r2, r2, r3
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d114      	bne.n	800a454 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d109      	bne.n	800a446 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a43c:	461a      	mov	r2, r3
 800a43e:	2101      	movs	r1, #1
 800a440:	f004 fe40 	bl	800f0c4 <USB_EP0_OutStart>
 800a444:	e006      	b.n	800a454 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	68da      	ldr	r2, [r3, #12]
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	695b      	ldr	r3, [r3, #20]
 800a44e:	441a      	add	r2, r3
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	b2db      	uxtb	r3, r3
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f007 f93a 	bl	80116d4 <HAL_PCD_DataOutStageCallback>
 800a460:	e046      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	4a26      	ldr	r2, [pc, #152]	@ (800a500 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d124      	bne.n	800a4b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a470:	2b00      	cmp	r3, #0
 800a472:	d00a      	beq.n	800a48a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a480:	461a      	mov	r2, r3
 800a482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a486:	6093      	str	r3, [r2, #8]
 800a488:	e032      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	f003 0320 	and.w	r3, r3, #32
 800a490:	2b00      	cmp	r3, #0
 800a492:	d008      	beq.n	800a4a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	015a      	lsls	r2, r3, #5
 800a498:	69bb      	ldr	r3, [r7, #24]
 800a49a:	4413      	add	r3, r2
 800a49c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	2320      	movs	r3, #32
 800a4a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f007 f911 	bl	80116d4 <HAL_PCD_DataOutStageCallback>
 800a4b2:	e01d      	b.n	800a4f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d114      	bne.n	800a4e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800a4ba:	6879      	ldr	r1, [r7, #4]
 800a4bc:	683a      	ldr	r2, [r7, #0]
 800a4be:	4613      	mov	r3, r2
 800a4c0:	00db      	lsls	r3, r3, #3
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	440b      	add	r3, r1
 800a4c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d108      	bne.n	800a4e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6818      	ldr	r0, [r3, #0]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a4dc:	461a      	mov	r2, r3
 800a4de:	2100      	movs	r1, #0
 800a4e0:	f004 fdf0 	bl	800f0c4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f007 f8f2 	bl	80116d4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a4f0:	2300      	movs	r3, #0
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3720      	adds	r7, #32
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	4f54300a 	.word	0x4f54300a
 800a500:	4f54310a 	.word	0x4f54310a

0800a504 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b086      	sub	sp, #24
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a514:	697b      	ldr	r3, [r7, #20]
 800a516:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	333c      	adds	r3, #60	@ 0x3c
 800a51c:	3304      	adds	r3, #4
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	015a      	lsls	r2, r3, #5
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	4413      	add	r3, r2
 800a52a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a52e:	689b      	ldr	r3, [r3, #8]
 800a530:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	4a15      	ldr	r2, [pc, #84]	@ (800a58c <PCD_EP_OutSetupPacket_int+0x88>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d90e      	bls.n	800a558 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a540:	2b00      	cmp	r3, #0
 800a542:	d009      	beq.n	800a558 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	015a      	lsls	r2, r3, #5
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	4413      	add	r3, r2
 800a54c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a550:	461a      	mov	r2, r3
 800a552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a556:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f007 f8a9 	bl	80116b0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	4a0a      	ldr	r2, [pc, #40]	@ (800a58c <PCD_EP_OutSetupPacket_int+0x88>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d90c      	bls.n	800a580 <PCD_EP_OutSetupPacket_int+0x7c>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	799b      	ldrb	r3, [r3, #6]
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d108      	bne.n	800a580 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6818      	ldr	r0, [r3, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a578:	461a      	mov	r2, r3
 800a57a:	2101      	movs	r1, #1
 800a57c:	f004 fda2 	bl	800f0c4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a580:	2300      	movs	r3, #0
}
 800a582:	4618      	mov	r0, r3
 800a584:	3718      	adds	r7, #24
 800a586:	46bd      	mov	sp, r7
 800a588:	bd80      	pop	{r7, pc}
 800a58a:	bf00      	nop
 800a58c:	4f54300a 	.word	0x4f54300a

0800a590 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	460b      	mov	r3, r1
 800a59a:	70fb      	strb	r3, [r7, #3]
 800a59c:	4613      	mov	r3, r2
 800a59e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a5a8:	78fb      	ldrb	r3, [r7, #3]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d107      	bne.n	800a5be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a5ae:	883b      	ldrh	r3, [r7, #0]
 800a5b0:	0419      	lsls	r1, r3, #16
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	68ba      	ldr	r2, [r7, #8]
 800a5b8:	430a      	orrs	r2, r1
 800a5ba:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5bc:	e028      	b.n	800a610 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5c4:	0c1b      	lsrs	r3, r3, #16
 800a5c6:	68ba      	ldr	r2, [r7, #8]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	73fb      	strb	r3, [r7, #15]
 800a5d0:	e00d      	b.n	800a5ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	7bfb      	ldrb	r3, [r7, #15]
 800a5d8:	3340      	adds	r3, #64	@ 0x40
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	4413      	add	r3, r2
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	0c1b      	lsrs	r3, r3, #16
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	73fb      	strb	r3, [r7, #15]
 800a5ee:	7bfa      	ldrb	r2, [r7, #15]
 800a5f0:	78fb      	ldrb	r3, [r7, #3]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d3ec      	bcc.n	800a5d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a5f8:	883b      	ldrh	r3, [r7, #0]
 800a5fa:	0418      	lsls	r0, r3, #16
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6819      	ldr	r1, [r3, #0]
 800a600:	78fb      	ldrb	r3, [r7, #3]
 800a602:	3b01      	subs	r3, #1
 800a604:	68ba      	ldr	r2, [r7, #8]
 800a606:	4302      	orrs	r2, r0
 800a608:	3340      	adds	r3, #64	@ 0x40
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	440b      	add	r3, r1
 800a60e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a610:	2300      	movs	r3, #0
}
 800a612:	4618      	mov	r0, r3
 800a614:	3714      	adds	r7, #20
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr

0800a61e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a61e:	b480      	push	{r7}
 800a620:	b083      	sub	sp, #12
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
 800a626:	460b      	mov	r3, r1
 800a628:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	887a      	ldrh	r2, [r7, #2]
 800a630:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a640:	b480      	push	{r7}
 800a642:	b083      	sub	sp, #12
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	460b      	mov	r3, r1
 800a64a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b086      	sub	sp, #24
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	e267      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f003 0301 	and.w	r3, r3, #1
 800a672:	2b00      	cmp	r3, #0
 800a674:	d075      	beq.n	800a762 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a676:	4b88      	ldr	r3, [pc, #544]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	f003 030c 	and.w	r3, r3, #12
 800a67e:	2b04      	cmp	r3, #4
 800a680:	d00c      	beq.n	800a69c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a682:	4b85      	ldr	r3, [pc, #532]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a68a:	2b08      	cmp	r3, #8
 800a68c:	d112      	bne.n	800a6b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a68e:	4b82      	ldr	r3, [pc, #520]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a69a:	d10b      	bne.n	800a6b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a69c:	4b7e      	ldr	r3, [pc, #504]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d05b      	beq.n	800a760 <HAL_RCC_OscConfig+0x108>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d157      	bne.n	800a760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e242      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6bc:	d106      	bne.n	800a6cc <HAL_RCC_OscConfig+0x74>
 800a6be:	4b76      	ldr	r3, [pc, #472]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a75      	ldr	r2, [pc, #468]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6c8:	6013      	str	r3, [r2, #0]
 800a6ca:	e01d      	b.n	800a708 <HAL_RCC_OscConfig+0xb0>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6d4:	d10c      	bne.n	800a6f0 <HAL_RCC_OscConfig+0x98>
 800a6d6:	4b70      	ldr	r3, [pc, #448]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	4a6f      	ldr	r2, [pc, #444]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a6e0:	6013      	str	r3, [r2, #0]
 800a6e2:	4b6d      	ldr	r3, [pc, #436]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a6c      	ldr	r2, [pc, #432]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6ec:	6013      	str	r3, [r2, #0]
 800a6ee:	e00b      	b.n	800a708 <HAL_RCC_OscConfig+0xb0>
 800a6f0:	4b69      	ldr	r3, [pc, #420]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a68      	ldr	r2, [pc, #416]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6fa:	6013      	str	r3, [r2, #0]
 800a6fc:	4b66      	ldr	r3, [pc, #408]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a65      	ldr	r2, [pc, #404]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d013      	beq.n	800a738 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a710:	f7fd f8ba 	bl	8007888 <HAL_GetTick>
 800a714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a716:	e008      	b.n	800a72a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a718:	f7fd f8b6 	bl	8007888 <HAL_GetTick>
 800a71c:	4602      	mov	r2, r0
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	1ad3      	subs	r3, r2, r3
 800a722:	2b64      	cmp	r3, #100	@ 0x64
 800a724:	d901      	bls.n	800a72a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a726:	2303      	movs	r3, #3
 800a728:	e207      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a72a:	4b5b      	ldr	r3, [pc, #364]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a732:	2b00      	cmp	r3, #0
 800a734:	d0f0      	beq.n	800a718 <HAL_RCC_OscConfig+0xc0>
 800a736:	e014      	b.n	800a762 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a738:	f7fd f8a6 	bl	8007888 <HAL_GetTick>
 800a73c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a73e:	e008      	b.n	800a752 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a740:	f7fd f8a2 	bl	8007888 <HAL_GetTick>
 800a744:	4602      	mov	r2, r0
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	1ad3      	subs	r3, r2, r3
 800a74a:	2b64      	cmp	r3, #100	@ 0x64
 800a74c:	d901      	bls.n	800a752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e1f3      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a752:	4b51      	ldr	r3, [pc, #324]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d1f0      	bne.n	800a740 <HAL_RCC_OscConfig+0xe8>
 800a75e:	e000      	b.n	800a762 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 0302 	and.w	r3, r3, #2
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d063      	beq.n	800a836 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a76e:	4b4a      	ldr	r3, [pc, #296]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	f003 030c 	and.w	r3, r3, #12
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00b      	beq.n	800a792 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a77a:	4b47      	ldr	r3, [pc, #284]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a782:	2b08      	cmp	r3, #8
 800a784:	d11c      	bne.n	800a7c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a786:	4b44      	ldr	r3, [pc, #272]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d116      	bne.n	800a7c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a792:	4b41      	ldr	r3, [pc, #260]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 0302 	and.w	r3, r3, #2
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d005      	beq.n	800a7aa <HAL_RCC_OscConfig+0x152>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d001      	beq.n	800a7aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	e1c7      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7aa:	4b3b      	ldr	r3, [pc, #236]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	691b      	ldr	r3, [r3, #16]
 800a7b6:	00db      	lsls	r3, r3, #3
 800a7b8:	4937      	ldr	r1, [pc, #220]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a7be:	e03a      	b.n	800a836 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d020      	beq.n	800a80a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a7c8:	4b34      	ldr	r3, [pc, #208]	@ (800a89c <HAL_RCC_OscConfig+0x244>)
 800a7ca:	2201      	movs	r2, #1
 800a7cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7ce:	f7fd f85b 	bl	8007888 <HAL_GetTick>
 800a7d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7d4:	e008      	b.n	800a7e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a7d6:	f7fd f857 	bl	8007888 <HAL_GetTick>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	1ad3      	subs	r3, r2, r3
 800a7e0:	2b02      	cmp	r3, #2
 800a7e2:	d901      	bls.n	800a7e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	e1a8      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7e8:	4b2b      	ldr	r3, [pc, #172]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f003 0302 	and.w	r3, r3, #2
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d0f0      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7f4:	4b28      	ldr	r3, [pc, #160]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	00db      	lsls	r3, r3, #3
 800a802:	4925      	ldr	r1, [pc, #148]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a804:	4313      	orrs	r3, r2
 800a806:	600b      	str	r3, [r1, #0]
 800a808:	e015      	b.n	800a836 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a80a:	4b24      	ldr	r3, [pc, #144]	@ (800a89c <HAL_RCC_OscConfig+0x244>)
 800a80c:	2200      	movs	r2, #0
 800a80e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a810:	f7fd f83a 	bl	8007888 <HAL_GetTick>
 800a814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a816:	e008      	b.n	800a82a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a818:	f7fd f836 	bl	8007888 <HAL_GetTick>
 800a81c:	4602      	mov	r2, r0
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	2b02      	cmp	r3, #2
 800a824:	d901      	bls.n	800a82a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a826:	2303      	movs	r3, #3
 800a828:	e187      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a82a:	4b1b      	ldr	r3, [pc, #108]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f003 0302 	and.w	r3, r3, #2
 800a832:	2b00      	cmp	r3, #0
 800a834:	d1f0      	bne.n	800a818 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f003 0308 	and.w	r3, r3, #8
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d036      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	695b      	ldr	r3, [r3, #20]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d016      	beq.n	800a878 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a84a:	4b15      	ldr	r3, [pc, #84]	@ (800a8a0 <HAL_RCC_OscConfig+0x248>)
 800a84c:	2201      	movs	r2, #1
 800a84e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a850:	f7fd f81a 	bl	8007888 <HAL_GetTick>
 800a854:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a856:	e008      	b.n	800a86a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a858:	f7fd f816 	bl	8007888 <HAL_GetTick>
 800a85c:	4602      	mov	r2, r0
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	1ad3      	subs	r3, r2, r3
 800a862:	2b02      	cmp	r3, #2
 800a864:	d901      	bls.n	800a86a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a866:	2303      	movs	r3, #3
 800a868:	e167      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a86a:	4b0b      	ldr	r3, [pc, #44]	@ (800a898 <HAL_RCC_OscConfig+0x240>)
 800a86c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a86e:	f003 0302 	and.w	r3, r3, #2
 800a872:	2b00      	cmp	r3, #0
 800a874:	d0f0      	beq.n	800a858 <HAL_RCC_OscConfig+0x200>
 800a876:	e01b      	b.n	800a8b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a878:	4b09      	ldr	r3, [pc, #36]	@ (800a8a0 <HAL_RCC_OscConfig+0x248>)
 800a87a:	2200      	movs	r2, #0
 800a87c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a87e:	f7fd f803 	bl	8007888 <HAL_GetTick>
 800a882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a884:	e00e      	b.n	800a8a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a886:	f7fc ffff 	bl	8007888 <HAL_GetTick>
 800a88a:	4602      	mov	r2, r0
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	1ad3      	subs	r3, r2, r3
 800a890:	2b02      	cmp	r3, #2
 800a892:	d907      	bls.n	800a8a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a894:	2303      	movs	r3, #3
 800a896:	e150      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
 800a898:	40023800 	.word	0x40023800
 800a89c:	42470000 	.word	0x42470000
 800a8a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a8a4:	4b88      	ldr	r3, [pc, #544]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a8a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8a8:	f003 0302 	and.w	r3, r3, #2
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d1ea      	bne.n	800a886 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f003 0304 	and.w	r3, r3, #4
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	f000 8097 	beq.w	800a9ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a8c2:	4b81      	ldr	r3, [pc, #516]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a8c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10f      	bne.n	800a8ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60bb      	str	r3, [r7, #8]
 800a8d2:	4b7d      	ldr	r3, [pc, #500]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a8d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8d6:	4a7c      	ldr	r2, [pc, #496]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a8d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8dc:	6413      	str	r3, [r2, #64]	@ 0x40
 800a8de:	4b7a      	ldr	r3, [pc, #488]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8e6:	60bb      	str	r3, [r7, #8]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a8ee:	4b77      	ldr	r3, [pc, #476]	@ (800aacc <HAL_RCC_OscConfig+0x474>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d118      	bne.n	800a92c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a8fa:	4b74      	ldr	r3, [pc, #464]	@ (800aacc <HAL_RCC_OscConfig+0x474>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a73      	ldr	r2, [pc, #460]	@ (800aacc <HAL_RCC_OscConfig+0x474>)
 800a900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a906:	f7fc ffbf 	bl	8007888 <HAL_GetTick>
 800a90a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a90c:	e008      	b.n	800a920 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a90e:	f7fc ffbb 	bl	8007888 <HAL_GetTick>
 800a912:	4602      	mov	r2, r0
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	1ad3      	subs	r3, r2, r3
 800a918:	2b02      	cmp	r3, #2
 800a91a:	d901      	bls.n	800a920 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a91c:	2303      	movs	r3, #3
 800a91e:	e10c      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a920:	4b6a      	ldr	r3, [pc, #424]	@ (800aacc <HAL_RCC_OscConfig+0x474>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d0f0      	beq.n	800a90e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d106      	bne.n	800a942 <HAL_RCC_OscConfig+0x2ea>
 800a934:	4b64      	ldr	r3, [pc, #400]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a938:	4a63      	ldr	r2, [pc, #396]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a93a:	f043 0301 	orr.w	r3, r3, #1
 800a93e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a940:	e01c      	b.n	800a97c <HAL_RCC_OscConfig+0x324>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	2b05      	cmp	r3, #5
 800a948:	d10c      	bne.n	800a964 <HAL_RCC_OscConfig+0x30c>
 800a94a:	4b5f      	ldr	r3, [pc, #380]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a94c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a94e:	4a5e      	ldr	r2, [pc, #376]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a950:	f043 0304 	orr.w	r3, r3, #4
 800a954:	6713      	str	r3, [r2, #112]	@ 0x70
 800a956:	4b5c      	ldr	r3, [pc, #368]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a95a:	4a5b      	ldr	r2, [pc, #364]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a95c:	f043 0301 	orr.w	r3, r3, #1
 800a960:	6713      	str	r3, [r2, #112]	@ 0x70
 800a962:	e00b      	b.n	800a97c <HAL_RCC_OscConfig+0x324>
 800a964:	4b58      	ldr	r3, [pc, #352]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a968:	4a57      	ldr	r2, [pc, #348]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a96a:	f023 0301 	bic.w	r3, r3, #1
 800a96e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a970:	4b55      	ldr	r3, [pc, #340]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a974:	4a54      	ldr	r2, [pc, #336]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a976:	f023 0304 	bic.w	r3, r3, #4
 800a97a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d015      	beq.n	800a9b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a984:	f7fc ff80 	bl	8007888 <HAL_GetTick>
 800a988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a98a:	e00a      	b.n	800a9a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a98c:	f7fc ff7c 	bl	8007888 <HAL_GetTick>
 800a990:	4602      	mov	r2, r0
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	1ad3      	subs	r3, r2, r3
 800a996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d901      	bls.n	800a9a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a99e:	2303      	movs	r3, #3
 800a9a0:	e0cb      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9a2:	4b49      	ldr	r3, [pc, #292]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a9a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9a6:	f003 0302 	and.w	r3, r3, #2
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0ee      	beq.n	800a98c <HAL_RCC_OscConfig+0x334>
 800a9ae:	e014      	b.n	800a9da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a9b0:	f7fc ff6a 	bl	8007888 <HAL_GetTick>
 800a9b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a9b6:	e00a      	b.n	800a9ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9b8:	f7fc ff66 	bl	8007888 <HAL_GetTick>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	1ad3      	subs	r3, r2, r3
 800a9c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d901      	bls.n	800a9ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e0b5      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a9ce:	4b3e      	ldr	r3, [pc, #248]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a9d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1ee      	bne.n	800a9b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a9da:	7dfb      	ldrb	r3, [r7, #23]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d105      	bne.n	800a9ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a9e0:	4b39      	ldr	r3, [pc, #228]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a9e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e4:	4a38      	ldr	r2, [pc, #224]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a9e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	699b      	ldr	r3, [r3, #24]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f000 80a1 	beq.w	800ab38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a9f6:	4b34      	ldr	r3, [pc, #208]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	f003 030c 	and.w	r3, r3, #12
 800a9fe:	2b08      	cmp	r3, #8
 800aa00:	d05c      	beq.n	800aabc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	699b      	ldr	r3, [r3, #24]
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	d141      	bne.n	800aa8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa0a:	4b31      	ldr	r3, [pc, #196]	@ (800aad0 <HAL_RCC_OscConfig+0x478>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa10:	f7fc ff3a 	bl	8007888 <HAL_GetTick>
 800aa14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa16:	e008      	b.n	800aa2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa18:	f7fc ff36 	bl	8007888 <HAL_GetTick>
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	1ad3      	subs	r3, r2, r3
 800aa22:	2b02      	cmp	r3, #2
 800aa24:	d901      	bls.n	800aa2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800aa26:	2303      	movs	r3, #3
 800aa28:	e087      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa2a:	4b27      	ldr	r3, [pc, #156]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1f0      	bne.n	800aa18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	69da      	ldr	r2, [r3, #28]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	431a      	orrs	r2, r3
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa44:	019b      	lsls	r3, r3, #6
 800aa46:	431a      	orrs	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa4c:	085b      	lsrs	r3, r3, #1
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	041b      	lsls	r3, r3, #16
 800aa52:	431a      	orrs	r2, r3
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa58:	061b      	lsls	r3, r3, #24
 800aa5a:	491b      	ldr	r1, [pc, #108]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa60:	4b1b      	ldr	r3, [pc, #108]	@ (800aad0 <HAL_RCC_OscConfig+0x478>)
 800aa62:	2201      	movs	r2, #1
 800aa64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa66:	f7fc ff0f 	bl	8007888 <HAL_GetTick>
 800aa6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa6c:	e008      	b.n	800aa80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa6e:	f7fc ff0b 	bl	8007888 <HAL_GetTick>
 800aa72:	4602      	mov	r2, r0
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	1ad3      	subs	r3, r2, r3
 800aa78:	2b02      	cmp	r3, #2
 800aa7a:	d901      	bls.n	800aa80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800aa7c:	2303      	movs	r3, #3
 800aa7e:	e05c      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa80:	4b11      	ldr	r3, [pc, #68]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d0f0      	beq.n	800aa6e <HAL_RCC_OscConfig+0x416>
 800aa8c:	e054      	b.n	800ab38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa8e:	4b10      	ldr	r3, [pc, #64]	@ (800aad0 <HAL_RCC_OscConfig+0x478>)
 800aa90:	2200      	movs	r2, #0
 800aa92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa94:	f7fc fef8 	bl	8007888 <HAL_GetTick>
 800aa98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa9a:	e008      	b.n	800aaae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa9c:	f7fc fef4 	bl	8007888 <HAL_GetTick>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	1ad3      	subs	r3, r2, r3
 800aaa6:	2b02      	cmp	r3, #2
 800aaa8:	d901      	bls.n	800aaae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800aaaa:	2303      	movs	r3, #3
 800aaac:	e045      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aaae:	4b06      	ldr	r3, [pc, #24]	@ (800aac8 <HAL_RCC_OscConfig+0x470>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1f0      	bne.n	800aa9c <HAL_RCC_OscConfig+0x444>
 800aaba:	e03d      	b.n	800ab38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	699b      	ldr	r3, [r3, #24]
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d107      	bne.n	800aad4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	e038      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
 800aac8:	40023800 	.word	0x40023800
 800aacc:	40007000 	.word	0x40007000
 800aad0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800aad4:	4b1b      	ldr	r3, [pc, #108]	@ (800ab44 <HAL_RCC_OscConfig+0x4ec>)
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	699b      	ldr	r3, [r3, #24]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d028      	beq.n	800ab34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d121      	bne.n	800ab34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d11a      	bne.n	800ab34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800aafe:	68fa      	ldr	r2, [r7, #12]
 800ab00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ab04:	4013      	ands	r3, r2
 800ab06:	687a      	ldr	r2, [r7, #4]
 800ab08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ab0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d111      	bne.n	800ab34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab1a:	085b      	lsrs	r3, r3, #1
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d107      	bne.n	800ab34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d001      	beq.n	800ab38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	e000      	b.n	800ab3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3718      	adds	r7, #24
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
 800ab42:	bf00      	nop
 800ab44:	40023800 	.word	0x40023800

0800ab48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d101      	bne.n	800ab5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e0cc      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab5c:	4b68      	ldr	r3, [pc, #416]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f003 030f 	and.w	r3, r3, #15
 800ab64:	683a      	ldr	r2, [r7, #0]
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d90c      	bls.n	800ab84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab6a:	4b65      	ldr	r3, [pc, #404]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	b2d2      	uxtb	r2, r2
 800ab70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab72:	4b63      	ldr	r3, [pc, #396]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f003 030f 	and.w	r3, r3, #15
 800ab7a:	683a      	ldr	r2, [r7, #0]
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d001      	beq.n	800ab84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	e0b8      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f003 0302 	and.w	r3, r3, #2
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d020      	beq.n	800abd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f003 0304 	and.w	r3, r3, #4
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d005      	beq.n	800aba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ab9c:	4b59      	ldr	r3, [pc, #356]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ab9e:	689b      	ldr	r3, [r3, #8]
 800aba0:	4a58      	ldr	r2, [pc, #352]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800aba2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800aba6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f003 0308 	and.w	r3, r3, #8
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d005      	beq.n	800abc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800abb4:	4b53      	ldr	r3, [pc, #332]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	4a52      	ldr	r2, [pc, #328]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800abba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800abbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abc0:	4b50      	ldr	r3, [pc, #320]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800abc2:	689b      	ldr	r3, [r3, #8]
 800abc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	689b      	ldr	r3, [r3, #8]
 800abcc:	494d      	ldr	r1, [pc, #308]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800abce:	4313      	orrs	r3, r2
 800abd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d044      	beq.n	800ac68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d107      	bne.n	800abf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800abe6:	4b47      	ldr	r3, [pc, #284]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d119      	bne.n	800ac26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800abf2:	2301      	movs	r3, #1
 800abf4:	e07f      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	2b02      	cmp	r3, #2
 800abfc:	d003      	beq.n	800ac06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac02:	2b03      	cmp	r3, #3
 800ac04:	d107      	bne.n	800ac16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac06:	4b3f      	ldr	r3, [pc, #252]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d109      	bne.n	800ac26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac12:	2301      	movs	r3, #1
 800ac14:	e06f      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ac16:	4b3b      	ldr	r3, [pc, #236]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f003 0302 	and.w	r3, r3, #2
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d101      	bne.n	800ac26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	e067      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ac26:	4b37      	ldr	r3, [pc, #220]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	f023 0203 	bic.w	r2, r3, #3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	4934      	ldr	r1, [pc, #208]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac34:	4313      	orrs	r3, r2
 800ac36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ac38:	f7fc fe26 	bl	8007888 <HAL_GetTick>
 800ac3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac3e:	e00a      	b.n	800ac56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac40:	f7fc fe22 	bl	8007888 <HAL_GetTick>
 800ac44:	4602      	mov	r2, r0
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d901      	bls.n	800ac56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ac52:	2303      	movs	r3, #3
 800ac54:	e04f      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac56:	4b2b      	ldr	r3, [pc, #172]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac58:	689b      	ldr	r3, [r3, #8]
 800ac5a:	f003 020c 	and.w	r2, r3, #12
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d1eb      	bne.n	800ac40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ac68:	4b25      	ldr	r3, [pc, #148]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f003 030f 	and.w	r3, r3, #15
 800ac70:	683a      	ldr	r2, [r7, #0]
 800ac72:	429a      	cmp	r2, r3
 800ac74:	d20c      	bcs.n	800ac90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac76:	4b22      	ldr	r3, [pc, #136]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ac78:	683a      	ldr	r2, [r7, #0]
 800ac7a:	b2d2      	uxtb	r2, r2
 800ac7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac7e:	4b20      	ldr	r3, [pc, #128]	@ (800ad00 <HAL_RCC_ClockConfig+0x1b8>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f003 030f 	and.w	r3, r3, #15
 800ac86:	683a      	ldr	r2, [r7, #0]
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d001      	beq.n	800ac90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e032      	b.n	800acf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f003 0304 	and.w	r3, r3, #4
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d008      	beq.n	800acae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ac9c:	4b19      	ldr	r3, [pc, #100]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	68db      	ldr	r3, [r3, #12]
 800aca8:	4916      	ldr	r1, [pc, #88]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800acaa:	4313      	orrs	r3, r2
 800acac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 0308 	and.w	r3, r3, #8
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d009      	beq.n	800acce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800acba:	4b12      	ldr	r3, [pc, #72]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	691b      	ldr	r3, [r3, #16]
 800acc6:	00db      	lsls	r3, r3, #3
 800acc8:	490e      	ldr	r1, [pc, #56]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800acca:	4313      	orrs	r3, r2
 800accc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800acce:	f000 f821 	bl	800ad14 <HAL_RCC_GetSysClockFreq>
 800acd2:	4602      	mov	r2, r0
 800acd4:	4b0b      	ldr	r3, [pc, #44]	@ (800ad04 <HAL_RCC_ClockConfig+0x1bc>)
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	091b      	lsrs	r3, r3, #4
 800acda:	f003 030f 	and.w	r3, r3, #15
 800acde:	490a      	ldr	r1, [pc, #40]	@ (800ad08 <HAL_RCC_ClockConfig+0x1c0>)
 800ace0:	5ccb      	ldrb	r3, [r1, r3]
 800ace2:	fa22 f303 	lsr.w	r3, r2, r3
 800ace6:	4a09      	ldr	r2, [pc, #36]	@ (800ad0c <HAL_RCC_ClockConfig+0x1c4>)
 800ace8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800acea:	4b09      	ldr	r3, [pc, #36]	@ (800ad10 <HAL_RCC_ClockConfig+0x1c8>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4618      	mov	r0, r3
 800acf0:	f7fc fd86 	bl	8007800 <HAL_InitTick>

  return HAL_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	40023c00 	.word	0x40023c00
 800ad04:	40023800 	.word	0x40023800
 800ad08:	080147d8 	.word	0x080147d8
 800ad0c:	20000010 	.word	0x20000010
 800ad10:	20000028 	.word	0x20000028

0800ad14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad18:	b094      	sub	sp, #80	@ 0x50
 800ad1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800ad20:	2300      	movs	r3, #0
 800ad22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800ad24:	2300      	movs	r3, #0
 800ad26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ad2c:	4b79      	ldr	r3, [pc, #484]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	f003 030c 	and.w	r3, r3, #12
 800ad34:	2b08      	cmp	r3, #8
 800ad36:	d00d      	beq.n	800ad54 <HAL_RCC_GetSysClockFreq+0x40>
 800ad38:	2b08      	cmp	r3, #8
 800ad3a:	f200 80e1 	bhi.w	800af00 <HAL_RCC_GetSysClockFreq+0x1ec>
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d002      	beq.n	800ad48 <HAL_RCC_GetSysClockFreq+0x34>
 800ad42:	2b04      	cmp	r3, #4
 800ad44:	d003      	beq.n	800ad4e <HAL_RCC_GetSysClockFreq+0x3a>
 800ad46:	e0db      	b.n	800af00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ad48:	4b73      	ldr	r3, [pc, #460]	@ (800af18 <HAL_RCC_GetSysClockFreq+0x204>)
 800ad4a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ad4c:	e0db      	b.n	800af06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ad4e:	4b72      	ldr	r3, [pc, #456]	@ (800af18 <HAL_RCC_GetSysClockFreq+0x204>)
 800ad50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ad52:	e0d8      	b.n	800af06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ad54:	4b6f      	ldr	r3, [pc, #444]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800ad56:	685b      	ldr	r3, [r3, #4]
 800ad58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ad5e:	4b6d      	ldr	r3, [pc, #436]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d063      	beq.n	800ae32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ad6a:	4b6a      	ldr	r3, [pc, #424]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	099b      	lsrs	r3, r3, #6
 800ad70:	2200      	movs	r2, #0
 800ad72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800ad76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad7c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad7e:	2300      	movs	r3, #0
 800ad80:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ad86:	4622      	mov	r2, r4
 800ad88:	462b      	mov	r3, r5
 800ad8a:	f04f 0000 	mov.w	r0, #0
 800ad8e:	f04f 0100 	mov.w	r1, #0
 800ad92:	0159      	lsls	r1, r3, #5
 800ad94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ad98:	0150      	lsls	r0, r2, #5
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	460b      	mov	r3, r1
 800ad9e:	4621      	mov	r1, r4
 800ada0:	1a51      	subs	r1, r2, r1
 800ada2:	6139      	str	r1, [r7, #16]
 800ada4:	4629      	mov	r1, r5
 800ada6:	eb63 0301 	sbc.w	r3, r3, r1
 800adaa:	617b      	str	r3, [r7, #20]
 800adac:	f04f 0200 	mov.w	r2, #0
 800adb0:	f04f 0300 	mov.w	r3, #0
 800adb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800adb8:	4659      	mov	r1, fp
 800adba:	018b      	lsls	r3, r1, #6
 800adbc:	4651      	mov	r1, sl
 800adbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800adc2:	4651      	mov	r1, sl
 800adc4:	018a      	lsls	r2, r1, #6
 800adc6:	4651      	mov	r1, sl
 800adc8:	ebb2 0801 	subs.w	r8, r2, r1
 800adcc:	4659      	mov	r1, fp
 800adce:	eb63 0901 	sbc.w	r9, r3, r1
 800add2:	f04f 0200 	mov.w	r2, #0
 800add6:	f04f 0300 	mov.w	r3, #0
 800adda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800adde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ade2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ade6:	4690      	mov	r8, r2
 800ade8:	4699      	mov	r9, r3
 800adea:	4623      	mov	r3, r4
 800adec:	eb18 0303 	adds.w	r3, r8, r3
 800adf0:	60bb      	str	r3, [r7, #8]
 800adf2:	462b      	mov	r3, r5
 800adf4:	eb49 0303 	adc.w	r3, r9, r3
 800adf8:	60fb      	str	r3, [r7, #12]
 800adfa:	f04f 0200 	mov.w	r2, #0
 800adfe:	f04f 0300 	mov.w	r3, #0
 800ae02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ae06:	4629      	mov	r1, r5
 800ae08:	028b      	lsls	r3, r1, #10
 800ae0a:	4621      	mov	r1, r4
 800ae0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ae10:	4621      	mov	r1, r4
 800ae12:	028a      	lsls	r2, r1, #10
 800ae14:	4610      	mov	r0, r2
 800ae16:	4619      	mov	r1, r3
 800ae18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ae24:	f7f5 fa4c 	bl	80002c0 <__aeabi_uldivmod>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4613      	mov	r3, r2
 800ae2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae30:	e058      	b.n	800aee4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ae32:	4b38      	ldr	r3, [pc, #224]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	099b      	lsrs	r3, r3, #6
 800ae38:	2200      	movs	r2, #0
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	4611      	mov	r1, r2
 800ae3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800ae42:	623b      	str	r3, [r7, #32]
 800ae44:	2300      	movs	r3, #0
 800ae46:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800ae4c:	4642      	mov	r2, r8
 800ae4e:	464b      	mov	r3, r9
 800ae50:	f04f 0000 	mov.w	r0, #0
 800ae54:	f04f 0100 	mov.w	r1, #0
 800ae58:	0159      	lsls	r1, r3, #5
 800ae5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ae5e:	0150      	lsls	r0, r2, #5
 800ae60:	4602      	mov	r2, r0
 800ae62:	460b      	mov	r3, r1
 800ae64:	4641      	mov	r1, r8
 800ae66:	ebb2 0a01 	subs.w	sl, r2, r1
 800ae6a:	4649      	mov	r1, r9
 800ae6c:	eb63 0b01 	sbc.w	fp, r3, r1
 800ae70:	f04f 0200 	mov.w	r2, #0
 800ae74:	f04f 0300 	mov.w	r3, #0
 800ae78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ae7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ae80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ae84:	ebb2 040a 	subs.w	r4, r2, sl
 800ae88:	eb63 050b 	sbc.w	r5, r3, fp
 800ae8c:	f04f 0200 	mov.w	r2, #0
 800ae90:	f04f 0300 	mov.w	r3, #0
 800ae94:	00eb      	lsls	r3, r5, #3
 800ae96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ae9a:	00e2      	lsls	r2, r4, #3
 800ae9c:	4614      	mov	r4, r2
 800ae9e:	461d      	mov	r5, r3
 800aea0:	4643      	mov	r3, r8
 800aea2:	18e3      	adds	r3, r4, r3
 800aea4:	603b      	str	r3, [r7, #0]
 800aea6:	464b      	mov	r3, r9
 800aea8:	eb45 0303 	adc.w	r3, r5, r3
 800aeac:	607b      	str	r3, [r7, #4]
 800aeae:	f04f 0200 	mov.w	r2, #0
 800aeb2:	f04f 0300 	mov.w	r3, #0
 800aeb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 800aeba:	4629      	mov	r1, r5
 800aebc:	028b      	lsls	r3, r1, #10
 800aebe:	4621      	mov	r1, r4
 800aec0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800aec4:	4621      	mov	r1, r4
 800aec6:	028a      	lsls	r2, r1, #10
 800aec8:	4610      	mov	r0, r2
 800aeca:	4619      	mov	r1, r3
 800aecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aece:	2200      	movs	r2, #0
 800aed0:	61bb      	str	r3, [r7, #24]
 800aed2:	61fa      	str	r2, [r7, #28]
 800aed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aed8:	f7f5 f9f2 	bl	80002c0 <__aeabi_uldivmod>
 800aedc:	4602      	mov	r2, r0
 800aede:	460b      	mov	r3, r1
 800aee0:	4613      	mov	r3, r2
 800aee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800aee4:	4b0b      	ldr	r3, [pc, #44]	@ (800af14 <HAL_RCC_GetSysClockFreq+0x200>)
 800aee6:	685b      	ldr	r3, [r3, #4]
 800aee8:	0c1b      	lsrs	r3, r3, #16
 800aeea:	f003 0303 	and.w	r3, r3, #3
 800aeee:	3301      	adds	r3, #1
 800aef0:	005b      	lsls	r3, r3, #1
 800aef2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800aef4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aef8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aefc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aefe:	e002      	b.n	800af06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800af00:	4b05      	ldr	r3, [pc, #20]	@ (800af18 <HAL_RCC_GetSysClockFreq+0x204>)
 800af02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800af04:	bf00      	nop
    }
  }
  return sysclockfreq;
 800af06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3750      	adds	r7, #80	@ 0x50
 800af0c:	46bd      	mov	sp, r7
 800af0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af12:	bf00      	nop
 800af14:	40023800 	.word	0x40023800
 800af18:	00f42400 	.word	0x00f42400

0800af1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af1c:	b480      	push	{r7}
 800af1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af20:	4b03      	ldr	r3, [pc, #12]	@ (800af30 <HAL_RCC_GetHCLKFreq+0x14>)
 800af22:	681b      	ldr	r3, [r3, #0]
}
 800af24:	4618      	mov	r0, r3
 800af26:	46bd      	mov	sp, r7
 800af28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2c:	4770      	bx	lr
 800af2e:	bf00      	nop
 800af30:	20000010 	.word	0x20000010

0800af34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800af38:	f7ff fff0 	bl	800af1c <HAL_RCC_GetHCLKFreq>
 800af3c:	4602      	mov	r2, r0
 800af3e:	4b05      	ldr	r3, [pc, #20]	@ (800af54 <HAL_RCC_GetPCLK1Freq+0x20>)
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	0a9b      	lsrs	r3, r3, #10
 800af44:	f003 0307 	and.w	r3, r3, #7
 800af48:	4903      	ldr	r1, [pc, #12]	@ (800af58 <HAL_RCC_GetPCLK1Freq+0x24>)
 800af4a:	5ccb      	ldrb	r3, [r1, r3]
 800af4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af50:	4618      	mov	r0, r3
 800af52:	bd80      	pop	{r7, pc}
 800af54:	40023800 	.word	0x40023800
 800af58:	080147e8 	.word	0x080147e8

0800af5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800af60:	f7ff ffdc 	bl	800af1c <HAL_RCC_GetHCLKFreq>
 800af64:	4602      	mov	r2, r0
 800af66:	4b05      	ldr	r3, [pc, #20]	@ (800af7c <HAL_RCC_GetPCLK2Freq+0x20>)
 800af68:	689b      	ldr	r3, [r3, #8]
 800af6a:	0b5b      	lsrs	r3, r3, #13
 800af6c:	f003 0307 	and.w	r3, r3, #7
 800af70:	4903      	ldr	r1, [pc, #12]	@ (800af80 <HAL_RCC_GetPCLK2Freq+0x24>)
 800af72:	5ccb      	ldrb	r3, [r1, r3]
 800af74:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af78:	4618      	mov	r0, r3
 800af7a:	bd80      	pop	{r7, pc}
 800af7c:	40023800 	.word	0x40023800
 800af80:	080147e8 	.word	0x080147e8

0800af84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b086      	sub	sp, #24
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800af8c:	2300      	movs	r3, #0
 800af8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800af90:	2300      	movs	r3, #0
 800af92:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f003 0301 	and.w	r3, r3, #1
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d10b      	bne.n	800afb8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d105      	bne.n	800afb8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d075      	beq.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800afb8:	4b91      	ldr	r3, [pc, #580]	@ (800b200 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800afbe:	f7fc fc63 	bl	8007888 <HAL_GetTick>
 800afc2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800afc4:	e008      	b.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800afc6:	f7fc fc5f 	bl	8007888 <HAL_GetTick>
 800afca:	4602      	mov	r2, r0
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	1ad3      	subs	r3, r2, r3
 800afd0:	2b02      	cmp	r3, #2
 800afd2:	d901      	bls.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800afd4:	2303      	movs	r3, #3
 800afd6:	e189      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800afd8:	4b8a      	ldr	r3, [pc, #552]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1f0      	bne.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f003 0301 	and.w	r3, r3, #1
 800afec:	2b00      	cmp	r3, #0
 800afee:	d009      	beq.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	019a      	lsls	r2, r3, #6
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	071b      	lsls	r3, r3, #28
 800affc:	4981      	ldr	r1, [pc, #516]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800affe:	4313      	orrs	r3, r2
 800b000:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f003 0302 	and.w	r3, r3, #2
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d01f      	beq.n	800b050 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b010:	4b7c      	ldr	r3, [pc, #496]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b016:	0f1b      	lsrs	r3, r3, #28
 800b018:	f003 0307 	and.w	r3, r3, #7
 800b01c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	019a      	lsls	r2, r3, #6
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	68db      	ldr	r3, [r3, #12]
 800b028:	061b      	lsls	r3, r3, #24
 800b02a:	431a      	orrs	r2, r3
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	071b      	lsls	r3, r3, #28
 800b030:	4974      	ldr	r1, [pc, #464]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b032:	4313      	orrs	r3, r2
 800b034:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800b038:	4b72      	ldr	r3, [pc, #456]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b03a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b03e:	f023 021f 	bic.w	r2, r3, #31
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	69db      	ldr	r3, [r3, #28]
 800b046:	3b01      	subs	r3, #1
 800b048:	496e      	ldr	r1, [pc, #440]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b04a:	4313      	orrs	r3, r2
 800b04c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d00d      	beq.n	800b078 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	019a      	lsls	r2, r3, #6
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	061b      	lsls	r3, r3, #24
 800b068:	431a      	orrs	r2, r3
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	071b      	lsls	r3, r3, #28
 800b070:	4964      	ldr	r1, [pc, #400]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b072:	4313      	orrs	r3, r2
 800b074:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b078:	4b61      	ldr	r3, [pc, #388]	@ (800b200 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800b07a:	2201      	movs	r2, #1
 800b07c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b07e:	f7fc fc03 	bl	8007888 <HAL_GetTick>
 800b082:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b084:	e008      	b.n	800b098 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b086:	f7fc fbff 	bl	8007888 <HAL_GetTick>
 800b08a:	4602      	mov	r2, r0
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	2b02      	cmp	r3, #2
 800b092:	d901      	bls.n	800b098 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b094:	2303      	movs	r3, #3
 800b096:	e129      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b098:	4b5a      	ldr	r3, [pc, #360]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0f0      	beq.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	f003 0304 	and.w	r3, r3, #4
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d105      	bne.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d079      	beq.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800b0bc:	4b52      	ldr	r3, [pc, #328]	@ (800b208 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800b0be:	2200      	movs	r2, #0
 800b0c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b0c2:	f7fc fbe1 	bl	8007888 <HAL_GetTick>
 800b0c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b0c8:	e008      	b.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b0ca:	f7fc fbdd 	bl	8007888 <HAL_GetTick>
 800b0ce:	4602      	mov	r2, r0
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	1ad3      	subs	r3, r2, r3
 800b0d4:	2b02      	cmp	r3, #2
 800b0d6:	d901      	bls.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b0d8:	2303      	movs	r3, #3
 800b0da:	e107      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800b0dc:	4b49      	ldr	r3, [pc, #292]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0e8:	d0ef      	beq.n	800b0ca <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f003 0304 	and.w	r3, r3, #4
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d020      	beq.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800b0f6:	4b43      	ldr	r3, [pc, #268]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b0f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0fc:	0f1b      	lsrs	r3, r3, #28
 800b0fe:	f003 0307 	and.w	r3, r3, #7
 800b102:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	691b      	ldr	r3, [r3, #16]
 800b108:	019a      	lsls	r2, r3, #6
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	695b      	ldr	r3, [r3, #20]
 800b10e:	061b      	lsls	r3, r3, #24
 800b110:	431a      	orrs	r2, r3
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	071b      	lsls	r3, r3, #28
 800b116:	493b      	ldr	r1, [pc, #236]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b118:	4313      	orrs	r3, r2
 800b11a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800b11e:	4b39      	ldr	r3, [pc, #228]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b124:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6a1b      	ldr	r3, [r3, #32]
 800b12c:	3b01      	subs	r3, #1
 800b12e:	021b      	lsls	r3, r3, #8
 800b130:	4934      	ldr	r1, [pc, #208]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b132:	4313      	orrs	r3, r2
 800b134:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 0308 	and.w	r3, r3, #8
 800b140:	2b00      	cmp	r3, #0
 800b142:	d01e      	beq.n	800b182 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800b144:	4b2f      	ldr	r3, [pc, #188]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b14a:	0e1b      	lsrs	r3, r3, #24
 800b14c:	f003 030f 	and.w	r3, r3, #15
 800b150:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	691b      	ldr	r3, [r3, #16]
 800b156:	019a      	lsls	r2, r3, #6
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	061b      	lsls	r3, r3, #24
 800b15c:	431a      	orrs	r2, r3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	699b      	ldr	r3, [r3, #24]
 800b162:	071b      	lsls	r3, r3, #28
 800b164:	4927      	ldr	r1, [pc, #156]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b166:	4313      	orrs	r3, r2
 800b168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800b16c:	4b25      	ldr	r3, [pc, #148]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b16e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b172:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17a:	4922      	ldr	r1, [pc, #136]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b17c:	4313      	orrs	r3, r2
 800b17e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800b182:	4b21      	ldr	r3, [pc, #132]	@ (800b208 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800b184:	2201      	movs	r2, #1
 800b186:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b188:	f7fc fb7e 	bl	8007888 <HAL_GetTick>
 800b18c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b18e:	e008      	b.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800b190:	f7fc fb7a 	bl	8007888 <HAL_GetTick>
 800b194:	4602      	mov	r2, r0
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	1ad3      	subs	r3, r2, r3
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	d901      	bls.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b19e:	2303      	movs	r3, #3
 800b1a0:	e0a4      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800b1a2:	4b18      	ldr	r3, [pc, #96]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b1aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1ae:	d1ef      	bne.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 0320 	and.w	r3, r3, #32
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f000 808b 	beq.w	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b1be:	2300      	movs	r3, #0
 800b1c0:	60fb      	str	r3, [r7, #12]
 800b1c2:	4b10      	ldr	r3, [pc, #64]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b1c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c6:	4a0f      	ldr	r2, [pc, #60]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b1c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1cc:	6413      	str	r3, [r2, #64]	@ 0x40
 800b1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b204 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800b1d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1d6:	60fb      	str	r3, [r7, #12]
 800b1d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b1da:	4b0c      	ldr	r3, [pc, #48]	@ (800b20c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	4a0b      	ldr	r2, [pc, #44]	@ (800b20c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800b1e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b1e6:	f7fc fb4f 	bl	8007888 <HAL_GetTick>
 800b1ea:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b1ec:	e010      	b.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1ee:	f7fc fb4b 	bl	8007888 <HAL_GetTick>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	d909      	bls.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	e075      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
 800b200:	42470068 	.word	0x42470068
 800b204:	40023800 	.word	0x40023800
 800b208:	42470070 	.word	0x42470070
 800b20c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b210:	4b38      	ldr	r3, [pc, #224]	@ (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d0e8      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b21c:	4b36      	ldr	r3, [pc, #216]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b21e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b220:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b224:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d02f      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b230:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b234:	693a      	ldr	r2, [r7, #16]
 800b236:	429a      	cmp	r2, r3
 800b238:	d028      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b23a:	4b2f      	ldr	r3, [pc, #188]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b23c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b23e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b242:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b244:	4b2d      	ldr	r3, [pc, #180]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800b246:	2201      	movs	r2, #1
 800b248:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b24a:	4b2c      	ldr	r3, [pc, #176]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800b24c:	2200      	movs	r2, #0
 800b24e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b250:	4a29      	ldr	r2, [pc, #164]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b256:	4b28      	ldr	r3, [pc, #160]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b25a:	f003 0301 	and.w	r3, r3, #1
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d114      	bne.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b262:	f7fc fb11 	bl	8007888 <HAL_GetTick>
 800b266:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b268:	e00a      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b26a:	f7fc fb0d 	bl	8007888 <HAL_GetTick>
 800b26e:	4602      	mov	r2, r0
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	1ad3      	subs	r3, r2, r3
 800b274:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b278:	4293      	cmp	r3, r2
 800b27a:	d901      	bls.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800b27c:	2303      	movs	r3, #3
 800b27e:	e035      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b280:	4b1d      	ldr	r3, [pc, #116]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b284:	f003 0302 	and.w	r3, r3, #2
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d0ee      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b298:	d10d      	bne.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800b29a:	4b17      	ldr	r3, [pc, #92]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2a6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b2aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2ae:	4912      	ldr	r1, [pc, #72]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	608b      	str	r3, [r1, #8]
 800b2b4:	e005      	b.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800b2b6:	4b10      	ldr	r3, [pc, #64]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	4a0f      	ldr	r2, [pc, #60]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b2bc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b2c0:	6093      	str	r3, [r2, #8]
 800b2c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b2c4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2ce:	490a      	ldr	r1, [pc, #40]	@ (800b2f8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 0310 	and.w	r3, r3, #16
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d004      	beq.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800b2e6:	4b06      	ldr	r3, [pc, #24]	@ (800b300 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800b2e8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3718      	adds	r7, #24
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}
 800b2f4:	40007000 	.word	0x40007000
 800b2f8:	40023800 	.word	0x40023800
 800b2fc:	42470e40 	.word	0x42470e40
 800b300:	424711e0 	.word	0x424711e0

0800b304 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d101      	bne.n	800b316 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b312:	2301      	movs	r3, #1
 800b314:	e073      	b.n	800b3fe <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	7f5b      	ldrb	r3, [r3, #29]
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d105      	bne.n	800b32c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f7f8 fd6c 	bl	8003e04 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2202      	movs	r2, #2
 800b330:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	f003 0310 	and.w	r3, r3, #16
 800b33c:	2b10      	cmp	r3, #16
 800b33e:	d055      	beq.n	800b3ec <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	22ca      	movs	r2, #202	@ 0xca
 800b346:	625a      	str	r2, [r3, #36]	@ 0x24
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	2253      	movs	r2, #83	@ 0x53
 800b34e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f000 f87f 	bl	800b454 <RTC_EnterInitMode>
 800b356:	4603      	mov	r3, r0
 800b358:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d12c      	bne.n	800b3ba <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	6812      	ldr	r2, [r2, #0]
 800b36a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b36e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b372:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	6899      	ldr	r1, [r3, #8]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	685a      	ldr	r2, [r3, #4]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	431a      	orrs	r2, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	695b      	ldr	r3, [r3, #20]
 800b388:	431a      	orrs	r2, r3
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	430a      	orrs	r2, r1
 800b390:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	68d2      	ldr	r2, [r2, #12]
 800b39a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	6919      	ldr	r1, [r3, #16]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	041a      	lsls	r2, r3, #16
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	430a      	orrs	r2, r1
 800b3ae:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 f886 	bl	800b4c2 <RTC_ExitInitMode>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d110      	bne.n	800b3e2 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b3ce:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	699a      	ldr	r2, [r3, #24]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	430a      	orrs	r2, r1
 800b3e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	22ff      	movs	r2, #255	@ 0xff
 800b3e8:	625a      	str	r2, [r3, #36]	@ 0x24
 800b3ea:	e001      	b.n	800b3f0 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d102      	bne.n	800b3fc <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800b3fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
	...

0800b408 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b084      	sub	sp, #16
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a0d      	ldr	r2, [pc, #52]	@ (800b450 <HAL_RTC_WaitForSynchro+0x48>)
 800b41a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b41c:	f7fc fa34 	bl	8007888 <HAL_GetTick>
 800b420:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b422:	e009      	b.n	800b438 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b424:	f7fc fa30 	bl	8007888 <HAL_GetTick>
 800b428:	4602      	mov	r2, r0
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	1ad3      	subs	r3, r2, r3
 800b42e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b432:	d901      	bls.n	800b438 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b434:	2303      	movs	r3, #3
 800b436:	e007      	b.n	800b448 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	f003 0320 	and.w	r3, r3, #32
 800b442:	2b00      	cmp	r3, #0
 800b444:	d0ee      	beq.n	800b424 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3710      	adds	r7, #16
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}
 800b450:	00017f5f 	.word	0x00017f5f

0800b454 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b45c:	2300      	movs	r3, #0
 800b45e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b460:	2300      	movs	r3, #0
 800b462:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	68db      	ldr	r3, [r3, #12]
 800b46a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d122      	bne.n	800b4b8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	68da      	ldr	r2, [r3, #12]
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b480:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b482:	f7fc fa01 	bl	8007888 <HAL_GetTick>
 800b486:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b488:	e00c      	b.n	800b4a4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b48a:	f7fc f9fd 	bl	8007888 <HAL_GetTick>
 800b48e:	4602      	mov	r2, r0
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	1ad3      	subs	r3, r2, r3
 800b494:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b498:	d904      	bls.n	800b4a4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2204      	movs	r2, #4
 800b49e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	68db      	ldr	r3, [r3, #12]
 800b4aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d102      	bne.n	800b4b8 <RTC_EnterInitMode+0x64>
 800b4b2:	7bfb      	ldrb	r3, [r7, #15]
 800b4b4:	2b01      	cmp	r3, #1
 800b4b6:	d1e8      	bne.n	800b48a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b4b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b084      	sub	sp, #16
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	68da      	ldr	r2, [r3, #12]
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b4dc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	f003 0320 	and.w	r3, r3, #32
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10a      	bne.n	800b502 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f7ff ff8b 	bl	800b408 <HAL_RTC_WaitForSynchro>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d004      	beq.n	800b502 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2204      	movs	r2, #4
 800b4fc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800b4fe:	2301      	movs	r3, #1
 800b500:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800b502:	7bfb      	ldrb	r3, [r7, #15]
}
 800b504:	4618      	mov	r0, r3
 800b506:	3710      	adds	r7, #16
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}

0800b50c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d101      	bne.n	800b51e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b51a:	2301      	movs	r3, #1
 800b51c:	e07b      	b.n	800b616 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b522:	2b00      	cmp	r3, #0
 800b524:	d108      	bne.n	800b538 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b52e:	d009      	beq.n	800b544 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2200      	movs	r2, #0
 800b534:	61da      	str	r2, [r3, #28]
 800b536:	e005      	b.n	800b544 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b550:	b2db      	uxtb	r3, r3
 800b552:	2b00      	cmp	r3, #0
 800b554:	d106      	bne.n	800b564 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2200      	movs	r2, #0
 800b55a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f7f8 fc7a 	bl	8003e58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2202      	movs	r2, #2
 800b568:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	681a      	ldr	r2, [r3, #0]
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b57a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	689b      	ldr	r3, [r3, #8]
 800b588:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b58c:	431a      	orrs	r2, r3
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	68db      	ldr	r3, [r3, #12]
 800b592:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b596:	431a      	orrs	r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	691b      	ldr	r3, [r3, #16]
 800b59c:	f003 0302 	and.w	r3, r3, #2
 800b5a0:	431a      	orrs	r2, r3
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	695b      	ldr	r3, [r3, #20]
 800b5a6:	f003 0301 	and.w	r3, r3, #1
 800b5aa:	431a      	orrs	r2, r3
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	699b      	ldr	r3, [r3, #24]
 800b5b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b5b4:	431a      	orrs	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	69db      	ldr	r3, [r3, #28]
 800b5ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5be:	431a      	orrs	r2, r3
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	6a1b      	ldr	r3, [r3, #32]
 800b5c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5c8:	ea42 0103 	orr.w	r1, r2, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	430a      	orrs	r2, r1
 800b5da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	699b      	ldr	r3, [r3, #24]
 800b5e0:	0c1b      	lsrs	r3, r3, #16
 800b5e2:	f003 0104 	and.w	r1, r3, #4
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ea:	f003 0210 	and.w	r2, r3, #16
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	430a      	orrs	r2, r1
 800b5f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	69da      	ldr	r2, [r3, #28]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b604:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2201      	movs	r2, #1
 800b610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b614:	2300      	movs	r3, #0
}
 800b616:	4618      	mov	r0, r3
 800b618:	3708      	adds	r7, #8
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}

0800b61e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b61e:	b580      	push	{r7, lr}
 800b620:	b088      	sub	sp, #32
 800b622:	af00      	add	r7, sp, #0
 800b624:	60f8      	str	r0, [r7, #12]
 800b626:	60b9      	str	r1, [r7, #8]
 800b628:	603b      	str	r3, [r7, #0]
 800b62a:	4613      	mov	r3, r2
 800b62c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b62e:	f7fc f92b 	bl	8007888 <HAL_GetTick>
 800b632:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800b634:	88fb      	ldrh	r3, [r7, #6]
 800b636:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	2b01      	cmp	r3, #1
 800b642:	d001      	beq.n	800b648 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800b644:	2302      	movs	r3, #2
 800b646:	e12a      	b.n	800b89e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d002      	beq.n	800b654 <HAL_SPI_Transmit+0x36>
 800b64e:	88fb      	ldrh	r3, [r7, #6]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d101      	bne.n	800b658 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800b654:	2301      	movs	r3, #1
 800b656:	e122      	b.n	800b89e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b65e:	2b01      	cmp	r3, #1
 800b660:	d101      	bne.n	800b666 <HAL_SPI_Transmit+0x48>
 800b662:	2302      	movs	r3, #2
 800b664:	e11b      	b.n	800b89e <HAL_SPI_Transmit+0x280>
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	2201      	movs	r2, #1
 800b66a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2203      	movs	r2, #3
 800b672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2200      	movs	r2, #0
 800b67a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	68ba      	ldr	r2, [r7, #8]
 800b680:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	88fa      	ldrh	r2, [r7, #6]
 800b686:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	88fa      	ldrh	r2, [r7, #6]
 800b68c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2200      	movs	r2, #0
 800b692:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2200      	movs	r2, #0
 800b698:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6b4:	d10f      	bne.n	800b6d6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	681a      	ldr	r2, [r3, #0]
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b6d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6e0:	2b40      	cmp	r3, #64	@ 0x40
 800b6e2:	d007      	beq.n	800b6f4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6fc:	d152      	bne.n	800b7a4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d002      	beq.n	800b70c <HAL_SPI_Transmit+0xee>
 800b706:	8b7b      	ldrh	r3, [r7, #26]
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d145      	bne.n	800b798 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b710:	881a      	ldrh	r2, [r3, #0]
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b71c:	1c9a      	adds	r2, r3, #2
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b726:	b29b      	uxth	r3, r3
 800b728:	3b01      	subs	r3, #1
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b730:	e032      	b.n	800b798 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	f003 0302 	and.w	r3, r3, #2
 800b73c:	2b02      	cmp	r3, #2
 800b73e:	d112      	bne.n	800b766 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b744:	881a      	ldrh	r2, [r3, #0]
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b750:	1c9a      	adds	r2, r3, #2
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	3b01      	subs	r3, #1
 800b75e:	b29a      	uxth	r2, r3
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b764:	e018      	b.n	800b798 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b766:	f7fc f88f 	bl	8007888 <HAL_GetTick>
 800b76a:	4602      	mov	r2, r0
 800b76c:	69fb      	ldr	r3, [r7, #28]
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	429a      	cmp	r2, r3
 800b774:	d803      	bhi.n	800b77e <HAL_SPI_Transmit+0x160>
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b77c:	d102      	bne.n	800b784 <HAL_SPI_Transmit+0x166>
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d109      	bne.n	800b798 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2201      	movs	r2, #1
 800b788:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2200      	movs	r2, #0
 800b790:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b794:	2303      	movs	r3, #3
 800b796:	e082      	b.n	800b89e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b79c:	b29b      	uxth	r3, r3
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d1c7      	bne.n	800b732 <HAL_SPI_Transmit+0x114>
 800b7a2:	e053      	b.n	800b84c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	685b      	ldr	r3, [r3, #4]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d002      	beq.n	800b7b2 <HAL_SPI_Transmit+0x194>
 800b7ac:	8b7b      	ldrh	r3, [r7, #26]
 800b7ae:	2b01      	cmp	r3, #1
 800b7b0:	d147      	bne.n	800b842 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	330c      	adds	r3, #12
 800b7bc:	7812      	ldrb	r2, [r2, #0]
 800b7be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7c4:	1c5a      	adds	r2, r3, #1
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b7ce:	b29b      	uxth	r3, r3
 800b7d0:	3b01      	subs	r3, #1
 800b7d2:	b29a      	uxth	r2, r3
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b7d8:	e033      	b.n	800b842 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	f003 0302 	and.w	r3, r3, #2
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	d113      	bne.n	800b810 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	330c      	adds	r3, #12
 800b7f2:	7812      	ldrb	r2, [r2, #0]
 800b7f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7fa:	1c5a      	adds	r2, r3, #1
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b804:	b29b      	uxth	r3, r3
 800b806:	3b01      	subs	r3, #1
 800b808:	b29a      	uxth	r2, r3
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800b80e:	e018      	b.n	800b842 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b810:	f7fc f83a 	bl	8007888 <HAL_GetTick>
 800b814:	4602      	mov	r2, r0
 800b816:	69fb      	ldr	r3, [r7, #28]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	683a      	ldr	r2, [r7, #0]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d803      	bhi.n	800b828 <HAL_SPI_Transmit+0x20a>
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b826:	d102      	bne.n	800b82e <HAL_SPI_Transmit+0x210>
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d109      	bne.n	800b842 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2201      	movs	r2, #1
 800b832:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b83e:	2303      	movs	r3, #3
 800b840:	e02d      	b.n	800b89e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b846:	b29b      	uxth	r3, r3
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d1c6      	bne.n	800b7da <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b84c:	69fa      	ldr	r2, [r7, #28]
 800b84e:	6839      	ldr	r1, [r7, #0]
 800b850:	68f8      	ldr	r0, [r7, #12]
 800b852:	f000 fbd9 	bl	800c008 <SPI_EndRxTxTransaction>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d002      	beq.n	800b862 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2220      	movs	r2, #32
 800b860:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	689b      	ldr	r3, [r3, #8]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d10a      	bne.n	800b880 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b86a:	2300      	movs	r3, #0
 800b86c:	617b      	str	r3, [r7, #20]
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	617b      	str	r3, [r7, #20]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	617b      	str	r3, [r7, #20]
 800b87e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2201      	movs	r2, #1
 800b884:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800b898:	2301      	movs	r3, #1
 800b89a:	e000      	b.n	800b89e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800b89c:	2300      	movs	r3, #0
  }
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3720      	adds	r7, #32
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8a6:	b580      	push	{r7, lr}
 800b8a8:	b088      	sub	sp, #32
 800b8aa:	af02      	add	r7, sp, #8
 800b8ac:	60f8      	str	r0, [r7, #12]
 800b8ae:	60b9      	str	r1, [r7, #8]
 800b8b0:	603b      	str	r3, [r7, #0]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b8bc:	b2db      	uxtb	r3, r3
 800b8be:	2b01      	cmp	r3, #1
 800b8c0:	d001      	beq.n	800b8c6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	e104      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d002      	beq.n	800b8d2 <HAL_SPI_Receive+0x2c>
 800b8cc:	88fb      	ldrh	r3, [r7, #6]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d101      	bne.n	800b8d6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e0fc      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	685b      	ldr	r3, [r3, #4]
 800b8da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b8de:	d112      	bne.n	800b906 <HAL_SPI_Receive+0x60>
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	689b      	ldr	r3, [r3, #8]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10e      	bne.n	800b906 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	2204      	movs	r2, #4
 800b8ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b8f0:	88fa      	ldrh	r2, [r7, #6]
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	9300      	str	r3, [sp, #0]
 800b8f6:	4613      	mov	r3, r2
 800b8f8:	68ba      	ldr	r2, [r7, #8]
 800b8fa:	68b9      	ldr	r1, [r7, #8]
 800b8fc:	68f8      	ldr	r0, [r7, #12]
 800b8fe:	f000 f8eb 	bl	800bad8 <HAL_SPI_TransmitReceive>
 800b902:	4603      	mov	r3, r0
 800b904:	e0e4      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b906:	f7fb ffbf 	bl	8007888 <HAL_GetTick>
 800b90a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b912:	2b01      	cmp	r3, #1
 800b914:	d101      	bne.n	800b91a <HAL_SPI_Receive+0x74>
 800b916:	2302      	movs	r3, #2
 800b918:	e0da      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2201      	movs	r2, #1
 800b91e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2204      	movs	r2, #4
 800b926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2200      	movs	r2, #0
 800b92e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	68ba      	ldr	r2, [r7, #8]
 800b934:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	88fa      	ldrh	r2, [r7, #6]
 800b93a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	88fa      	ldrh	r2, [r7, #6]
 800b940:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2200      	movs	r2, #0
 800b946:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2200      	movs	r2, #0
 800b94c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2200      	movs	r2, #0
 800b952:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2200      	movs	r2, #0
 800b958:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2200      	movs	r2, #0
 800b95e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	689b      	ldr	r3, [r3, #8]
 800b964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b968:	d10f      	bne.n	800b98a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b978:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	681a      	ldr	r2, [r3, #0]
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b988:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b994:	2b40      	cmp	r3, #64	@ 0x40
 800b996:	d007      	beq.n	800b9a8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	681a      	ldr	r2, [r3, #0]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b9a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d170      	bne.n	800ba92 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b9b0:	e035      	b.n	800ba1e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	f003 0301 	and.w	r3, r3, #1
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d115      	bne.n	800b9ec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f103 020c 	add.w	r2, r3, #12
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9cc:	7812      	ldrb	r2, [r2, #0]
 800b9ce:	b2d2      	uxtb	r2, r2
 800b9d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9d6:	1c5a      	adds	r2, r3, #1
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b9e0:	b29b      	uxth	r3, r3
 800b9e2:	3b01      	subs	r3, #1
 800b9e4:	b29a      	uxth	r2, r3
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b9ea:	e018      	b.n	800ba1e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b9ec:	f7fb ff4c 	bl	8007888 <HAL_GetTick>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d803      	bhi.n	800ba04 <HAL_SPI_Receive+0x15e>
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba02:	d102      	bne.n	800ba0a <HAL_SPI_Receive+0x164>
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d109      	bne.n	800ba1e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	2200      	movs	r2, #0
 800ba16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ba1a:	2303      	movs	r3, #3
 800ba1c:	e058      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d1c4      	bne.n	800b9b2 <HAL_SPI_Receive+0x10c>
 800ba28:	e038      	b.n	800ba9c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	689b      	ldr	r3, [r3, #8]
 800ba30:	f003 0301 	and.w	r3, r3, #1
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	d113      	bne.n	800ba60 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	68da      	ldr	r2, [r3, #12]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba42:	b292      	uxth	r2, r2
 800ba44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba4a:	1c9a      	adds	r2, r3, #2
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba54:	b29b      	uxth	r3, r3
 800ba56:	3b01      	subs	r3, #1
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ba5e:	e018      	b.n	800ba92 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba60:	f7fb ff12 	bl	8007888 <HAL_GetTick>
 800ba64:	4602      	mov	r2, r0
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	1ad3      	subs	r3, r2, r3
 800ba6a:	683a      	ldr	r2, [r7, #0]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d803      	bhi.n	800ba78 <HAL_SPI_Receive+0x1d2>
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba76:	d102      	bne.n	800ba7e <HAL_SPI_Receive+0x1d8>
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d109      	bne.n	800ba92 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2201      	movs	r2, #1
 800ba82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ba8e:	2303      	movs	r3, #3
 800ba90:	e01e      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d1c6      	bne.n	800ba2a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ba9c:	697a      	ldr	r2, [r7, #20]
 800ba9e:	6839      	ldr	r1, [r7, #0]
 800baa0:	68f8      	ldr	r0, [r7, #12]
 800baa2:	f000 fa4b 	bl	800bf3c <SPI_EndRxTransaction>
 800baa6:	4603      	mov	r3, r0
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d002      	beq.n	800bab2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	2220      	movs	r2, #32
 800bab0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2201      	movs	r2, #1
 800bab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2200      	movs	r2, #0
 800babe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d001      	beq.n	800bace <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e000      	b.n	800bad0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800bace:	2300      	movs	r3, #0
  }
}
 800bad0:	4618      	mov	r0, r3
 800bad2:	3718      	adds	r7, #24
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}

0800bad8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b08a      	sub	sp, #40	@ 0x28
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	607a      	str	r2, [r7, #4]
 800bae4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bae6:	2301      	movs	r3, #1
 800bae8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800baea:	f7fb fecd 	bl	8007888 <HAL_GetTick>
 800baee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800baf6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800bafe:	887b      	ldrh	r3, [r7, #2]
 800bb00:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bb02:	7ffb      	ldrb	r3, [r7, #31]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d00c      	beq.n	800bb22 <HAL_SPI_TransmitReceive+0x4a>
 800bb08:	69bb      	ldr	r3, [r7, #24]
 800bb0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb0e:	d106      	bne.n	800bb1e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d102      	bne.n	800bb1e <HAL_SPI_TransmitReceive+0x46>
 800bb18:	7ffb      	ldrb	r3, [r7, #31]
 800bb1a:	2b04      	cmp	r3, #4
 800bb1c:	d001      	beq.n	800bb22 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800bb1e:	2302      	movs	r3, #2
 800bb20:	e17f      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d005      	beq.n	800bb34 <HAL_SPI_TransmitReceive+0x5c>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d002      	beq.n	800bb34 <HAL_SPI_TransmitReceive+0x5c>
 800bb2e:	887b      	ldrh	r3, [r7, #2]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d101      	bne.n	800bb38 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800bb34:	2301      	movs	r3, #1
 800bb36:	e174      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d101      	bne.n	800bb46 <HAL_SPI_TransmitReceive+0x6e>
 800bb42:	2302      	movs	r3, #2
 800bb44:	e16d      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	2201      	movs	r2, #1
 800bb4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800bb54:	b2db      	uxtb	r3, r3
 800bb56:	2b04      	cmp	r3, #4
 800bb58:	d003      	beq.n	800bb62 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	2205      	movs	r2, #5
 800bb5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2200      	movs	r2, #0
 800bb66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	687a      	ldr	r2, [r7, #4]
 800bb6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	887a      	ldrh	r2, [r7, #2]
 800bb72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	887a      	ldrh	r2, [r7, #2]
 800bb78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	887a      	ldrh	r2, [r7, #2]
 800bb84:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	887a      	ldrh	r2, [r7, #2]
 800bb8a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	2200      	movs	r2, #0
 800bb96:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bba2:	2b40      	cmp	r3, #64	@ 0x40
 800bba4:	d007      	beq.n	800bbb6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bbb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	68db      	ldr	r3, [r3, #12]
 800bbba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbbe:	d17e      	bne.n	800bcbe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d002      	beq.n	800bbce <HAL_SPI_TransmitReceive+0xf6>
 800bbc8:	8afb      	ldrh	r3, [r7, #22]
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d16c      	bne.n	800bca8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbd2:	881a      	ldrh	r2, [r3, #0]
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbde:	1c9a      	adds	r2, r3, #2
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bbe8:	b29b      	uxth	r3, r3
 800bbea:	3b01      	subs	r3, #1
 800bbec:	b29a      	uxth	r2, r3
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bbf2:	e059      	b.n	800bca8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	f003 0302 	and.w	r3, r3, #2
 800bbfe:	2b02      	cmp	r3, #2
 800bc00:	d11b      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x162>
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bc06:	b29b      	uxth	r3, r3
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d016      	beq.n	800bc3a <HAL_SPI_TransmitReceive+0x162>
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d113      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc16:	881a      	ldrh	r2, [r3, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc22:	1c9a      	adds	r2, r3, #2
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bc36:	2300      	movs	r3, #0
 800bc38:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	689b      	ldr	r3, [r3, #8]
 800bc40:	f003 0301 	and.w	r3, r3, #1
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	d119      	bne.n	800bc7c <HAL_SPI_TransmitReceive+0x1a4>
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d014      	beq.n	800bc7c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	68da      	ldr	r2, [r3, #12]
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc5c:	b292      	uxth	r2, r2
 800bc5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc64:	1c9a      	adds	r2, r3, #2
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bc6e:	b29b      	uxth	r3, r3
 800bc70:	3b01      	subs	r3, #1
 800bc72:	b29a      	uxth	r2, r3
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bc7c:	f7fb fe04 	bl	8007888 <HAL_GetTick>
 800bc80:	4602      	mov	r2, r0
 800bc82:	6a3b      	ldr	r3, [r7, #32]
 800bc84:	1ad3      	subs	r3, r2, r3
 800bc86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d80d      	bhi.n	800bca8 <HAL_SPI_TransmitReceive+0x1d0>
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc92:	d009      	beq.n	800bca8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e0bc      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1a0      	bne.n	800bbf4 <HAL_SPI_TransmitReceive+0x11c>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bcb6:	b29b      	uxth	r3, r3
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d19b      	bne.n	800bbf4 <HAL_SPI_TransmitReceive+0x11c>
 800bcbc:	e082      	b.n	800bdc4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	685b      	ldr	r3, [r3, #4]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d002      	beq.n	800bccc <HAL_SPI_TransmitReceive+0x1f4>
 800bcc6:	8afb      	ldrh	r3, [r7, #22]
 800bcc8:	2b01      	cmp	r3, #1
 800bcca:	d171      	bne.n	800bdb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	330c      	adds	r3, #12
 800bcd6:	7812      	ldrb	r2, [r2, #0]
 800bcd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcde:	1c5a      	adds	r2, r3, #1
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	3b01      	subs	r3, #1
 800bcec:	b29a      	uxth	r2, r3
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bcf2:	e05d      	b.n	800bdb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	689b      	ldr	r3, [r3, #8]
 800bcfa:	f003 0302 	and.w	r3, r3, #2
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d11c      	bne.n	800bd3c <HAL_SPI_TransmitReceive+0x264>
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bd06:	b29b      	uxth	r3, r3
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d017      	beq.n	800bd3c <HAL_SPI_TransmitReceive+0x264>
 800bd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd0e:	2b01      	cmp	r3, #1
 800bd10:	d114      	bne.n	800bd3c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	330c      	adds	r3, #12
 800bd1c:	7812      	ldrb	r2, [r2, #0]
 800bd1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd24:	1c5a      	adds	r2, r3, #1
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	3b01      	subs	r3, #1
 800bd32:	b29a      	uxth	r2, r3
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	f003 0301 	and.w	r3, r3, #1
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d119      	bne.n	800bd7e <HAL_SPI_TransmitReceive+0x2a6>
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d014      	beq.n	800bd7e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	68da      	ldr	r2, [r3, #12]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd5e:	b2d2      	uxtb	r2, r2
 800bd60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd66:	1c5a      	adds	r2, r3, #1
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	3b01      	subs	r3, #1
 800bd74:	b29a      	uxth	r2, r3
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bd7e:	f7fb fd83 	bl	8007888 <HAL_GetTick>
 800bd82:	4602      	mov	r2, r0
 800bd84:	6a3b      	ldr	r3, [r7, #32]
 800bd86:	1ad3      	subs	r3, r2, r3
 800bd88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d803      	bhi.n	800bd96 <HAL_SPI_TransmitReceive+0x2be>
 800bd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd94:	d102      	bne.n	800bd9c <HAL_SPI_TransmitReceive+0x2c4>
 800bd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d109      	bne.n	800bdb0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2200      	movs	r2, #0
 800bda8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800bdac:	2303      	movs	r3, #3
 800bdae:	e038      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800bdb4:	b29b      	uxth	r3, r3
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d19c      	bne.n	800bcf4 <HAL_SPI_TransmitReceive+0x21c>
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d197      	bne.n	800bcf4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bdc4:	6a3a      	ldr	r2, [r7, #32]
 800bdc6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bdc8:	68f8      	ldr	r0, [r7, #12]
 800bdca:	f000 f91d 	bl	800c008 <SPI_EndRxTxTransaction>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d008      	beq.n	800bde6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	2220      	movs	r2, #32
 800bdd8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2200      	movs	r2, #0
 800bdde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800bde2:	2301      	movs	r3, #1
 800bde4:	e01d      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	689b      	ldr	r3, [r3, #8]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d10a      	bne.n	800be04 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bdee:	2300      	movs	r3, #0
 800bdf0:	613b      	str	r3, [r7, #16]
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	68db      	ldr	r3, [r3, #12]
 800bdf8:	613b      	str	r3, [r7, #16]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	689b      	ldr	r3, [r3, #8]
 800be00:	613b      	str	r3, [r7, #16]
 800be02:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2201      	movs	r2, #1
 800be08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2200      	movs	r2, #0
 800be10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d001      	beq.n	800be20 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	e000      	b.n	800be22 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800be20:	2300      	movs	r3, #0
  }
}
 800be22:	4618      	mov	r0, r3
 800be24:	3728      	adds	r7, #40	@ 0x28
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}
	...

0800be2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b088      	sub	sp, #32
 800be30:	af00      	add	r7, sp, #0
 800be32:	60f8      	str	r0, [r7, #12]
 800be34:	60b9      	str	r1, [r7, #8]
 800be36:	603b      	str	r3, [r7, #0]
 800be38:	4613      	mov	r3, r2
 800be3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800be3c:	f7fb fd24 	bl	8007888 <HAL_GetTick>
 800be40:	4602      	mov	r2, r0
 800be42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be44:	1a9b      	subs	r3, r3, r2
 800be46:	683a      	ldr	r2, [r7, #0]
 800be48:	4413      	add	r3, r2
 800be4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800be4c:	f7fb fd1c 	bl	8007888 <HAL_GetTick>
 800be50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800be52:	4b39      	ldr	r3, [pc, #228]	@ (800bf38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	015b      	lsls	r3, r3, #5
 800be58:	0d1b      	lsrs	r3, r3, #20
 800be5a:	69fa      	ldr	r2, [r7, #28]
 800be5c:	fb02 f303 	mul.w	r3, r2, r3
 800be60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800be62:	e055      	b.n	800bf10 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be6a:	d051      	beq.n	800bf10 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800be6c:	f7fb fd0c 	bl	8007888 <HAL_GetTick>
 800be70:	4602      	mov	r2, r0
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	1ad3      	subs	r3, r2, r3
 800be76:	69fa      	ldr	r2, [r7, #28]
 800be78:	429a      	cmp	r2, r3
 800be7a:	d902      	bls.n	800be82 <SPI_WaitFlagStateUntilTimeout+0x56>
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d13d      	bne.n	800befe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	685a      	ldr	r2, [r3, #4]
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800be90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be9a:	d111      	bne.n	800bec0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bea4:	d004      	beq.n	800beb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800beae:	d107      	bne.n	800bec0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bebe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bec4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bec8:	d10f      	bne.n	800beea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	681a      	ldr	r2, [r3, #0]
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bed8:	601a      	str	r2, [r3, #0]
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bee8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2201      	movs	r2, #1
 800beee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800befa:	2303      	movs	r3, #3
 800befc:	e018      	b.n	800bf30 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d102      	bne.n	800bf0a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800bf04:	2300      	movs	r3, #0
 800bf06:	61fb      	str	r3, [r7, #28]
 800bf08:	e002      	b.n	800bf10 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	3b01      	subs	r3, #1
 800bf0e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	689a      	ldr	r2, [r3, #8]
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	4013      	ands	r3, r2
 800bf1a:	68ba      	ldr	r2, [r7, #8]
 800bf1c:	429a      	cmp	r2, r3
 800bf1e:	bf0c      	ite	eq
 800bf20:	2301      	moveq	r3, #1
 800bf22:	2300      	movne	r3, #0
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	461a      	mov	r2, r3
 800bf28:	79fb      	ldrb	r3, [r7, #7]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d19a      	bne.n	800be64 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3720      	adds	r7, #32
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}
 800bf38:	20000010 	.word	0x20000010

0800bf3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b086      	sub	sp, #24
 800bf40:	af02      	add	r7, sp, #8
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	685b      	ldr	r3, [r3, #4]
 800bf4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf50:	d111      	bne.n	800bf76 <SPI_EndRxTransaction+0x3a>
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	689b      	ldr	r3, [r3, #8]
 800bf56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf5a:	d004      	beq.n	800bf66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf64:	d107      	bne.n	800bf76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	681a      	ldr	r2, [r3, #0]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	685b      	ldr	r3, [r3, #4]
 800bf7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bf7e:	d12a      	bne.n	800bfd6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf88:	d012      	beq.n	800bfb0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	9300      	str	r3, [sp, #0]
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	2200      	movs	r2, #0
 800bf92:	2180      	movs	r1, #128	@ 0x80
 800bf94:	68f8      	ldr	r0, [r7, #12]
 800bf96:	f7ff ff49 	bl	800be2c <SPI_WaitFlagStateUntilTimeout>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d02d      	beq.n	800bffc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfa4:	f043 0220 	orr.w	r2, r3, #32
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800bfac:	2303      	movs	r3, #3
 800bfae:	e026      	b.n	800bffe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	9300      	str	r3, [sp, #0]
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	2101      	movs	r1, #1
 800bfba:	68f8      	ldr	r0, [r7, #12]
 800bfbc:	f7ff ff36 	bl	800be2c <SPI_WaitFlagStateUntilTimeout>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d01a      	beq.n	800bffc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfca:	f043 0220 	orr.w	r2, r3, #32
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800bfd2:	2303      	movs	r3, #3
 800bfd4:	e013      	b.n	800bffe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	9300      	str	r3, [sp, #0]
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	2101      	movs	r1, #1
 800bfe0:	68f8      	ldr	r0, [r7, #12]
 800bfe2:	f7ff ff23 	bl	800be2c <SPI_WaitFlagStateUntilTimeout>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d007      	beq.n	800bffc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bff0:	f043 0220 	orr.w	r2, r3, #32
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800bff8:	2303      	movs	r3, #3
 800bffa:	e000      	b.n	800bffe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bffc:	2300      	movs	r3, #0
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3710      	adds	r7, #16
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}
	...

0800c008 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b088      	sub	sp, #32
 800c00c:	af02      	add	r7, sp, #8
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	60b9      	str	r1, [r7, #8]
 800c012:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	9300      	str	r3, [sp, #0]
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	2201      	movs	r2, #1
 800c01c:	2102      	movs	r1, #2
 800c01e:	68f8      	ldr	r0, [r7, #12]
 800c020:	f7ff ff04 	bl	800be2c <SPI_WaitFlagStateUntilTimeout>
 800c024:	4603      	mov	r3, r0
 800c026:	2b00      	cmp	r3, #0
 800c028:	d007      	beq.n	800c03a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c02e:	f043 0220 	orr.w	r2, r3, #32
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e032      	b.n	800c0a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c03a:	4b1b      	ldr	r3, [pc, #108]	@ (800c0a8 <SPI_EndRxTxTransaction+0xa0>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a1b      	ldr	r2, [pc, #108]	@ (800c0ac <SPI_EndRxTxTransaction+0xa4>)
 800c040:	fba2 2303 	umull	r2, r3, r2, r3
 800c044:	0d5b      	lsrs	r3, r3, #21
 800c046:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c04a:	fb02 f303 	mul.w	r3, r2, r3
 800c04e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c058:	d112      	bne.n	800c080 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	9300      	str	r3, [sp, #0]
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	2200      	movs	r2, #0
 800c062:	2180      	movs	r1, #128	@ 0x80
 800c064:	68f8      	ldr	r0, [r7, #12]
 800c066:	f7ff fee1 	bl	800be2c <SPI_WaitFlagStateUntilTimeout>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d016      	beq.n	800c09e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c074:	f043 0220 	orr.w	r2, r3, #32
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800c07c:	2303      	movs	r3, #3
 800c07e:	e00f      	b.n	800c0a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d00a      	beq.n	800c09c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	3b01      	subs	r3, #1
 800c08a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c096:	2b80      	cmp	r3, #128	@ 0x80
 800c098:	d0f2      	beq.n	800c080 <SPI_EndRxTxTransaction+0x78>
 800c09a:	e000      	b.n	800c09e <SPI_EndRxTxTransaction+0x96>
        break;
 800c09c:	bf00      	nop
  }

  return HAL_OK;
 800c09e:	2300      	movs	r3, #0
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	3718      	adds	r7, #24
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}
 800c0a8:	20000010 	.word	0x20000010
 800c0ac:	165e9f81 	.word	0x165e9f81

0800c0b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d101      	bne.n	800c0c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e041      	b.n	800c146 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c0c8:	b2db      	uxtb	r3, r3
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d106      	bne.n	800c0dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f7f7 ff3a 	bl	8003f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2202      	movs	r2, #2
 800c0e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	3304      	adds	r3, #4
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	4610      	mov	r0, r2
 800c0f0:	f000 fa10 	bl	800c514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2201      	movs	r2, #1
 800c100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2201      	movs	r2, #1
 800c108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2201      	movs	r2, #1
 800c110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2201      	movs	r2, #1
 800c118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2201      	movs	r2, #1
 800c120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2201      	movs	r2, #1
 800c128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2201      	movs	r2, #1
 800c130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2201      	movs	r2, #1
 800c138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	2201      	movs	r2, #1
 800c140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c144:	2300      	movs	r3, #0
}
 800c146:	4618      	mov	r0, r3
 800c148:	3708      	adds	r7, #8
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}

0800c14e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c14e:	b580      	push	{r7, lr}
 800c150:	b082      	sub	sp, #8
 800c152:	af00      	add	r7, sp, #0
 800c154:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d101      	bne.n	800c160 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c15c:	2301      	movs	r3, #1
 800c15e:	e041      	b.n	800c1e4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c166:	b2db      	uxtb	r3, r3
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d106      	bne.n	800c17a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	2200      	movs	r2, #0
 800c170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f000 f839 	bl	800c1ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2202      	movs	r2, #2
 800c17e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	3304      	adds	r3, #4
 800c18a:	4619      	mov	r1, r3
 800c18c:	4610      	mov	r0, r2
 800c18e:	f000 f9c1 	bl	800c514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2201      	movs	r2, #1
 800c196:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2201      	movs	r2, #1
 800c19e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2201      	movs	r2, #1
 800c1a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2201      	movs	r2, #1
 800c1ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2201      	movs	r2, #1
 800c1be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c1e2:	2300      	movs	r3, #0
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3708      	adds	r7, #8
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}

0800c1ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b083      	sub	sp, #12
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c1f4:	bf00      	nop
 800c1f6:	370c      	adds	r7, #12
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fe:	4770      	bx	lr

0800c200 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af00      	add	r7, sp, #0
 800c206:	60f8      	str	r0, [r7, #12]
 800c208:	60b9      	str	r1, [r7, #8]
 800c20a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c20c:	2300      	movs	r3, #0
 800c20e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c216:	2b01      	cmp	r3, #1
 800c218:	d101      	bne.n	800c21e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c21a:	2302      	movs	r3, #2
 800c21c:	e0ae      	b.n	800c37c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2201      	movs	r2, #1
 800c222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2b0c      	cmp	r3, #12
 800c22a:	f200 809f 	bhi.w	800c36c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c22e:	a201      	add	r2, pc, #4	@ (adr r2, 800c234 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c234:	0800c269 	.word	0x0800c269
 800c238:	0800c36d 	.word	0x0800c36d
 800c23c:	0800c36d 	.word	0x0800c36d
 800c240:	0800c36d 	.word	0x0800c36d
 800c244:	0800c2a9 	.word	0x0800c2a9
 800c248:	0800c36d 	.word	0x0800c36d
 800c24c:	0800c36d 	.word	0x0800c36d
 800c250:	0800c36d 	.word	0x0800c36d
 800c254:	0800c2eb 	.word	0x0800c2eb
 800c258:	0800c36d 	.word	0x0800c36d
 800c25c:	0800c36d 	.word	0x0800c36d
 800c260:	0800c36d 	.word	0x0800c36d
 800c264:	0800c32b 	.word	0x0800c32b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	68b9      	ldr	r1, [r7, #8]
 800c26e:	4618      	mov	r0, r3
 800c270:	f000 f9f6 	bl	800c660 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	699a      	ldr	r2, [r3, #24]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f042 0208 	orr.w	r2, r2, #8
 800c282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	699a      	ldr	r2, [r3, #24]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f022 0204 	bic.w	r2, r2, #4
 800c292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	6999      	ldr	r1, [r3, #24]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	691a      	ldr	r2, [r3, #16]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	430a      	orrs	r2, r1
 800c2a4:	619a      	str	r2, [r3, #24]
      break;
 800c2a6:	e064      	b.n	800c372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	68b9      	ldr	r1, [r7, #8]
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f000 fa46 	bl	800c740 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	699a      	ldr	r2, [r3, #24]
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c2c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	699a      	ldr	r2, [r3, #24]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c2d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	6999      	ldr	r1, [r3, #24]
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	691b      	ldr	r3, [r3, #16]
 800c2de:	021a      	lsls	r2, r3, #8
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	430a      	orrs	r2, r1
 800c2e6:	619a      	str	r2, [r3, #24]
      break;
 800c2e8:	e043      	b.n	800c372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	68b9      	ldr	r1, [r7, #8]
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f000 fa9b 	bl	800c82c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	69da      	ldr	r2, [r3, #28]
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f042 0208 	orr.w	r2, r2, #8
 800c304:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	69da      	ldr	r2, [r3, #28]
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f022 0204 	bic.w	r2, r2, #4
 800c314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	69d9      	ldr	r1, [r3, #28]
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	691a      	ldr	r2, [r3, #16]
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	430a      	orrs	r2, r1
 800c326:	61da      	str	r2, [r3, #28]
      break;
 800c328:	e023      	b.n	800c372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	68b9      	ldr	r1, [r7, #8]
 800c330:	4618      	mov	r0, r3
 800c332:	f000 faef 	bl	800c914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	69da      	ldr	r2, [r3, #28]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	69da      	ldr	r2, [r3, #28]
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	69d9      	ldr	r1, [r3, #28]
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	691b      	ldr	r3, [r3, #16]
 800c360:	021a      	lsls	r2, r3, #8
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	430a      	orrs	r2, r1
 800c368:	61da      	str	r2, [r3, #28]
      break;
 800c36a:	e002      	b.n	800c372 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	75fb      	strb	r3, [r7, #23]
      break;
 800c370:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	2200      	movs	r2, #0
 800c376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c37a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3718      	adds	r7, #24
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c38e:	2300      	movs	r3, #0
 800c390:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d101      	bne.n	800c3a0 <HAL_TIM_ConfigClockSource+0x1c>
 800c39c:	2302      	movs	r3, #2
 800c39e:	e0b4      	b.n	800c50a <HAL_TIM_ConfigClockSource+0x186>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2202      	movs	r2, #2
 800c3ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c3be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c3c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	68ba      	ldr	r2, [r7, #8]
 800c3ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3d8:	d03e      	beq.n	800c458 <HAL_TIM_ConfigClockSource+0xd4>
 800c3da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3de:	f200 8087 	bhi.w	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3e6:	f000 8086 	beq.w	800c4f6 <HAL_TIM_ConfigClockSource+0x172>
 800c3ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3ee:	d87f      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3f0:	2b70      	cmp	r3, #112	@ 0x70
 800c3f2:	d01a      	beq.n	800c42a <HAL_TIM_ConfigClockSource+0xa6>
 800c3f4:	2b70      	cmp	r3, #112	@ 0x70
 800c3f6:	d87b      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c3f8:	2b60      	cmp	r3, #96	@ 0x60
 800c3fa:	d050      	beq.n	800c49e <HAL_TIM_ConfigClockSource+0x11a>
 800c3fc:	2b60      	cmp	r3, #96	@ 0x60
 800c3fe:	d877      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c400:	2b50      	cmp	r3, #80	@ 0x50
 800c402:	d03c      	beq.n	800c47e <HAL_TIM_ConfigClockSource+0xfa>
 800c404:	2b50      	cmp	r3, #80	@ 0x50
 800c406:	d873      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c408:	2b40      	cmp	r3, #64	@ 0x40
 800c40a:	d058      	beq.n	800c4be <HAL_TIM_ConfigClockSource+0x13a>
 800c40c:	2b40      	cmp	r3, #64	@ 0x40
 800c40e:	d86f      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c410:	2b30      	cmp	r3, #48	@ 0x30
 800c412:	d064      	beq.n	800c4de <HAL_TIM_ConfigClockSource+0x15a>
 800c414:	2b30      	cmp	r3, #48	@ 0x30
 800c416:	d86b      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c418:	2b20      	cmp	r3, #32
 800c41a:	d060      	beq.n	800c4de <HAL_TIM_ConfigClockSource+0x15a>
 800c41c:	2b20      	cmp	r3, #32
 800c41e:	d867      	bhi.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c420:	2b00      	cmp	r3, #0
 800c422:	d05c      	beq.n	800c4de <HAL_TIM_ConfigClockSource+0x15a>
 800c424:	2b10      	cmp	r3, #16
 800c426:	d05a      	beq.n	800c4de <HAL_TIM_ConfigClockSource+0x15a>
 800c428:	e062      	b.n	800c4f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c43a:	f000 fb3b 	bl	800cab4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c44c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	68ba      	ldr	r2, [r7, #8]
 800c454:	609a      	str	r2, [r3, #8]
      break;
 800c456:	e04f      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c468:	f000 fb24 	bl	800cab4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	689a      	ldr	r2, [r3, #8]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c47a:	609a      	str	r2, [r3, #8]
      break;
 800c47c:	e03c      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c48a:	461a      	mov	r2, r3
 800c48c:	f000 fa98 	bl	800c9c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	2150      	movs	r1, #80	@ 0x50
 800c496:	4618      	mov	r0, r3
 800c498:	f000 faf1 	bl	800ca7e <TIM_ITRx_SetConfig>
      break;
 800c49c:	e02c      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	f000 fab7 	bl	800ca1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2160      	movs	r1, #96	@ 0x60
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f000 fae1 	bl	800ca7e <TIM_ITRx_SetConfig>
      break;
 800c4bc:	e01c      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f000 fa78 	bl	800c9c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	2140      	movs	r1, #64	@ 0x40
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	f000 fad1 	bl	800ca7e <TIM_ITRx_SetConfig>
      break;
 800c4dc:	e00c      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681a      	ldr	r2, [r3, #0]
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	4610      	mov	r0, r2
 800c4ea:	f000 fac8 	bl	800ca7e <TIM_ITRx_SetConfig>
      break;
 800c4ee:	e003      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	73fb      	strb	r3, [r7, #15]
      break;
 800c4f4:	e000      	b.n	800c4f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c4f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2201      	movs	r2, #1
 800c4fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2200      	movs	r2, #0
 800c504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c508:	7bfb      	ldrb	r3, [r7, #15]
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3710      	adds	r7, #16
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}
	...

0800c514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
 800c51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	4a43      	ldr	r2, [pc, #268]	@ (800c634 <TIM_Base_SetConfig+0x120>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d013      	beq.n	800c554 <TIM_Base_SetConfig+0x40>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c532:	d00f      	beq.n	800c554 <TIM_Base_SetConfig+0x40>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	4a40      	ldr	r2, [pc, #256]	@ (800c638 <TIM_Base_SetConfig+0x124>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d00b      	beq.n	800c554 <TIM_Base_SetConfig+0x40>
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	4a3f      	ldr	r2, [pc, #252]	@ (800c63c <TIM_Base_SetConfig+0x128>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d007      	beq.n	800c554 <TIM_Base_SetConfig+0x40>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	4a3e      	ldr	r2, [pc, #248]	@ (800c640 <TIM_Base_SetConfig+0x12c>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d003      	beq.n	800c554 <TIM_Base_SetConfig+0x40>
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	4a3d      	ldr	r2, [pc, #244]	@ (800c644 <TIM_Base_SetConfig+0x130>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d108      	bne.n	800c566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c55a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	68fa      	ldr	r2, [r7, #12]
 800c562:	4313      	orrs	r3, r2
 800c564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4a32      	ldr	r2, [pc, #200]	@ (800c634 <TIM_Base_SetConfig+0x120>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d02b      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c574:	d027      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a2f      	ldr	r2, [pc, #188]	@ (800c638 <TIM_Base_SetConfig+0x124>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d023      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a2e      	ldr	r2, [pc, #184]	@ (800c63c <TIM_Base_SetConfig+0x128>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d01f      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	4a2d      	ldr	r2, [pc, #180]	@ (800c640 <TIM_Base_SetConfig+0x12c>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d01b      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	4a2c      	ldr	r2, [pc, #176]	@ (800c644 <TIM_Base_SetConfig+0x130>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d017      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	4a2b      	ldr	r2, [pc, #172]	@ (800c648 <TIM_Base_SetConfig+0x134>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d013      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	4a2a      	ldr	r2, [pc, #168]	@ (800c64c <TIM_Base_SetConfig+0x138>)
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d00f      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	4a29      	ldr	r2, [pc, #164]	@ (800c650 <TIM_Base_SetConfig+0x13c>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d00b      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	4a28      	ldr	r2, [pc, #160]	@ (800c654 <TIM_Base_SetConfig+0x140>)
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d007      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	4a27      	ldr	r2, [pc, #156]	@ (800c658 <TIM_Base_SetConfig+0x144>)
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	d003      	beq.n	800c5c6 <TIM_Base_SetConfig+0xb2>
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	4a26      	ldr	r2, [pc, #152]	@ (800c65c <TIM_Base_SetConfig+0x148>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d108      	bne.n	800c5d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c5cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	4313      	orrs	r3, r2
 800c5d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	695b      	ldr	r3, [r3, #20]
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	689a      	ldr	r2, [r3, #8]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	4a0e      	ldr	r2, [pc, #56]	@ (800c634 <TIM_Base_SetConfig+0x120>)
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d003      	beq.n	800c606 <TIM_Base_SetConfig+0xf2>
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	4a10      	ldr	r2, [pc, #64]	@ (800c644 <TIM_Base_SetConfig+0x130>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d103      	bne.n	800c60e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	691a      	ldr	r2, [r3, #16]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f043 0204 	orr.w	r2, r3, #4
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2201      	movs	r2, #1
 800c61e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	68fa      	ldr	r2, [r7, #12]
 800c624:	601a      	str	r2, [r3, #0]
}
 800c626:	bf00      	nop
 800c628:	3714      	adds	r7, #20
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	40010000 	.word	0x40010000
 800c638:	40000400 	.word	0x40000400
 800c63c:	40000800 	.word	0x40000800
 800c640:	40000c00 	.word	0x40000c00
 800c644:	40010400 	.word	0x40010400
 800c648:	40014000 	.word	0x40014000
 800c64c:	40014400 	.word	0x40014400
 800c650:	40014800 	.word	0x40014800
 800c654:	40001800 	.word	0x40001800
 800c658:	40001c00 	.word	0x40001c00
 800c65c:	40002000 	.word	0x40002000

0800c660 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c660:	b480      	push	{r7}
 800c662:	b087      	sub	sp, #28
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
 800c668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	6a1b      	ldr	r3, [r3, #32]
 800c66e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	6a1b      	ldr	r3, [r3, #32]
 800c674:	f023 0201 	bic.w	r2, r3, #1
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	699b      	ldr	r3, [r3, #24]
 800c686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c68e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	f023 0303 	bic.w	r3, r3, #3
 800c696:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	68fa      	ldr	r2, [r7, #12]
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	f023 0302 	bic.w	r3, r3, #2
 800c6a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	689b      	ldr	r3, [r3, #8]
 800c6ae:	697a      	ldr	r2, [r7, #20]
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	4a20      	ldr	r2, [pc, #128]	@ (800c738 <TIM_OC1_SetConfig+0xd8>)
 800c6b8:	4293      	cmp	r3, r2
 800c6ba:	d003      	beq.n	800c6c4 <TIM_OC1_SetConfig+0x64>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	4a1f      	ldr	r2, [pc, #124]	@ (800c73c <TIM_OC1_SetConfig+0xdc>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d10c      	bne.n	800c6de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	f023 0308 	bic.w	r3, r3, #8
 800c6ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	68db      	ldr	r3, [r3, #12]
 800c6d0:	697a      	ldr	r2, [r7, #20]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	f023 0304 	bic.w	r3, r3, #4
 800c6dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a15      	ldr	r2, [pc, #84]	@ (800c738 <TIM_OC1_SetConfig+0xd8>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d003      	beq.n	800c6ee <TIM_OC1_SetConfig+0x8e>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a14      	ldr	r2, [pc, #80]	@ (800c73c <TIM_OC1_SetConfig+0xdc>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d111      	bne.n	800c712 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c6f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	695b      	ldr	r3, [r3, #20]
 800c702:	693a      	ldr	r2, [r7, #16]
 800c704:	4313      	orrs	r3, r2
 800c706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	699b      	ldr	r3, [r3, #24]
 800c70c:	693a      	ldr	r2, [r7, #16]
 800c70e:	4313      	orrs	r3, r2
 800c710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	693a      	ldr	r2, [r7, #16]
 800c716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	685a      	ldr	r2, [r3, #4]
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	697a      	ldr	r2, [r7, #20]
 800c72a:	621a      	str	r2, [r3, #32]
}
 800c72c:	bf00      	nop
 800c72e:	371c      	adds	r7, #28
 800c730:	46bd      	mov	sp, r7
 800c732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c736:	4770      	bx	lr
 800c738:	40010000 	.word	0x40010000
 800c73c:	40010400 	.word	0x40010400

0800c740 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c740:	b480      	push	{r7}
 800c742:	b087      	sub	sp, #28
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6a1b      	ldr	r3, [r3, #32]
 800c754:	f023 0210 	bic.w	r2, r3, #16
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	699b      	ldr	r3, [r3, #24]
 800c766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c76e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	021b      	lsls	r3, r3, #8
 800c77e:	68fa      	ldr	r2, [r7, #12]
 800c780:	4313      	orrs	r3, r2
 800c782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	f023 0320 	bic.w	r3, r3, #32
 800c78a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	689b      	ldr	r3, [r3, #8]
 800c790:	011b      	lsls	r3, r3, #4
 800c792:	697a      	ldr	r2, [r7, #20]
 800c794:	4313      	orrs	r3, r2
 800c796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	4a22      	ldr	r2, [pc, #136]	@ (800c824 <TIM_OC2_SetConfig+0xe4>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d003      	beq.n	800c7a8 <TIM_OC2_SetConfig+0x68>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	4a21      	ldr	r2, [pc, #132]	@ (800c828 <TIM_OC2_SetConfig+0xe8>)
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d10d      	bne.n	800c7c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c7ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	68db      	ldr	r3, [r3, #12]
 800c7b4:	011b      	lsls	r3, r3, #4
 800c7b6:	697a      	ldr	r2, [r7, #20]
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	4a17      	ldr	r2, [pc, #92]	@ (800c824 <TIM_OC2_SetConfig+0xe4>)
 800c7c8:	4293      	cmp	r3, r2
 800c7ca:	d003      	beq.n	800c7d4 <TIM_OC2_SetConfig+0x94>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	4a16      	ldr	r2, [pc, #88]	@ (800c828 <TIM_OC2_SetConfig+0xe8>)
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	d113      	bne.n	800c7fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c7da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c7e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	695b      	ldr	r3, [r3, #20]
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	693a      	ldr	r2, [r7, #16]
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	699b      	ldr	r3, [r3, #24]
 800c7f4:	009b      	lsls	r3, r3, #2
 800c7f6:	693a      	ldr	r2, [r7, #16]
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	693a      	ldr	r2, [r7, #16]
 800c800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	68fa      	ldr	r2, [r7, #12]
 800c806:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	685a      	ldr	r2, [r3, #4]
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	697a      	ldr	r2, [r7, #20]
 800c814:	621a      	str	r2, [r3, #32]
}
 800c816:	bf00      	nop
 800c818:	371c      	adds	r7, #28
 800c81a:	46bd      	mov	sp, r7
 800c81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c820:	4770      	bx	lr
 800c822:	bf00      	nop
 800c824:	40010000 	.word	0x40010000
 800c828:	40010400 	.word	0x40010400

0800c82c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b087      	sub	sp, #28
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
 800c834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6a1b      	ldr	r3, [r3, #32]
 800c83a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	6a1b      	ldr	r3, [r3, #32]
 800c840:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	69db      	ldr	r3, [r3, #28]
 800c852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c85a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	f023 0303 	bic.w	r3, r3, #3
 800c862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	68fa      	ldr	r2, [r7, #12]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	689b      	ldr	r3, [r3, #8]
 800c87a:	021b      	lsls	r3, r3, #8
 800c87c:	697a      	ldr	r2, [r7, #20]
 800c87e:	4313      	orrs	r3, r2
 800c880:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	4a21      	ldr	r2, [pc, #132]	@ (800c90c <TIM_OC3_SetConfig+0xe0>)
 800c886:	4293      	cmp	r3, r2
 800c888:	d003      	beq.n	800c892 <TIM_OC3_SetConfig+0x66>
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	4a20      	ldr	r2, [pc, #128]	@ (800c910 <TIM_OC3_SetConfig+0xe4>)
 800c88e:	4293      	cmp	r3, r2
 800c890:	d10d      	bne.n	800c8ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c892:	697b      	ldr	r3, [r7, #20]
 800c894:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c898:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	68db      	ldr	r3, [r3, #12]
 800c89e:	021b      	lsls	r3, r3, #8
 800c8a0:	697a      	ldr	r2, [r7, #20]
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c8ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	4a16      	ldr	r2, [pc, #88]	@ (800c90c <TIM_OC3_SetConfig+0xe0>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d003      	beq.n	800c8be <TIM_OC3_SetConfig+0x92>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	4a15      	ldr	r2, [pc, #84]	@ (800c910 <TIM_OC3_SetConfig+0xe4>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d113      	bne.n	800c8e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c8c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c8cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	695b      	ldr	r3, [r3, #20]
 800c8d2:	011b      	lsls	r3, r3, #4
 800c8d4:	693a      	ldr	r2, [r7, #16]
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	699b      	ldr	r3, [r3, #24]
 800c8de:	011b      	lsls	r3, r3, #4
 800c8e0:	693a      	ldr	r2, [r7, #16]
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	693a      	ldr	r2, [r7, #16]
 800c8ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	68fa      	ldr	r2, [r7, #12]
 800c8f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	685a      	ldr	r2, [r3, #4]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	697a      	ldr	r2, [r7, #20]
 800c8fe:	621a      	str	r2, [r3, #32]
}
 800c900:	bf00      	nop
 800c902:	371c      	adds	r7, #28
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr
 800c90c:	40010000 	.word	0x40010000
 800c910:	40010400 	.word	0x40010400

0800c914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c914:	b480      	push	{r7}
 800c916:	b087      	sub	sp, #28
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6a1b      	ldr	r3, [r3, #32]
 800c922:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6a1b      	ldr	r3, [r3, #32]
 800c928:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	685b      	ldr	r3, [r3, #4]
 800c934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c94a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	021b      	lsls	r3, r3, #8
 800c952:	68fa      	ldr	r2, [r7, #12]
 800c954:	4313      	orrs	r3, r2
 800c956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c95e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	031b      	lsls	r3, r3, #12
 800c966:	693a      	ldr	r2, [r7, #16]
 800c968:	4313      	orrs	r3, r2
 800c96a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	4a12      	ldr	r2, [pc, #72]	@ (800c9b8 <TIM_OC4_SetConfig+0xa4>)
 800c970:	4293      	cmp	r3, r2
 800c972:	d003      	beq.n	800c97c <TIM_OC4_SetConfig+0x68>
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	4a11      	ldr	r2, [pc, #68]	@ (800c9bc <TIM_OC4_SetConfig+0xa8>)
 800c978:	4293      	cmp	r3, r2
 800c97a:	d109      	bne.n	800c990 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c982:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	695b      	ldr	r3, [r3, #20]
 800c988:	019b      	lsls	r3, r3, #6
 800c98a:	697a      	ldr	r2, [r7, #20]
 800c98c:	4313      	orrs	r3, r2
 800c98e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	697a      	ldr	r2, [r7, #20]
 800c994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	68fa      	ldr	r2, [r7, #12]
 800c99a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	685a      	ldr	r2, [r3, #4]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	693a      	ldr	r2, [r7, #16]
 800c9a8:	621a      	str	r2, [r3, #32]
}
 800c9aa:	bf00      	nop
 800c9ac:	371c      	adds	r7, #28
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b4:	4770      	bx	lr
 800c9b6:	bf00      	nop
 800c9b8:	40010000 	.word	0x40010000
 800c9bc:	40010400 	.word	0x40010400

0800c9c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b087      	sub	sp, #28
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	60f8      	str	r0, [r7, #12]
 800c9c8:	60b9      	str	r1, [r7, #8]
 800c9ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	6a1b      	ldr	r3, [r3, #32]
 800c9d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	6a1b      	ldr	r3, [r3, #32]
 800c9d6:	f023 0201 	bic.w	r2, r3, #1
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	699b      	ldr	r3, [r3, #24]
 800c9e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c9ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	011b      	lsls	r3, r3, #4
 800c9f0:	693a      	ldr	r2, [r7, #16]
 800c9f2:	4313      	orrs	r3, r2
 800c9f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f023 030a 	bic.w	r3, r3, #10
 800c9fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c9fe:	697a      	ldr	r2, [r7, #20]
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	4313      	orrs	r3, r2
 800ca04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	693a      	ldr	r2, [r7, #16]
 800ca0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	697a      	ldr	r2, [r7, #20]
 800ca10:	621a      	str	r2, [r3, #32]
}
 800ca12:	bf00      	nop
 800ca14:	371c      	adds	r7, #28
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr

0800ca1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca1e:	b480      	push	{r7}
 800ca20:	b087      	sub	sp, #28
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	60f8      	str	r0, [r7, #12]
 800ca26:	60b9      	str	r1, [r7, #8]
 800ca28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6a1b      	ldr	r3, [r3, #32]
 800ca2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	6a1b      	ldr	r3, [r3, #32]
 800ca34:	f023 0210 	bic.w	r2, r3, #16
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	699b      	ldr	r3, [r3, #24]
 800ca40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ca48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	031b      	lsls	r3, r3, #12
 800ca4e:	693a      	ldr	r2, [r7, #16]
 800ca50:	4313      	orrs	r3, r2
 800ca52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ca54:	697b      	ldr	r3, [r7, #20]
 800ca56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ca5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	011b      	lsls	r3, r3, #4
 800ca60:	697a      	ldr	r2, [r7, #20]
 800ca62:	4313      	orrs	r3, r2
 800ca64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	693a      	ldr	r2, [r7, #16]
 800ca6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	697a      	ldr	r2, [r7, #20]
 800ca70:	621a      	str	r2, [r3, #32]
}
 800ca72:	bf00      	nop
 800ca74:	371c      	adds	r7, #28
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr

0800ca7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ca7e:	b480      	push	{r7}
 800ca80:	b085      	sub	sp, #20
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
 800ca86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	689b      	ldr	r3, [r3, #8]
 800ca8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ca96:	683a      	ldr	r2, [r7, #0]
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	f043 0307 	orr.w	r3, r3, #7
 800caa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	68fa      	ldr	r2, [r7, #12]
 800caa6:	609a      	str	r2, [r3, #8]
}
 800caa8:	bf00      	nop
 800caaa:	3714      	adds	r7, #20
 800caac:	46bd      	mov	sp, r7
 800caae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab2:	4770      	bx	lr

0800cab4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b087      	sub	sp, #28
 800cab8:	af00      	add	r7, sp, #0
 800caba:	60f8      	str	r0, [r7, #12]
 800cabc:	60b9      	str	r1, [r7, #8]
 800cabe:	607a      	str	r2, [r7, #4]
 800cac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	689b      	ldr	r3, [r3, #8]
 800cac6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cace:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	021a      	lsls	r2, r3, #8
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	431a      	orrs	r2, r3
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	4313      	orrs	r3, r2
 800cadc:	697a      	ldr	r2, [r7, #20]
 800cade:	4313      	orrs	r3, r2
 800cae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	697a      	ldr	r2, [r7, #20]
 800cae6:	609a      	str	r2, [r3, #8]
}
 800cae8:	bf00      	nop
 800caea:	371c      	adds	r7, #28
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr

0800caf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b085      	sub	sp, #20
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
 800cafc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cb04:	2b01      	cmp	r3, #1
 800cb06:	d101      	bne.n	800cb0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cb08:	2302      	movs	r3, #2
 800cb0a:	e05a      	b.n	800cbc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2201      	movs	r2, #1
 800cb10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2202      	movs	r2, #2
 800cb18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	685b      	ldr	r3, [r3, #4]
 800cb22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	4313      	orrs	r3, r2
 800cb3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	68fa      	ldr	r2, [r7, #12]
 800cb44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a21      	ldr	r2, [pc, #132]	@ (800cbd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d022      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb58:	d01d      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	4a1d      	ldr	r2, [pc, #116]	@ (800cbd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d018      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	4a1b      	ldr	r2, [pc, #108]	@ (800cbd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d013      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	4a1a      	ldr	r2, [pc, #104]	@ (800cbdc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cb74:	4293      	cmp	r3, r2
 800cb76:	d00e      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4a18      	ldr	r2, [pc, #96]	@ (800cbe0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cb7e:	4293      	cmp	r3, r2
 800cb80:	d009      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	4a17      	ldr	r2, [pc, #92]	@ (800cbe4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cb88:	4293      	cmp	r3, r2
 800cb8a:	d004      	beq.n	800cb96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	4a15      	ldr	r2, [pc, #84]	@ (800cbe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d10c      	bne.n	800cbb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	685b      	ldr	r3, [r3, #4]
 800cba2:	68ba      	ldr	r2, [r7, #8]
 800cba4:	4313      	orrs	r3, r2
 800cba6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	68ba      	ldr	r2, [r7, #8]
 800cbae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2201      	movs	r2, #1
 800cbb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cbc0:	2300      	movs	r3, #0
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3714      	adds	r7, #20
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbcc:	4770      	bx	lr
 800cbce:	bf00      	nop
 800cbd0:	40010000 	.word	0x40010000
 800cbd4:	40000400 	.word	0x40000400
 800cbd8:	40000800 	.word	0x40000800
 800cbdc:	40000c00 	.word	0x40000c00
 800cbe0:	40010400 	.word	0x40010400
 800cbe4:	40014000 	.word	0x40014000
 800cbe8:	40001800 	.word	0x40001800

0800cbec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	e042      	b.n	800cc84 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc04:	b2db      	uxtb	r3, r3
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d106      	bne.n	800cc18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f7f7 f9f8 	bl	8004008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2224      	movs	r2, #36	@ 0x24
 800cc1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	68da      	ldr	r2, [r3, #12]
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cc2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	f000 fd1b 	bl	800d66c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	691a      	ldr	r2, [r3, #16]
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cc44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	695a      	ldr	r2, [r3, #20]
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cc54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	68da      	ldr	r2, [r3, #12]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cc64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2220      	movs	r2, #32
 800cc70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2220      	movs	r2, #32
 800cc78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cc82:	2300      	movs	r3, #0
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3708      	adds	r7, #8
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800cc8c:	b480      	push	{r7}
 800cc8e:	b085      	sub	sp, #20
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	60b9      	str	r1, [r7, #8]
 800cc96:	4613      	mov	r3, r2
 800cc98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	2b20      	cmp	r3, #32
 800cca4:	d121      	bne.n	800ccea <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d002      	beq.n	800ccb2 <HAL_UART_Transmit_IT+0x26>
 800ccac:	88fb      	ldrh	r3, [r7, #6]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d101      	bne.n	800ccb6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	e01a      	b.n	800ccec <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	68ba      	ldr	r2, [r7, #8]
 800ccba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	88fa      	ldrh	r2, [r7, #6]
 800ccc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	88fa      	ldrh	r2, [r7, #6]
 800ccc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	2221      	movs	r2, #33	@ 0x21
 800ccd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	68da      	ldr	r2, [r3, #12]
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cce4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800cce6:	2300      	movs	r3, #0
 800cce8:	e000      	b.n	800ccec <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800ccea:	2302      	movs	r3, #2
  }
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3714      	adds	r7, #20
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	4613      	mov	r3, r2
 800cd04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cd0c:	b2db      	uxtb	r3, r3
 800cd0e:	2b20      	cmp	r3, #32
 800cd10:	d112      	bne.n	800cd38 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d002      	beq.n	800cd1e <HAL_UART_Receive_IT+0x26>
 800cd18:	88fb      	ldrh	r3, [r7, #6]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d101      	bne.n	800cd22 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	e00b      	b.n	800cd3a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	2200      	movs	r2, #0
 800cd26:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cd28:	88fb      	ldrh	r3, [r7, #6]
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	68b9      	ldr	r1, [r7, #8]
 800cd2e:	68f8      	ldr	r0, [r7, #12]
 800cd30:	f000 fac8 	bl	800d2c4 <UART_Start_Receive_IT>
 800cd34:	4603      	mov	r3, r0
 800cd36:	e000      	b.n	800cd3a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800cd38:	2302      	movs	r3, #2
  }
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
	...

0800cd44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b0ba      	sub	sp, #232	@ 0xe8
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	68db      	ldr	r3, [r3, #12]
 800cd5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	695b      	ldr	r3, [r3, #20]
 800cd66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800cd70:	2300      	movs	r3, #0
 800cd72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cd76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd7a:	f003 030f 	and.w	r3, r3, #15
 800cd7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800cd82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d10f      	bne.n	800cdaa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cd8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd8e:	f003 0320 	and.w	r3, r3, #32
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d009      	beq.n	800cdaa <HAL_UART_IRQHandler+0x66>
 800cd96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd9a:	f003 0320 	and.w	r3, r3, #32
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d003      	beq.n	800cdaa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 fba4 	bl	800d4f0 <UART_Receive_IT>
      return;
 800cda8:	e273      	b.n	800d292 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800cdaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	f000 80de 	beq.w	800cf70 <HAL_UART_IRQHandler+0x22c>
 800cdb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cdb8:	f003 0301 	and.w	r3, r3, #1
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d106      	bne.n	800cdce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800cdc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdc4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f000 80d1 	beq.w	800cf70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cdce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdd2:	f003 0301 	and.w	r3, r3, #1
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d00b      	beq.n	800cdf2 <HAL_UART_IRQHandler+0xae>
 800cdda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cdde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d005      	beq.n	800cdf2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdea:	f043 0201 	orr.w	r2, r3, #1
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cdf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdf6:	f003 0304 	and.w	r3, r3, #4
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d00b      	beq.n	800ce16 <HAL_UART_IRQHandler+0xd2>
 800cdfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce02:	f003 0301 	and.w	r3, r3, #1
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d005      	beq.n	800ce16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce0e:	f043 0202 	orr.w	r2, r3, #2
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ce16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce1a:	f003 0302 	and.w	r3, r3, #2
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d00b      	beq.n	800ce3a <HAL_UART_IRQHandler+0xf6>
 800ce22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce26:	f003 0301 	and.w	r3, r3, #1
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d005      	beq.n	800ce3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce32:	f043 0204 	orr.w	r2, r3, #4
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ce3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce3e:	f003 0308 	and.w	r3, r3, #8
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d011      	beq.n	800ce6a <HAL_UART_IRQHandler+0x126>
 800ce46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce4a:	f003 0320 	and.w	r3, r3, #32
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d105      	bne.n	800ce5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ce52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce56:	f003 0301 	and.w	r3, r3, #1
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d005      	beq.n	800ce6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce62:	f043 0208 	orr.w	r2, r3, #8
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	f000 820a 	beq.w	800d288 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ce74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce78:	f003 0320 	and.w	r3, r3, #32
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d008      	beq.n	800ce92 <HAL_UART_IRQHandler+0x14e>
 800ce80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce84:	f003 0320 	and.w	r3, r3, #32
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d002      	beq.n	800ce92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 fb2f 	bl	800d4f0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	695b      	ldr	r3, [r3, #20]
 800ce98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce9c:	2b40      	cmp	r3, #64	@ 0x40
 800ce9e:	bf0c      	ite	eq
 800cea0:	2301      	moveq	r3, #1
 800cea2:	2300      	movne	r3, #0
 800cea4:	b2db      	uxtb	r3, r3
 800cea6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ceae:	f003 0308 	and.w	r3, r3, #8
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d103      	bne.n	800cebe <HAL_UART_IRQHandler+0x17a>
 800ceb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d04f      	beq.n	800cf5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cebe:	6878      	ldr	r0, [r7, #4]
 800cec0:	f000 fa3a 	bl	800d338 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	695b      	ldr	r3, [r3, #20]
 800ceca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cece:	2b40      	cmp	r3, #64	@ 0x40
 800ced0:	d141      	bne.n	800cf56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	3314      	adds	r3, #20
 800ced8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cedc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cee0:	e853 3f00 	ldrex	r3, [r3]
 800cee4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cee8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ceec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cef0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	3314      	adds	r3, #20
 800cefa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cefe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cf02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cf0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cf0e:	e841 2300 	strex	r3, r2, [r1]
 800cf12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cf16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d1d9      	bne.n	800ced2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d013      	beq.n	800cf4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf2a:	4a8a      	ldr	r2, [pc, #552]	@ (800d154 <HAL_UART_IRQHandler+0x410>)
 800cf2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7fb fa00 	bl	8008338 <HAL_DMA_Abort_IT>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d016      	beq.n	800cf6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf44:	687a      	ldr	r2, [r7, #4]
 800cf46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cf48:	4610      	mov	r0, r2
 800cf4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf4c:	e00e      	b.n	800cf6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f000 f9a2 	bl	800d298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf54:	e00a      	b.n	800cf6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 f99e 	bl	800d298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf5c:	e006      	b.n	800cf6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 f99a 	bl	800d298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2200      	movs	r2, #0
 800cf68:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800cf6a:	e18d      	b.n	800d288 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf6c:	bf00      	nop
    return;
 800cf6e:	e18b      	b.n	800d288 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	f040 8167 	bne.w	800d248 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800cf7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf7e:	f003 0310 	and.w	r3, r3, #16
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	f000 8160 	beq.w	800d248 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800cf88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf8c:	f003 0310 	and.w	r3, r3, #16
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	f000 8159 	beq.w	800d248 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cf96:	2300      	movs	r3, #0
 800cf98:	60bb      	str	r3, [r7, #8]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	60bb      	str	r3, [r7, #8]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	685b      	ldr	r3, [r3, #4]
 800cfa8:	60bb      	str	r3, [r7, #8]
 800cfaa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	695b      	ldr	r3, [r3, #20]
 800cfb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfb6:	2b40      	cmp	r3, #64	@ 0x40
 800cfb8:	f040 80ce 	bne.w	800d158 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	685b      	ldr	r3, [r3, #4]
 800cfc4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cfc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	f000 80a9 	beq.w	800d124 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cfd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	f080 80a2 	bcs.w	800d124 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfe6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfec:	69db      	ldr	r3, [r3, #28]
 800cfee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cff2:	f000 8088 	beq.w	800d106 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	330c      	adds	r3, #12
 800cffc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d004:	e853 3f00 	ldrex	r3, [r3]
 800d008:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d00c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d014:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	330c      	adds	r3, #12
 800d01e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d022:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d026:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d02a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d02e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d032:	e841 2300 	strex	r3, r2, [r1]
 800d036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d03a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d1d9      	bne.n	800cff6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	3314      	adds	r3, #20
 800d048:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d04a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d04c:	e853 3f00 	ldrex	r3, [r3]
 800d050:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d052:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d054:	f023 0301 	bic.w	r3, r3, #1
 800d058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	3314      	adds	r3, #20
 800d062:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d066:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d06a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d06c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d06e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d072:	e841 2300 	strex	r3, r2, [r1]
 800d076:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d078:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d1e1      	bne.n	800d042 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	3314      	adds	r3, #20
 800d084:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d088:	e853 3f00 	ldrex	r3, [r3]
 800d08c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d090:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d094:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	3314      	adds	r3, #20
 800d09e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d0a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d0a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d0a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d0aa:	e841 2300 	strex	r3, r2, [r1]
 800d0ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d0b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d1e3      	bne.n	800d07e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2220      	movs	r2, #32
 800d0ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	330c      	adds	r3, #12
 800d0ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0ce:	e853 3f00 	ldrex	r3, [r3]
 800d0d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d0d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0d6:	f023 0310 	bic.w	r3, r3, #16
 800d0da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	330c      	adds	r3, #12
 800d0e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d0e8:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d0ea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d0ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0f0:	e841 2300 	strex	r3, r2, [r1]
 800d0f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d0f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d1e3      	bne.n	800d0c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d100:	4618      	mov	r0, r3
 800d102:	f7fb f8a9 	bl	8008258 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2202      	movs	r2, #2
 800d10a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d114:	b29b      	uxth	r3, r3
 800d116:	1ad3      	subs	r3, r2, r3
 800d118:	b29b      	uxth	r3, r3
 800d11a:	4619      	mov	r1, r3
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f000 f8c5 	bl	800d2ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d122:	e0b3      	b.n	800d28c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d128:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d12c:	429a      	cmp	r2, r3
 800d12e:	f040 80ad 	bne.w	800d28c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d136:	69db      	ldr	r3, [r3, #28]
 800d138:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d13c:	f040 80a6 	bne.w	800d28c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	2202      	movs	r2, #2
 800d144:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d14a:	4619      	mov	r1, r3
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 f8ad 	bl	800d2ac <HAL_UARTEx_RxEventCallback>
      return;
 800d152:	e09b      	b.n	800d28c <HAL_UART_IRQHandler+0x548>
 800d154:	0800d3ff 	.word	0x0800d3ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d160:	b29b      	uxth	r3, r3
 800d162:	1ad3      	subs	r3, r2, r3
 800d164:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	2b00      	cmp	r3, #0
 800d170:	f000 808e 	beq.w	800d290 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800d174:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d178:	2b00      	cmp	r3, #0
 800d17a:	f000 8089 	beq.w	800d290 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	330c      	adds	r3, #12
 800d184:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d188:	e853 3f00 	ldrex	r3, [r3]
 800d18c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d18e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d190:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d194:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	330c      	adds	r3, #12
 800d19e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d1a2:	647a      	str	r2, [r7, #68]	@ 0x44
 800d1a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d1a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d1aa:	e841 2300 	strex	r3, r2, [r1]
 800d1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d1e3      	bne.n	800d17e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	3314      	adds	r3, #20
 800d1bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c0:	e853 3f00 	ldrex	r3, [r3]
 800d1c4:	623b      	str	r3, [r7, #32]
   return(result);
 800d1c6:	6a3b      	ldr	r3, [r7, #32]
 800d1c8:	f023 0301 	bic.w	r3, r3, #1
 800d1cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	3314      	adds	r3, #20
 800d1d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d1da:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1e2:	e841 2300 	strex	r3, r2, [r1]
 800d1e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d1e3      	bne.n	800d1b6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2220      	movs	r2, #32
 800d1f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	330c      	adds	r3, #12
 800d202:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	e853 3f00 	ldrex	r3, [r3]
 800d20a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	f023 0310 	bic.w	r3, r3, #16
 800d212:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	330c      	adds	r3, #12
 800d21c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d220:	61fa      	str	r2, [r7, #28]
 800d222:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d224:	69b9      	ldr	r1, [r7, #24]
 800d226:	69fa      	ldr	r2, [r7, #28]
 800d228:	e841 2300 	strex	r3, r2, [r1]
 800d22c:	617b      	str	r3, [r7, #20]
   return(result);
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d1e3      	bne.n	800d1fc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	2202      	movs	r2, #2
 800d238:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d23a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d23e:	4619      	mov	r1, r3
 800d240:	6878      	ldr	r0, [r7, #4]
 800d242:	f000 f833 	bl	800d2ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d246:	e023      	b.n	800d290 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d24c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d250:	2b00      	cmp	r3, #0
 800d252:	d009      	beq.n	800d268 <HAL_UART_IRQHandler+0x524>
 800d254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d003      	beq.n	800d268 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 f8dd 	bl	800d420 <UART_Transmit_IT>
    return;
 800d266:	e014      	b.n	800d292 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d26c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d270:	2b00      	cmp	r3, #0
 800d272:	d00e      	beq.n	800d292 <HAL_UART_IRQHandler+0x54e>
 800d274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d008      	beq.n	800d292 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 f91d 	bl	800d4c0 <UART_EndTransmit_IT>
    return;
 800d286:	e004      	b.n	800d292 <HAL_UART_IRQHandler+0x54e>
    return;
 800d288:	bf00      	nop
 800d28a:	e002      	b.n	800d292 <HAL_UART_IRQHandler+0x54e>
      return;
 800d28c:	bf00      	nop
 800d28e:	e000      	b.n	800d292 <HAL_UART_IRQHandler+0x54e>
      return;
 800d290:	bf00      	nop
  }
}
 800d292:	37e8      	adds	r7, #232	@ 0xe8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d298:	b480      	push	{r7}
 800d29a:	b083      	sub	sp, #12
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d2a0:	bf00      	nop
 800d2a2:	370c      	adds	r7, #12
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b083      	sub	sp, #12
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d2b8:	bf00      	nop
 800d2ba:	370c      	adds	r7, #12
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c2:	4770      	bx	lr

0800d2c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	88fa      	ldrh	r2, [r7, #6]
 800d2dc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	88fa      	ldrh	r2, [r7, #6]
 800d2e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2222      	movs	r2, #34	@ 0x22
 800d2ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	691b      	ldr	r3, [r3, #16]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d007      	beq.n	800d30a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	68da      	ldr	r2, [r3, #12]
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d308:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	695a      	ldr	r2, [r3, #20]
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	f042 0201 	orr.w	r2, r2, #1
 800d318:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	68da      	ldr	r2, [r3, #12]
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f042 0220 	orr.w	r2, r2, #32
 800d328:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3714      	adds	r7, #20
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr

0800d338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d338:	b480      	push	{r7}
 800d33a:	b095      	sub	sp, #84	@ 0x54
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	330c      	adds	r3, #12
 800d346:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d34a:	e853 3f00 	ldrex	r3, [r3]
 800d34e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d352:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	330c      	adds	r3, #12
 800d35e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d360:	643a      	str	r2, [r7, #64]	@ 0x40
 800d362:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d364:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d366:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d368:	e841 2300 	strex	r3, r2, [r1]
 800d36c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d370:	2b00      	cmp	r3, #0
 800d372:	d1e5      	bne.n	800d340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	3314      	adds	r3, #20
 800d37a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	e853 3f00 	ldrex	r3, [r3]
 800d382:	61fb      	str	r3, [r7, #28]
   return(result);
 800d384:	69fb      	ldr	r3, [r7, #28]
 800d386:	f023 0301 	bic.w	r3, r3, #1
 800d38a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	3314      	adds	r3, #20
 800d392:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d394:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d396:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d39a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d39c:	e841 2300 	strex	r3, r2, [r1]
 800d3a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d1e5      	bne.n	800d374 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d119      	bne.n	800d3e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	330c      	adds	r3, #12
 800d3b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	e853 3f00 	ldrex	r3, [r3]
 800d3be:	60bb      	str	r3, [r7, #8]
   return(result);
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	f023 0310 	bic.w	r3, r3, #16
 800d3c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	330c      	adds	r3, #12
 800d3ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3d0:	61ba      	str	r2, [r7, #24]
 800d3d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3d4:	6979      	ldr	r1, [r7, #20]
 800d3d6:	69ba      	ldr	r2, [r7, #24]
 800d3d8:	e841 2300 	strex	r3, r2, [r1]
 800d3dc:	613b      	str	r3, [r7, #16]
   return(result);
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d1e5      	bne.n	800d3b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2220      	movs	r2, #32
 800d3e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d3f2:	bf00      	nop
 800d3f4:	3754      	adds	r7, #84	@ 0x54
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr

0800d3fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d3fe:	b580      	push	{r7, lr}
 800d400:	b084      	sub	sp, #16
 800d402:	af00      	add	r7, sp, #0
 800d404:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d40a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	2200      	movs	r2, #0
 800d410:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d412:	68f8      	ldr	r0, [r7, #12]
 800d414:	f7ff ff40 	bl	800d298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d418:	bf00      	nop
 800d41a:	3710      	adds	r7, #16
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d420:	b480      	push	{r7}
 800d422:	b085      	sub	sp, #20
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	2b21      	cmp	r3, #33	@ 0x21
 800d432:	d13e      	bne.n	800d4b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	689b      	ldr	r3, [r3, #8]
 800d438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d43c:	d114      	bne.n	800d468 <UART_Transmit_IT+0x48>
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d110      	bne.n	800d468 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6a1b      	ldr	r3, [r3, #32]
 800d44a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	881b      	ldrh	r3, [r3, #0]
 800d450:	461a      	mov	r2, r3
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d45a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6a1b      	ldr	r3, [r3, #32]
 800d460:	1c9a      	adds	r2, r3, #2
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	621a      	str	r2, [r3, #32]
 800d466:	e008      	b.n	800d47a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	6a1b      	ldr	r3, [r3, #32]
 800d46c:	1c59      	adds	r1, r3, #1
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	6211      	str	r1, [r2, #32]
 800d472:	781a      	ldrb	r2, [r3, #0]
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d47e:	b29b      	uxth	r3, r3
 800d480:	3b01      	subs	r3, #1
 800d482:	b29b      	uxth	r3, r3
 800d484:	687a      	ldr	r2, [r7, #4]
 800d486:	4619      	mov	r1, r3
 800d488:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d10f      	bne.n	800d4ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68da      	ldr	r2, [r3, #12]
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d49c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	68da      	ldr	r2, [r3, #12]
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	e000      	b.n	800d4b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d4b2:	2302      	movs	r3, #2
  }
}
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	3714      	adds	r7, #20
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4be:	4770      	bx	lr

0800d4c0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b082      	sub	sp, #8
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	68da      	ldr	r2, [r3, #12]
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4d6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2220      	movs	r2, #32
 800d4dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f7f3 fef1 	bl	80012c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d4e6:	2300      	movs	r3, #0
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3708      	adds	r7, #8
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b08c      	sub	sp, #48	@ 0x30
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d506:	b2db      	uxtb	r3, r3
 800d508:	2b22      	cmp	r3, #34	@ 0x22
 800d50a:	f040 80aa 	bne.w	800d662 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d516:	d115      	bne.n	800d544 <UART_Receive_IT+0x54>
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	691b      	ldr	r3, [r3, #16]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d111      	bne.n	800d544 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d524:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	685b      	ldr	r3, [r3, #4]
 800d52c:	b29b      	uxth	r3, r3
 800d52e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d532:	b29a      	uxth	r2, r3
 800d534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d536:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d53c:	1c9a      	adds	r2, r3, #2
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	629a      	str	r2, [r3, #40]	@ 0x28
 800d542:	e024      	b.n	800d58e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d548:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	689b      	ldr	r3, [r3, #8]
 800d54e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d552:	d007      	beq.n	800d564 <UART_Receive_IT+0x74>
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	689b      	ldr	r3, [r3, #8]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d10a      	bne.n	800d572 <UART_Receive_IT+0x82>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	691b      	ldr	r3, [r3, #16]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d106      	bne.n	800d572 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	b2da      	uxtb	r2, r3
 800d56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d56e:	701a      	strb	r2, [r3, #0]
 800d570:	e008      	b.n	800d584 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	685b      	ldr	r3, [r3, #4]
 800d578:	b2db      	uxtb	r3, r3
 800d57a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d57e:	b2da      	uxtb	r2, r3
 800d580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d582:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d588:	1c5a      	adds	r2, r3, #1
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d592:	b29b      	uxth	r3, r3
 800d594:	3b01      	subs	r3, #1
 800d596:	b29b      	uxth	r3, r3
 800d598:	687a      	ldr	r2, [r7, #4]
 800d59a:	4619      	mov	r1, r3
 800d59c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d15d      	bne.n	800d65e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	68da      	ldr	r2, [r3, #12]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f022 0220 	bic.w	r2, r2, #32
 800d5b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	68da      	ldr	r2, [r3, #12]
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d5c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	695a      	ldr	r2, [r3, #20]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f022 0201 	bic.w	r2, r2, #1
 800d5d0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2220      	movs	r2, #32
 800d5d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d135      	bne.n	800d654 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	330c      	adds	r3, #12
 800d5f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5f6:	697b      	ldr	r3, [r7, #20]
 800d5f8:	e853 3f00 	ldrex	r3, [r3]
 800d5fc:	613b      	str	r3, [r7, #16]
   return(result);
 800d5fe:	693b      	ldr	r3, [r7, #16]
 800d600:	f023 0310 	bic.w	r3, r3, #16
 800d604:	627b      	str	r3, [r7, #36]	@ 0x24
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	330c      	adds	r3, #12
 800d60c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d60e:	623a      	str	r2, [r7, #32]
 800d610:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d612:	69f9      	ldr	r1, [r7, #28]
 800d614:	6a3a      	ldr	r2, [r7, #32]
 800d616:	e841 2300 	strex	r3, r2, [r1]
 800d61a:	61bb      	str	r3, [r7, #24]
   return(result);
 800d61c:	69bb      	ldr	r3, [r7, #24]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d1e5      	bne.n	800d5ee <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	f003 0310 	and.w	r3, r3, #16
 800d62c:	2b10      	cmp	r3, #16
 800d62e:	d10a      	bne.n	800d646 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d630:	2300      	movs	r3, #0
 800d632:	60fb      	str	r3, [r7, #12]
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	60fb      	str	r3, [r7, #12]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	60fb      	str	r3, [r7, #12]
 800d644:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d64a:	4619      	mov	r1, r3
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f7ff fe2d 	bl	800d2ac <HAL_UARTEx_RxEventCallback>
 800d652:	e002      	b.n	800d65a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f7f3 fe65 	bl	8001324 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	e002      	b.n	800d664 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800d65e:	2300      	movs	r3, #0
 800d660:	e000      	b.n	800d664 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800d662:	2302      	movs	r3, #2
  }
}
 800d664:	4618      	mov	r0, r3
 800d666:	3730      	adds	r7, #48	@ 0x30
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}

0800d66c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d66c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d670:	b0c0      	sub	sp, #256	@ 0x100
 800d672:	af00      	add	r7, sp, #0
 800d674:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d688:	68d9      	ldr	r1, [r3, #12]
 800d68a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d68e:	681a      	ldr	r2, [r3, #0]
 800d690:	ea40 0301 	orr.w	r3, r0, r1
 800d694:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d69a:	689a      	ldr	r2, [r3, #8]
 800d69c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	431a      	orrs	r2, r3
 800d6a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6a8:	695b      	ldr	r3, [r3, #20]
 800d6aa:	431a      	orrs	r2, r3
 800d6ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6b0:	69db      	ldr	r3, [r3, #28]
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800d6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	68db      	ldr	r3, [r3, #12]
 800d6c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800d6c4:	f021 010c 	bic.w	r1, r1, #12
 800d6c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6cc:	681a      	ldr	r2, [r3, #0]
 800d6ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d6d2:	430b      	orrs	r3, r1
 800d6d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d6d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	695b      	ldr	r3, [r3, #20]
 800d6de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800d6e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6e6:	6999      	ldr	r1, [r3, #24]
 800d6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6ec:	681a      	ldr	r2, [r3, #0]
 800d6ee:	ea40 0301 	orr.w	r3, r0, r1
 800d6f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d6f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d6f8:	681a      	ldr	r2, [r3, #0]
 800d6fa:	4b8f      	ldr	r3, [pc, #572]	@ (800d938 <UART_SetConfig+0x2cc>)
 800d6fc:	429a      	cmp	r2, r3
 800d6fe:	d005      	beq.n	800d70c <UART_SetConfig+0xa0>
 800d700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d704:	681a      	ldr	r2, [r3, #0]
 800d706:	4b8d      	ldr	r3, [pc, #564]	@ (800d93c <UART_SetConfig+0x2d0>)
 800d708:	429a      	cmp	r2, r3
 800d70a:	d104      	bne.n	800d716 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d70c:	f7fd fc26 	bl	800af5c <HAL_RCC_GetPCLK2Freq>
 800d710:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800d714:	e003      	b.n	800d71e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d716:	f7fd fc0d 	bl	800af34 <HAL_RCC_GetPCLK1Freq>
 800d71a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d71e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d722:	69db      	ldr	r3, [r3, #28]
 800d724:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d728:	f040 810c 	bne.w	800d944 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d72c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d730:	2200      	movs	r2, #0
 800d732:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d736:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800d73a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800d73e:	4622      	mov	r2, r4
 800d740:	462b      	mov	r3, r5
 800d742:	1891      	adds	r1, r2, r2
 800d744:	65b9      	str	r1, [r7, #88]	@ 0x58
 800d746:	415b      	adcs	r3, r3
 800d748:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d74a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800d74e:	4621      	mov	r1, r4
 800d750:	eb12 0801 	adds.w	r8, r2, r1
 800d754:	4629      	mov	r1, r5
 800d756:	eb43 0901 	adc.w	r9, r3, r1
 800d75a:	f04f 0200 	mov.w	r2, #0
 800d75e:	f04f 0300 	mov.w	r3, #0
 800d762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800d766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800d76a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800d76e:	4690      	mov	r8, r2
 800d770:	4699      	mov	r9, r3
 800d772:	4623      	mov	r3, r4
 800d774:	eb18 0303 	adds.w	r3, r8, r3
 800d778:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d77c:	462b      	mov	r3, r5
 800d77e:	eb49 0303 	adc.w	r3, r9, r3
 800d782:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	2200      	movs	r2, #0
 800d78e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d792:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800d796:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d79a:	460b      	mov	r3, r1
 800d79c:	18db      	adds	r3, r3, r3
 800d79e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d7a0:	4613      	mov	r3, r2
 800d7a2:	eb42 0303 	adc.w	r3, r2, r3
 800d7a6:	657b      	str	r3, [r7, #84]	@ 0x54
 800d7a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800d7ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800d7b0:	f7f2 fd86 	bl	80002c0 <__aeabi_uldivmod>
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	4b61      	ldr	r3, [pc, #388]	@ (800d940 <UART_SetConfig+0x2d4>)
 800d7ba:	fba3 2302 	umull	r2, r3, r3, r2
 800d7be:	095b      	lsrs	r3, r3, #5
 800d7c0:	011c      	lsls	r4, r3, #4
 800d7c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d7cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800d7d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800d7d4:	4642      	mov	r2, r8
 800d7d6:	464b      	mov	r3, r9
 800d7d8:	1891      	adds	r1, r2, r2
 800d7da:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d7dc:	415b      	adcs	r3, r3
 800d7de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800d7e4:	4641      	mov	r1, r8
 800d7e6:	eb12 0a01 	adds.w	sl, r2, r1
 800d7ea:	4649      	mov	r1, r9
 800d7ec:	eb43 0b01 	adc.w	fp, r3, r1
 800d7f0:	f04f 0200 	mov.w	r2, #0
 800d7f4:	f04f 0300 	mov.w	r3, #0
 800d7f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d7fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800d800:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d804:	4692      	mov	sl, r2
 800d806:	469b      	mov	fp, r3
 800d808:	4643      	mov	r3, r8
 800d80a:	eb1a 0303 	adds.w	r3, sl, r3
 800d80e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d812:	464b      	mov	r3, r9
 800d814:	eb4b 0303 	adc.w	r3, fp, r3
 800d818:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d81c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d820:	685b      	ldr	r3, [r3, #4]
 800d822:	2200      	movs	r2, #0
 800d824:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d828:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800d82c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d830:	460b      	mov	r3, r1
 800d832:	18db      	adds	r3, r3, r3
 800d834:	643b      	str	r3, [r7, #64]	@ 0x40
 800d836:	4613      	mov	r3, r2
 800d838:	eb42 0303 	adc.w	r3, r2, r3
 800d83c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d83e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d842:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800d846:	f7f2 fd3b 	bl	80002c0 <__aeabi_uldivmod>
 800d84a:	4602      	mov	r2, r0
 800d84c:	460b      	mov	r3, r1
 800d84e:	4611      	mov	r1, r2
 800d850:	4b3b      	ldr	r3, [pc, #236]	@ (800d940 <UART_SetConfig+0x2d4>)
 800d852:	fba3 2301 	umull	r2, r3, r3, r1
 800d856:	095b      	lsrs	r3, r3, #5
 800d858:	2264      	movs	r2, #100	@ 0x64
 800d85a:	fb02 f303 	mul.w	r3, r2, r3
 800d85e:	1acb      	subs	r3, r1, r3
 800d860:	00db      	lsls	r3, r3, #3
 800d862:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800d866:	4b36      	ldr	r3, [pc, #216]	@ (800d940 <UART_SetConfig+0x2d4>)
 800d868:	fba3 2302 	umull	r2, r3, r3, r2
 800d86c:	095b      	lsrs	r3, r3, #5
 800d86e:	005b      	lsls	r3, r3, #1
 800d870:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800d874:	441c      	add	r4, r3
 800d876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d87a:	2200      	movs	r2, #0
 800d87c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d880:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800d884:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800d888:	4642      	mov	r2, r8
 800d88a:	464b      	mov	r3, r9
 800d88c:	1891      	adds	r1, r2, r2
 800d88e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d890:	415b      	adcs	r3, r3
 800d892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d894:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d898:	4641      	mov	r1, r8
 800d89a:	1851      	adds	r1, r2, r1
 800d89c:	6339      	str	r1, [r7, #48]	@ 0x30
 800d89e:	4649      	mov	r1, r9
 800d8a0:	414b      	adcs	r3, r1
 800d8a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8a4:	f04f 0200 	mov.w	r2, #0
 800d8a8:	f04f 0300 	mov.w	r3, #0
 800d8ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800d8b0:	4659      	mov	r1, fp
 800d8b2:	00cb      	lsls	r3, r1, #3
 800d8b4:	4651      	mov	r1, sl
 800d8b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800d8ba:	4651      	mov	r1, sl
 800d8bc:	00ca      	lsls	r2, r1, #3
 800d8be:	4610      	mov	r0, r2
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	4642      	mov	r2, r8
 800d8c6:	189b      	adds	r3, r3, r2
 800d8c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d8cc:	464b      	mov	r3, r9
 800d8ce:	460a      	mov	r2, r1
 800d8d0:	eb42 0303 	adc.w	r3, r2, r3
 800d8d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d8d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d8e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800d8e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d8ec:	460b      	mov	r3, r1
 800d8ee:	18db      	adds	r3, r3, r3
 800d8f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8f2:	4613      	mov	r3, r2
 800d8f4:	eb42 0303 	adc.w	r3, r2, r3
 800d8f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d8fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800d902:	f7f2 fcdd 	bl	80002c0 <__aeabi_uldivmod>
 800d906:	4602      	mov	r2, r0
 800d908:	460b      	mov	r3, r1
 800d90a:	4b0d      	ldr	r3, [pc, #52]	@ (800d940 <UART_SetConfig+0x2d4>)
 800d90c:	fba3 1302 	umull	r1, r3, r3, r2
 800d910:	095b      	lsrs	r3, r3, #5
 800d912:	2164      	movs	r1, #100	@ 0x64
 800d914:	fb01 f303 	mul.w	r3, r1, r3
 800d918:	1ad3      	subs	r3, r2, r3
 800d91a:	00db      	lsls	r3, r3, #3
 800d91c:	3332      	adds	r3, #50	@ 0x32
 800d91e:	4a08      	ldr	r2, [pc, #32]	@ (800d940 <UART_SetConfig+0x2d4>)
 800d920:	fba2 2303 	umull	r2, r3, r2, r3
 800d924:	095b      	lsrs	r3, r3, #5
 800d926:	f003 0207 	and.w	r2, r3, #7
 800d92a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	4422      	add	r2, r4
 800d932:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d934:	e106      	b.n	800db44 <UART_SetConfig+0x4d8>
 800d936:	bf00      	nop
 800d938:	40011000 	.word	0x40011000
 800d93c:	40011400 	.word	0x40011400
 800d940:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d944:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d948:	2200      	movs	r2, #0
 800d94a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d94e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800d952:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800d956:	4642      	mov	r2, r8
 800d958:	464b      	mov	r3, r9
 800d95a:	1891      	adds	r1, r2, r2
 800d95c:	6239      	str	r1, [r7, #32]
 800d95e:	415b      	adcs	r3, r3
 800d960:	627b      	str	r3, [r7, #36]	@ 0x24
 800d962:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d966:	4641      	mov	r1, r8
 800d968:	1854      	adds	r4, r2, r1
 800d96a:	4649      	mov	r1, r9
 800d96c:	eb43 0501 	adc.w	r5, r3, r1
 800d970:	f04f 0200 	mov.w	r2, #0
 800d974:	f04f 0300 	mov.w	r3, #0
 800d978:	00eb      	lsls	r3, r5, #3
 800d97a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d97e:	00e2      	lsls	r2, r4, #3
 800d980:	4614      	mov	r4, r2
 800d982:	461d      	mov	r5, r3
 800d984:	4643      	mov	r3, r8
 800d986:	18e3      	adds	r3, r4, r3
 800d988:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d98c:	464b      	mov	r3, r9
 800d98e:	eb45 0303 	adc.w	r3, r5, r3
 800d992:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d99a:	685b      	ldr	r3, [r3, #4]
 800d99c:	2200      	movs	r2, #0
 800d99e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d9a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d9a6:	f04f 0200 	mov.w	r2, #0
 800d9aa:	f04f 0300 	mov.w	r3, #0
 800d9ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800d9b2:	4629      	mov	r1, r5
 800d9b4:	008b      	lsls	r3, r1, #2
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800d9bc:	4621      	mov	r1, r4
 800d9be:	008a      	lsls	r2, r1, #2
 800d9c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d9c4:	f7f2 fc7c 	bl	80002c0 <__aeabi_uldivmod>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	460b      	mov	r3, r1
 800d9cc:	4b60      	ldr	r3, [pc, #384]	@ (800db50 <UART_SetConfig+0x4e4>)
 800d9ce:	fba3 2302 	umull	r2, r3, r3, r2
 800d9d2:	095b      	lsrs	r3, r3, #5
 800d9d4:	011c      	lsls	r4, r3, #4
 800d9d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d9da:	2200      	movs	r2, #0
 800d9dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d9e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800d9e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800d9e8:	4642      	mov	r2, r8
 800d9ea:	464b      	mov	r3, r9
 800d9ec:	1891      	adds	r1, r2, r2
 800d9ee:	61b9      	str	r1, [r7, #24]
 800d9f0:	415b      	adcs	r3, r3
 800d9f2:	61fb      	str	r3, [r7, #28]
 800d9f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d9f8:	4641      	mov	r1, r8
 800d9fa:	1851      	adds	r1, r2, r1
 800d9fc:	6139      	str	r1, [r7, #16]
 800d9fe:	4649      	mov	r1, r9
 800da00:	414b      	adcs	r3, r1
 800da02:	617b      	str	r3, [r7, #20]
 800da04:	f04f 0200 	mov.w	r2, #0
 800da08:	f04f 0300 	mov.w	r3, #0
 800da0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800da10:	4659      	mov	r1, fp
 800da12:	00cb      	lsls	r3, r1, #3
 800da14:	4651      	mov	r1, sl
 800da16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800da1a:	4651      	mov	r1, sl
 800da1c:	00ca      	lsls	r2, r1, #3
 800da1e:	4610      	mov	r0, r2
 800da20:	4619      	mov	r1, r3
 800da22:	4603      	mov	r3, r0
 800da24:	4642      	mov	r2, r8
 800da26:	189b      	adds	r3, r3, r2
 800da28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800da2c:	464b      	mov	r3, r9
 800da2e:	460a      	mov	r2, r1
 800da30:	eb42 0303 	adc.w	r3, r2, r3
 800da34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800da38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da3c:	685b      	ldr	r3, [r3, #4]
 800da3e:	2200      	movs	r2, #0
 800da40:	67bb      	str	r3, [r7, #120]	@ 0x78
 800da42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800da44:	f04f 0200 	mov.w	r2, #0
 800da48:	f04f 0300 	mov.w	r3, #0
 800da4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800da50:	4649      	mov	r1, r9
 800da52:	008b      	lsls	r3, r1, #2
 800da54:	4641      	mov	r1, r8
 800da56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800da5a:	4641      	mov	r1, r8
 800da5c:	008a      	lsls	r2, r1, #2
 800da5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800da62:	f7f2 fc2d 	bl	80002c0 <__aeabi_uldivmod>
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	4611      	mov	r1, r2
 800da6c:	4b38      	ldr	r3, [pc, #224]	@ (800db50 <UART_SetConfig+0x4e4>)
 800da6e:	fba3 2301 	umull	r2, r3, r3, r1
 800da72:	095b      	lsrs	r3, r3, #5
 800da74:	2264      	movs	r2, #100	@ 0x64
 800da76:	fb02 f303 	mul.w	r3, r2, r3
 800da7a:	1acb      	subs	r3, r1, r3
 800da7c:	011b      	lsls	r3, r3, #4
 800da7e:	3332      	adds	r3, #50	@ 0x32
 800da80:	4a33      	ldr	r2, [pc, #204]	@ (800db50 <UART_SetConfig+0x4e4>)
 800da82:	fba2 2303 	umull	r2, r3, r2, r3
 800da86:	095b      	lsrs	r3, r3, #5
 800da88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800da8c:	441c      	add	r4, r3
 800da8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800da92:	2200      	movs	r2, #0
 800da94:	673b      	str	r3, [r7, #112]	@ 0x70
 800da96:	677a      	str	r2, [r7, #116]	@ 0x74
 800da98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800da9c:	4642      	mov	r2, r8
 800da9e:	464b      	mov	r3, r9
 800daa0:	1891      	adds	r1, r2, r2
 800daa2:	60b9      	str	r1, [r7, #8]
 800daa4:	415b      	adcs	r3, r3
 800daa6:	60fb      	str	r3, [r7, #12]
 800daa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800daac:	4641      	mov	r1, r8
 800daae:	1851      	adds	r1, r2, r1
 800dab0:	6039      	str	r1, [r7, #0]
 800dab2:	4649      	mov	r1, r9
 800dab4:	414b      	adcs	r3, r1
 800dab6:	607b      	str	r3, [r7, #4]
 800dab8:	f04f 0200 	mov.w	r2, #0
 800dabc:	f04f 0300 	mov.w	r3, #0
 800dac0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800dac4:	4659      	mov	r1, fp
 800dac6:	00cb      	lsls	r3, r1, #3
 800dac8:	4651      	mov	r1, sl
 800daca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dace:	4651      	mov	r1, sl
 800dad0:	00ca      	lsls	r2, r1, #3
 800dad2:	4610      	mov	r0, r2
 800dad4:	4619      	mov	r1, r3
 800dad6:	4603      	mov	r3, r0
 800dad8:	4642      	mov	r2, r8
 800dada:	189b      	adds	r3, r3, r2
 800dadc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dade:	464b      	mov	r3, r9
 800dae0:	460a      	mov	r2, r1
 800dae2:	eb42 0303 	adc.w	r3, r2, r3
 800dae6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	2200      	movs	r2, #0
 800daf0:	663b      	str	r3, [r7, #96]	@ 0x60
 800daf2:	667a      	str	r2, [r7, #100]	@ 0x64
 800daf4:	f04f 0200 	mov.w	r2, #0
 800daf8:	f04f 0300 	mov.w	r3, #0
 800dafc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800db00:	4649      	mov	r1, r9
 800db02:	008b      	lsls	r3, r1, #2
 800db04:	4641      	mov	r1, r8
 800db06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800db0a:	4641      	mov	r1, r8
 800db0c:	008a      	lsls	r2, r1, #2
 800db0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800db12:	f7f2 fbd5 	bl	80002c0 <__aeabi_uldivmod>
 800db16:	4602      	mov	r2, r0
 800db18:	460b      	mov	r3, r1
 800db1a:	4b0d      	ldr	r3, [pc, #52]	@ (800db50 <UART_SetConfig+0x4e4>)
 800db1c:	fba3 1302 	umull	r1, r3, r3, r2
 800db20:	095b      	lsrs	r3, r3, #5
 800db22:	2164      	movs	r1, #100	@ 0x64
 800db24:	fb01 f303 	mul.w	r3, r1, r3
 800db28:	1ad3      	subs	r3, r2, r3
 800db2a:	011b      	lsls	r3, r3, #4
 800db2c:	3332      	adds	r3, #50	@ 0x32
 800db2e:	4a08      	ldr	r2, [pc, #32]	@ (800db50 <UART_SetConfig+0x4e4>)
 800db30:	fba2 2303 	umull	r2, r3, r2, r3
 800db34:	095b      	lsrs	r3, r3, #5
 800db36:	f003 020f 	and.w	r2, r3, #15
 800db3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	4422      	add	r2, r4
 800db42:	609a      	str	r2, [r3, #8]
}
 800db44:	bf00      	nop
 800db46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800db4a:	46bd      	mov	sp, r7
 800db4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db50:	51eb851f 	.word	0x51eb851f

0800db54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800db54:	b084      	sub	sp, #16
 800db56:	b580      	push	{r7, lr}
 800db58:	b084      	sub	sp, #16
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
 800db5e:	f107 001c 	add.w	r0, r7, #28
 800db62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800db66:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d123      	bne.n	800dbb6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db72:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800db82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db86:	687a      	ldr	r2, [r7, #4]
 800db88:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	68db      	ldr	r3, [r3, #12]
 800db8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800db96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	d105      	bne.n	800dbaa <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	68db      	ldr	r3, [r3, #12]
 800dba2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f001 fae8 	bl	800f180 <USB_CoreReset>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	73fb      	strb	r3, [r7, #15]
 800dbb4:	e01b      	b.n	800dbee <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	68db      	ldr	r3, [r3, #12]
 800dbba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f001 fadc 	bl	800f180 <USB_CoreReset>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800dbcc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d106      	bne.n	800dbe2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbd8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	639a      	str	r2, [r3, #56]	@ 0x38
 800dbe0:	e005      	b.n	800dbee <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbe6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800dbee:	7fbb      	ldrb	r3, [r7, #30]
 800dbf0:	2b01      	cmp	r3, #1
 800dbf2:	d10b      	bne.n	800dc0c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	689b      	ldr	r3, [r3, #8]
 800dbf8:	f043 0206 	orr.w	r2, r3, #6
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	689b      	ldr	r3, [r3, #8]
 800dc04:	f043 0220 	orr.w	r2, r3, #32
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800dc0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc0e:	4618      	mov	r0, r3
 800dc10:	3710      	adds	r7, #16
 800dc12:	46bd      	mov	sp, r7
 800dc14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dc18:	b004      	add	sp, #16
 800dc1a:	4770      	bx	lr

0800dc1c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800dc1c:	b480      	push	{r7}
 800dc1e:	b087      	sub	sp, #28
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	60f8      	str	r0, [r7, #12]
 800dc24:	60b9      	str	r1, [r7, #8]
 800dc26:	4613      	mov	r3, r2
 800dc28:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800dc2a:	79fb      	ldrb	r3, [r7, #7]
 800dc2c:	2b02      	cmp	r3, #2
 800dc2e:	d165      	bne.n	800dcfc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	4a41      	ldr	r2, [pc, #260]	@ (800dd38 <USB_SetTurnaroundTime+0x11c>)
 800dc34:	4293      	cmp	r3, r2
 800dc36:	d906      	bls.n	800dc46 <USB_SetTurnaroundTime+0x2a>
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	4a40      	ldr	r2, [pc, #256]	@ (800dd3c <USB_SetTurnaroundTime+0x120>)
 800dc3c:	4293      	cmp	r3, r2
 800dc3e:	d202      	bcs.n	800dc46 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800dc40:	230f      	movs	r3, #15
 800dc42:	617b      	str	r3, [r7, #20]
 800dc44:	e062      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	4a3c      	ldr	r2, [pc, #240]	@ (800dd3c <USB_SetTurnaroundTime+0x120>)
 800dc4a:	4293      	cmp	r3, r2
 800dc4c:	d306      	bcc.n	800dc5c <USB_SetTurnaroundTime+0x40>
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	4a3b      	ldr	r2, [pc, #236]	@ (800dd40 <USB_SetTurnaroundTime+0x124>)
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d202      	bcs.n	800dc5c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800dc56:	230e      	movs	r3, #14
 800dc58:	617b      	str	r3, [r7, #20]
 800dc5a:	e057      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	4a38      	ldr	r2, [pc, #224]	@ (800dd40 <USB_SetTurnaroundTime+0x124>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d306      	bcc.n	800dc72 <USB_SetTurnaroundTime+0x56>
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	4a37      	ldr	r2, [pc, #220]	@ (800dd44 <USB_SetTurnaroundTime+0x128>)
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	d202      	bcs.n	800dc72 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800dc6c:	230d      	movs	r3, #13
 800dc6e:	617b      	str	r3, [r7, #20]
 800dc70:	e04c      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	4a33      	ldr	r2, [pc, #204]	@ (800dd44 <USB_SetTurnaroundTime+0x128>)
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d306      	bcc.n	800dc88 <USB_SetTurnaroundTime+0x6c>
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	4a32      	ldr	r2, [pc, #200]	@ (800dd48 <USB_SetTurnaroundTime+0x12c>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d802      	bhi.n	800dc88 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800dc82:	230c      	movs	r3, #12
 800dc84:	617b      	str	r3, [r7, #20]
 800dc86:	e041      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	4a2f      	ldr	r2, [pc, #188]	@ (800dd48 <USB_SetTurnaroundTime+0x12c>)
 800dc8c:	4293      	cmp	r3, r2
 800dc8e:	d906      	bls.n	800dc9e <USB_SetTurnaroundTime+0x82>
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	4a2e      	ldr	r2, [pc, #184]	@ (800dd4c <USB_SetTurnaroundTime+0x130>)
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d802      	bhi.n	800dc9e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800dc98:	230b      	movs	r3, #11
 800dc9a:	617b      	str	r3, [r7, #20]
 800dc9c:	e036      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	4a2a      	ldr	r2, [pc, #168]	@ (800dd4c <USB_SetTurnaroundTime+0x130>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d906      	bls.n	800dcb4 <USB_SetTurnaroundTime+0x98>
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	4a29      	ldr	r2, [pc, #164]	@ (800dd50 <USB_SetTurnaroundTime+0x134>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d802      	bhi.n	800dcb4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800dcae:	230a      	movs	r3, #10
 800dcb0:	617b      	str	r3, [r7, #20]
 800dcb2:	e02b      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	4a26      	ldr	r2, [pc, #152]	@ (800dd50 <USB_SetTurnaroundTime+0x134>)
 800dcb8:	4293      	cmp	r3, r2
 800dcba:	d906      	bls.n	800dcca <USB_SetTurnaroundTime+0xae>
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	4a25      	ldr	r2, [pc, #148]	@ (800dd54 <USB_SetTurnaroundTime+0x138>)
 800dcc0:	4293      	cmp	r3, r2
 800dcc2:	d202      	bcs.n	800dcca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800dcc4:	2309      	movs	r3, #9
 800dcc6:	617b      	str	r3, [r7, #20]
 800dcc8:	e020      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	4a21      	ldr	r2, [pc, #132]	@ (800dd54 <USB_SetTurnaroundTime+0x138>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d306      	bcc.n	800dce0 <USB_SetTurnaroundTime+0xc4>
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	4a20      	ldr	r2, [pc, #128]	@ (800dd58 <USB_SetTurnaroundTime+0x13c>)
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d802      	bhi.n	800dce0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800dcda:	2308      	movs	r3, #8
 800dcdc:	617b      	str	r3, [r7, #20]
 800dcde:	e015      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	4a1d      	ldr	r2, [pc, #116]	@ (800dd58 <USB_SetTurnaroundTime+0x13c>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d906      	bls.n	800dcf6 <USB_SetTurnaroundTime+0xda>
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	4a1c      	ldr	r2, [pc, #112]	@ (800dd5c <USB_SetTurnaroundTime+0x140>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d202      	bcs.n	800dcf6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800dcf0:	2307      	movs	r3, #7
 800dcf2:	617b      	str	r3, [r7, #20]
 800dcf4:	e00a      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800dcf6:	2306      	movs	r3, #6
 800dcf8:	617b      	str	r3, [r7, #20]
 800dcfa:	e007      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800dcfc:	79fb      	ldrb	r3, [r7, #7]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d102      	bne.n	800dd08 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800dd02:	2309      	movs	r3, #9
 800dd04:	617b      	str	r3, [r7, #20]
 800dd06:	e001      	b.n	800dd0c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800dd08:	2309      	movs	r3, #9
 800dd0a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	68db      	ldr	r3, [r3, #12]
 800dd10:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	68da      	ldr	r2, [r3, #12]
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	029b      	lsls	r3, r3, #10
 800dd20:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800dd24:	431a      	orrs	r2, r3
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dd2a:	2300      	movs	r3, #0
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	371c      	adds	r7, #28
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr
 800dd38:	00d8acbf 	.word	0x00d8acbf
 800dd3c:	00e4e1c0 	.word	0x00e4e1c0
 800dd40:	00f42400 	.word	0x00f42400
 800dd44:	01067380 	.word	0x01067380
 800dd48:	011a499f 	.word	0x011a499f
 800dd4c:	01312cff 	.word	0x01312cff
 800dd50:	014ca43f 	.word	0x014ca43f
 800dd54:	016e3600 	.word	0x016e3600
 800dd58:	01a6ab1f 	.word	0x01a6ab1f
 800dd5c:	01e84800 	.word	0x01e84800

0800dd60 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	689b      	ldr	r3, [r3, #8]
 800dd6c:	f043 0201 	orr.w	r2, r3, #1
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dd74:	2300      	movs	r3, #0
}
 800dd76:	4618      	mov	r0, r3
 800dd78:	370c      	adds	r7, #12
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd80:	4770      	bx	lr

0800dd82 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dd82:	b480      	push	{r7}
 800dd84:	b083      	sub	sp, #12
 800dd86:	af00      	add	r7, sp, #0
 800dd88:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	689b      	ldr	r3, [r3, #8]
 800dd8e:	f023 0201 	bic.w	r2, r3, #1
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dd96:	2300      	movs	r3, #0
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	370c      	adds	r7, #12
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b084      	sub	sp, #16
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	460b      	mov	r3, r1
 800ddae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	68db      	ldr	r3, [r3, #12]
 800ddb8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ddc0:	78fb      	ldrb	r3, [r7, #3]
 800ddc2:	2b01      	cmp	r3, #1
 800ddc4:	d115      	bne.n	800ddf2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ddd2:	200a      	movs	r0, #10
 800ddd4:	f7f9 fd64 	bl	80078a0 <HAL_Delay>
      ms += 10U;
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	330a      	adds	r3, #10
 800dddc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f001 f93f 	bl	800f062 <USB_GetMode>
 800dde4:	4603      	mov	r3, r0
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	d01e      	beq.n	800de28 <USB_SetCurrentMode+0x84>
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	2bc7      	cmp	r3, #199	@ 0xc7
 800ddee:	d9f0      	bls.n	800ddd2 <USB_SetCurrentMode+0x2e>
 800ddf0:	e01a      	b.n	800de28 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ddf2:	78fb      	ldrb	r3, [r7, #3]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d115      	bne.n	800de24 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800de04:	200a      	movs	r0, #10
 800de06:	f7f9 fd4b 	bl	80078a0 <HAL_Delay>
      ms += 10U;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	330a      	adds	r3, #10
 800de0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f001 f926 	bl	800f062 <USB_GetMode>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d005      	beq.n	800de28 <USB_SetCurrentMode+0x84>
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	2bc7      	cmp	r3, #199	@ 0xc7
 800de20:	d9f0      	bls.n	800de04 <USB_SetCurrentMode+0x60>
 800de22:	e001      	b.n	800de28 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800de24:	2301      	movs	r3, #1
 800de26:	e005      	b.n	800de34 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2bc8      	cmp	r3, #200	@ 0xc8
 800de2c:	d101      	bne.n	800de32 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800de2e:	2301      	movs	r3, #1
 800de30:	e000      	b.n	800de34 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800de32:	2300      	movs	r3, #0
}
 800de34:	4618      	mov	r0, r3
 800de36:	3710      	adds	r7, #16
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800de3c:	b084      	sub	sp, #16
 800de3e:	b580      	push	{r7, lr}
 800de40:	b086      	sub	sp, #24
 800de42:	af00      	add	r7, sp, #0
 800de44:	6078      	str	r0, [r7, #4]
 800de46:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800de4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800de4e:	2300      	movs	r3, #0
 800de50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800de56:	2300      	movs	r3, #0
 800de58:	613b      	str	r3, [r7, #16]
 800de5a:	e009      	b.n	800de70 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800de5c:	687a      	ldr	r2, [r7, #4]
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	3340      	adds	r3, #64	@ 0x40
 800de62:	009b      	lsls	r3, r3, #2
 800de64:	4413      	add	r3, r2
 800de66:	2200      	movs	r2, #0
 800de68:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800de6a:	693b      	ldr	r3, [r7, #16]
 800de6c:	3301      	adds	r3, #1
 800de6e:	613b      	str	r3, [r7, #16]
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	2b0e      	cmp	r3, #14
 800de74:	d9f2      	bls.n	800de5c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800de76:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d11c      	bne.n	800deb8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	68fa      	ldr	r2, [r7, #12]
 800de88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800de8c:	f043 0302 	orr.w	r3, r3, #2
 800de90:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de96:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dea2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800deae:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	639a      	str	r2, [r3, #56]	@ 0x38
 800deb6:	e00b      	b.n	800ded0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800debc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dec8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ded6:	461a      	mov	r2, r3
 800ded8:	2300      	movs	r3, #0
 800deda:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dedc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	d10d      	bne.n	800df00 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800dee4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d104      	bne.n	800def6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800deec:	2100      	movs	r1, #0
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f000 f968 	bl	800e1c4 <USB_SetDevSpeed>
 800def4:	e008      	b.n	800df08 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800def6:	2101      	movs	r1, #1
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f000 f963 	bl	800e1c4 <USB_SetDevSpeed>
 800defe:	e003      	b.n	800df08 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800df00:	2103      	movs	r1, #3
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 f95e 	bl	800e1c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800df08:	2110      	movs	r1, #16
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 f8fa 	bl	800e104 <USB_FlushTxFifo>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	d001      	beq.n	800df1a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800df16:	2301      	movs	r3, #1
 800df18:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800df1a:	6878      	ldr	r0, [r7, #4]
 800df1c:	f000 f924 	bl	800e168 <USB_FlushRxFifo>
 800df20:	4603      	mov	r3, r0
 800df22:	2b00      	cmp	r3, #0
 800df24:	d001      	beq.n	800df2a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800df26:	2301      	movs	r3, #1
 800df28:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df30:	461a      	mov	r2, r3
 800df32:	2300      	movs	r3, #0
 800df34:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df3c:	461a      	mov	r2, r3
 800df3e:	2300      	movs	r3, #0
 800df40:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df48:	461a      	mov	r2, r3
 800df4a:	2300      	movs	r3, #0
 800df4c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800df4e:	2300      	movs	r3, #0
 800df50:	613b      	str	r3, [r7, #16]
 800df52:	e043      	b.n	800dfdc <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	015a      	lsls	r2, r3, #5
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	4413      	add	r3, r2
 800df5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800df66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800df6a:	d118      	bne.n	800df9e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800df6c:	693b      	ldr	r3, [r7, #16]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d10a      	bne.n	800df88 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800df72:	693b      	ldr	r3, [r7, #16]
 800df74:	015a      	lsls	r2, r3, #5
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	4413      	add	r3, r2
 800df7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800df7e:	461a      	mov	r2, r3
 800df80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800df84:	6013      	str	r3, [r2, #0]
 800df86:	e013      	b.n	800dfb0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	015a      	lsls	r2, r3, #5
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	4413      	add	r3, r2
 800df90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800df94:	461a      	mov	r2, r3
 800df96:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800df9a:	6013      	str	r3, [r2, #0]
 800df9c:	e008      	b.n	800dfb0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	015a      	lsls	r2, r3, #5
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	4413      	add	r3, r2
 800dfa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dfaa:	461a      	mov	r2, r3
 800dfac:	2300      	movs	r3, #0
 800dfae:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	015a      	lsls	r2, r3, #5
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	4413      	add	r3, r2
 800dfb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dfc2:	693b      	ldr	r3, [r7, #16]
 800dfc4:	015a      	lsls	r2, r3, #5
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	4413      	add	r3, r2
 800dfca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dfce:	461a      	mov	r2, r3
 800dfd0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dfd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dfd6:	693b      	ldr	r3, [r7, #16]
 800dfd8:	3301      	adds	r3, #1
 800dfda:	613b      	str	r3, [r7, #16]
 800dfdc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dfe0:	461a      	mov	r2, r3
 800dfe2:	693b      	ldr	r3, [r7, #16]
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d3b5      	bcc.n	800df54 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dfe8:	2300      	movs	r3, #0
 800dfea:	613b      	str	r3, [r7, #16]
 800dfec:	e043      	b.n	800e076 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	015a      	lsls	r2, r3, #5
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	4413      	add	r3, r2
 800dff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e004:	d118      	bne.n	800e038 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d10a      	bne.n	800e022 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e00c:	693b      	ldr	r3, [r7, #16]
 800e00e:	015a      	lsls	r2, r3, #5
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	4413      	add	r3, r2
 800e014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e018:	461a      	mov	r2, r3
 800e01a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e01e:	6013      	str	r3, [r2, #0]
 800e020:	e013      	b.n	800e04a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e022:	693b      	ldr	r3, [r7, #16]
 800e024:	015a      	lsls	r2, r3, #5
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	4413      	add	r3, r2
 800e02a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e02e:	461a      	mov	r2, r3
 800e030:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e034:	6013      	str	r3, [r2, #0]
 800e036:	e008      	b.n	800e04a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	015a      	lsls	r2, r3, #5
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	4413      	add	r3, r2
 800e040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e044:	461a      	mov	r2, r3
 800e046:	2300      	movs	r3, #0
 800e048:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	015a      	lsls	r2, r3, #5
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	4413      	add	r3, r2
 800e052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e056:	461a      	mov	r2, r3
 800e058:	2300      	movs	r3, #0
 800e05a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	015a      	lsls	r2, r3, #5
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	4413      	add	r3, r2
 800e064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e068:	461a      	mov	r2, r3
 800e06a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e06e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e070:	693b      	ldr	r3, [r7, #16]
 800e072:	3301      	adds	r3, #1
 800e074:	613b      	str	r3, [r7, #16]
 800e076:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e07a:	461a      	mov	r2, r3
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	4293      	cmp	r3, r2
 800e080:	d3b5      	bcc.n	800dfee <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e088:	691b      	ldr	r3, [r3, #16]
 800e08a:	68fa      	ldr	r2, [r7, #12]
 800e08c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e090:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e094:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	2200      	movs	r2, #0
 800e09a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e0a2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e0a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d105      	bne.n	800e0b8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	699b      	ldr	r3, [r3, #24]
 800e0b0:	f043 0210 	orr.w	r2, r3, #16
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	699a      	ldr	r2, [r3, #24]
 800e0bc:	4b10      	ldr	r3, [pc, #64]	@ (800e100 <USB_DevInit+0x2c4>)
 800e0be:	4313      	orrs	r3, r2
 800e0c0:	687a      	ldr	r2, [r7, #4]
 800e0c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e0c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d005      	beq.n	800e0d8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	699b      	ldr	r3, [r3, #24]
 800e0d0:	f043 0208 	orr.w	r2, r3, #8
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e0d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e0dc:	2b01      	cmp	r3, #1
 800e0de:	d107      	bne.n	800e0f0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	699b      	ldr	r3, [r3, #24]
 800e0e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e0e8:	f043 0304 	orr.w	r3, r3, #4
 800e0ec:	687a      	ldr	r2, [r7, #4]
 800e0ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e0f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3718      	adds	r7, #24
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e0fc:	b004      	add	sp, #16
 800e0fe:	4770      	bx	lr
 800e100:	803c3800 	.word	0x803c3800

0800e104 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e104:	b480      	push	{r7}
 800e106:	b085      	sub	sp, #20
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
 800e10c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e10e:	2300      	movs	r3, #0
 800e110:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	3301      	adds	r3, #1
 800e116:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e11e:	d901      	bls.n	800e124 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e120:	2303      	movs	r3, #3
 800e122:	e01b      	b.n	800e15c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	691b      	ldr	r3, [r3, #16]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	daf2      	bge.n	800e112 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e12c:	2300      	movs	r3, #0
 800e12e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	019b      	lsls	r3, r3, #6
 800e134:	f043 0220 	orr.w	r2, r3, #32
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	3301      	adds	r3, #1
 800e140:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e148:	d901      	bls.n	800e14e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e14a:	2303      	movs	r3, #3
 800e14c:	e006      	b.n	800e15c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	691b      	ldr	r3, [r3, #16]
 800e152:	f003 0320 	and.w	r3, r3, #32
 800e156:	2b20      	cmp	r3, #32
 800e158:	d0f0      	beq.n	800e13c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e15a:	2300      	movs	r3, #0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3714      	adds	r7, #20
 800e160:	46bd      	mov	sp, r7
 800e162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e166:	4770      	bx	lr

0800e168 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e168:	b480      	push	{r7}
 800e16a:	b085      	sub	sp, #20
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e170:	2300      	movs	r3, #0
 800e172:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	3301      	adds	r3, #1
 800e178:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e180:	d901      	bls.n	800e186 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e182:	2303      	movs	r3, #3
 800e184:	e018      	b.n	800e1b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	691b      	ldr	r3, [r3, #16]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	daf2      	bge.n	800e174 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e18e:	2300      	movs	r3, #0
 800e190:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2210      	movs	r2, #16
 800e196:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	3301      	adds	r3, #1
 800e19c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e1a4:	d901      	bls.n	800e1aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e1a6:	2303      	movs	r3, #3
 800e1a8:	e006      	b.n	800e1b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	691b      	ldr	r3, [r3, #16]
 800e1ae:	f003 0310 	and.w	r3, r3, #16
 800e1b2:	2b10      	cmp	r3, #16
 800e1b4:	d0f0      	beq.n	800e198 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3714      	adds	r7, #20
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c2:	4770      	bx	lr

0800e1c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b085      	sub	sp, #20
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	460b      	mov	r3, r1
 800e1ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e1da:	681a      	ldr	r2, [r3, #0]
 800e1dc:	78fb      	ldrb	r3, [r7, #3]
 800e1de:	68f9      	ldr	r1, [r7, #12]
 800e1e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e1e4:	4313      	orrs	r3, r2
 800e1e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e1e8:	2300      	movs	r3, #0
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	3714      	adds	r7, #20
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f4:	4770      	bx	lr

0800e1f6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e1f6:	b480      	push	{r7}
 800e1f8:	b087      	sub	sp, #28
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e208:	689b      	ldr	r3, [r3, #8]
 800e20a:	f003 0306 	and.w	r3, r3, #6
 800e20e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d102      	bne.n	800e21c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e216:	2300      	movs	r3, #0
 800e218:	75fb      	strb	r3, [r7, #23]
 800e21a:	e00a      	b.n	800e232 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2b02      	cmp	r3, #2
 800e220:	d002      	beq.n	800e228 <USB_GetDevSpeed+0x32>
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2b06      	cmp	r3, #6
 800e226:	d102      	bne.n	800e22e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e228:	2302      	movs	r3, #2
 800e22a:	75fb      	strb	r3, [r7, #23]
 800e22c:	e001      	b.n	800e232 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e22e:	230f      	movs	r3, #15
 800e230:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e232:	7dfb      	ldrb	r3, [r7, #23]
}
 800e234:	4618      	mov	r0, r3
 800e236:	371c      	adds	r7, #28
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr

0800e240 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e240:	b480      	push	{r7}
 800e242:	b085      	sub	sp, #20
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
 800e248:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	785b      	ldrb	r3, [r3, #1]
 800e258:	2b01      	cmp	r3, #1
 800e25a:	d13a      	bne.n	800e2d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e262:	69da      	ldr	r2, [r3, #28]
 800e264:	683b      	ldr	r3, [r7, #0]
 800e266:	781b      	ldrb	r3, [r3, #0]
 800e268:	f003 030f 	and.w	r3, r3, #15
 800e26c:	2101      	movs	r1, #1
 800e26e:	fa01 f303 	lsl.w	r3, r1, r3
 800e272:	b29b      	uxth	r3, r3
 800e274:	68f9      	ldr	r1, [r7, #12]
 800e276:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e27a:	4313      	orrs	r3, r2
 800e27c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e27e:	68bb      	ldr	r3, [r7, #8]
 800e280:	015a      	lsls	r2, r3, #5
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	4413      	add	r3, r2
 800e286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e290:	2b00      	cmp	r3, #0
 800e292:	d155      	bne.n	800e340 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e294:	68bb      	ldr	r3, [r7, #8]
 800e296:	015a      	lsls	r2, r3, #5
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	4413      	add	r3, r2
 800e29c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e2a0:	681a      	ldr	r2, [r3, #0]
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	689b      	ldr	r3, [r3, #8]
 800e2a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	791b      	ldrb	r3, [r3, #4]
 800e2ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e2b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e2b2:	68bb      	ldr	r3, [r7, #8]
 800e2b4:	059b      	lsls	r3, r3, #22
 800e2b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e2b8:	4313      	orrs	r3, r2
 800e2ba:	68ba      	ldr	r2, [r7, #8]
 800e2bc:	0151      	lsls	r1, r2, #5
 800e2be:	68fa      	ldr	r2, [r7, #12]
 800e2c0:	440a      	add	r2, r1
 800e2c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e2c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e2ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2ce:	6013      	str	r3, [r2, #0]
 800e2d0:	e036      	b.n	800e340 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2d8:	69da      	ldr	r2, [r3, #28]
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	781b      	ldrb	r3, [r3, #0]
 800e2de:	f003 030f 	and.w	r3, r3, #15
 800e2e2:	2101      	movs	r1, #1
 800e2e4:	fa01 f303 	lsl.w	r3, r1, r3
 800e2e8:	041b      	lsls	r3, r3, #16
 800e2ea:	68f9      	ldr	r1, [r7, #12]
 800e2ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e2f0:	4313      	orrs	r3, r2
 800e2f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e2f4:	68bb      	ldr	r3, [r7, #8]
 800e2f6:	015a      	lsls	r2, r3, #5
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	4413      	add	r3, r2
 800e2fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e306:	2b00      	cmp	r3, #0
 800e308:	d11a      	bne.n	800e340 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	015a      	lsls	r2, r3, #5
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	4413      	add	r3, r2
 800e312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e316:	681a      	ldr	r2, [r3, #0]
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	689b      	ldr	r3, [r3, #8]
 800e31c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	791b      	ldrb	r3, [r3, #4]
 800e324:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e326:	430b      	orrs	r3, r1
 800e328:	4313      	orrs	r3, r2
 800e32a:	68ba      	ldr	r2, [r7, #8]
 800e32c:	0151      	lsls	r1, r2, #5
 800e32e:	68fa      	ldr	r2, [r7, #12]
 800e330:	440a      	add	r2, r1
 800e332:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e336:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e33a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e33e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e340:	2300      	movs	r3, #0
}
 800e342:	4618      	mov	r0, r3
 800e344:	3714      	adds	r7, #20
 800e346:	46bd      	mov	sp, r7
 800e348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34c:	4770      	bx	lr
	...

0800e350 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e350:	b480      	push	{r7}
 800e352:	b085      	sub	sp, #20
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e364:	683b      	ldr	r3, [r7, #0]
 800e366:	785b      	ldrb	r3, [r3, #1]
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d161      	bne.n	800e430 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	015a      	lsls	r2, r3, #5
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	4413      	add	r3, r2
 800e374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e37e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e382:	d11f      	bne.n	800e3c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e384:	68bb      	ldr	r3, [r7, #8]
 800e386:	015a      	lsls	r2, r3, #5
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	4413      	add	r3, r2
 800e38c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	68ba      	ldr	r2, [r7, #8]
 800e394:	0151      	lsls	r1, r2, #5
 800e396:	68fa      	ldr	r2, [r7, #12]
 800e398:	440a      	add	r2, r1
 800e39a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e39e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e3a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	015a      	lsls	r2, r3, #5
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	4413      	add	r3, r2
 800e3ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	68ba      	ldr	r2, [r7, #8]
 800e3b4:	0151      	lsls	r1, r2, #5
 800e3b6:	68fa      	ldr	r2, [r7, #12]
 800e3b8:	440a      	add	r2, r1
 800e3ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e3be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e3c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e3ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	f003 030f 	and.w	r3, r3, #15
 800e3d4:	2101      	movs	r1, #1
 800e3d6:	fa01 f303 	lsl.w	r3, r1, r3
 800e3da:	b29b      	uxth	r3, r3
 800e3dc:	43db      	mvns	r3, r3
 800e3de:	68f9      	ldr	r1, [r7, #12]
 800e3e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e3e4:	4013      	ands	r3, r2
 800e3e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e3ee:	69da      	ldr	r2, [r3, #28]
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	781b      	ldrb	r3, [r3, #0]
 800e3f4:	f003 030f 	and.w	r3, r3, #15
 800e3f8:	2101      	movs	r1, #1
 800e3fa:	fa01 f303 	lsl.w	r3, r1, r3
 800e3fe:	b29b      	uxth	r3, r3
 800e400:	43db      	mvns	r3, r3
 800e402:	68f9      	ldr	r1, [r7, #12]
 800e404:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e408:	4013      	ands	r3, r2
 800e40a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	015a      	lsls	r2, r3, #5
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	4413      	add	r3, r2
 800e414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	68bb      	ldr	r3, [r7, #8]
 800e41c:	0159      	lsls	r1, r3, #5
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	440b      	add	r3, r1
 800e422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e426:	4619      	mov	r1, r3
 800e428:	4b35      	ldr	r3, [pc, #212]	@ (800e500 <USB_DeactivateEndpoint+0x1b0>)
 800e42a:	4013      	ands	r3, r2
 800e42c:	600b      	str	r3, [r1, #0]
 800e42e:	e060      	b.n	800e4f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e430:	68bb      	ldr	r3, [r7, #8]
 800e432:	015a      	lsls	r2, r3, #5
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	4413      	add	r3, r2
 800e438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e442:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e446:	d11f      	bne.n	800e488 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	015a      	lsls	r2, r3, #5
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	4413      	add	r3, r2
 800e450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	68ba      	ldr	r2, [r7, #8]
 800e458:	0151      	lsls	r1, r2, #5
 800e45a:	68fa      	ldr	r2, [r7, #12]
 800e45c:	440a      	add	r2, r1
 800e45e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e462:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e466:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e468:	68bb      	ldr	r3, [r7, #8]
 800e46a:	015a      	lsls	r2, r3, #5
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	4413      	add	r3, r2
 800e470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	68ba      	ldr	r2, [r7, #8]
 800e478:	0151      	lsls	r1, r2, #5
 800e47a:	68fa      	ldr	r2, [r7, #12]
 800e47c:	440a      	add	r2, r1
 800e47e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e482:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e486:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e48e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	f003 030f 	and.w	r3, r3, #15
 800e498:	2101      	movs	r1, #1
 800e49a:	fa01 f303 	lsl.w	r3, r1, r3
 800e49e:	041b      	lsls	r3, r3, #16
 800e4a0:	43db      	mvns	r3, r3
 800e4a2:	68f9      	ldr	r1, [r7, #12]
 800e4a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e4a8:	4013      	ands	r3, r2
 800e4aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e4b2:	69da      	ldr	r2, [r3, #28]
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	f003 030f 	and.w	r3, r3, #15
 800e4bc:	2101      	movs	r1, #1
 800e4be:	fa01 f303 	lsl.w	r3, r1, r3
 800e4c2:	041b      	lsls	r3, r3, #16
 800e4c4:	43db      	mvns	r3, r3
 800e4c6:	68f9      	ldr	r1, [r7, #12]
 800e4c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e4cc:	4013      	ands	r3, r2
 800e4ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	015a      	lsls	r2, r3, #5
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	4413      	add	r3, r2
 800e4d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e4dc:	681a      	ldr	r2, [r3, #0]
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	0159      	lsls	r1, r3, #5
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	440b      	add	r3, r1
 800e4e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e4ea:	4619      	mov	r1, r3
 800e4ec:	4b05      	ldr	r3, [pc, #20]	@ (800e504 <USB_DeactivateEndpoint+0x1b4>)
 800e4ee:	4013      	ands	r3, r2
 800e4f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e4f2:	2300      	movs	r3, #0
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3714      	adds	r7, #20
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fe:	4770      	bx	lr
 800e500:	ec337800 	.word	0xec337800
 800e504:	eff37800 	.word	0xeff37800

0800e508 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b08a      	sub	sp, #40	@ 0x28
 800e50c:	af02      	add	r7, sp, #8
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	4613      	mov	r3, r2
 800e514:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	781b      	ldrb	r3, [r3, #0]
 800e51e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	785b      	ldrb	r3, [r3, #1]
 800e524:	2b01      	cmp	r3, #1
 800e526:	f040 817f 	bne.w	800e828 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	691b      	ldr	r3, [r3, #16]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d132      	bne.n	800e598 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e532:	69bb      	ldr	r3, [r7, #24]
 800e534:	015a      	lsls	r2, r3, #5
 800e536:	69fb      	ldr	r3, [r7, #28]
 800e538:	4413      	add	r3, r2
 800e53a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e53e:	691b      	ldr	r3, [r3, #16]
 800e540:	69ba      	ldr	r2, [r7, #24]
 800e542:	0151      	lsls	r1, r2, #5
 800e544:	69fa      	ldr	r2, [r7, #28]
 800e546:	440a      	add	r2, r1
 800e548:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e54c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e550:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e554:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e556:	69bb      	ldr	r3, [r7, #24]
 800e558:	015a      	lsls	r2, r3, #5
 800e55a:	69fb      	ldr	r3, [r7, #28]
 800e55c:	4413      	add	r3, r2
 800e55e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e562:	691b      	ldr	r3, [r3, #16]
 800e564:	69ba      	ldr	r2, [r7, #24]
 800e566:	0151      	lsls	r1, r2, #5
 800e568:	69fa      	ldr	r2, [r7, #28]
 800e56a:	440a      	add	r2, r1
 800e56c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e570:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e574:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e576:	69bb      	ldr	r3, [r7, #24]
 800e578:	015a      	lsls	r2, r3, #5
 800e57a:	69fb      	ldr	r3, [r7, #28]
 800e57c:	4413      	add	r3, r2
 800e57e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e582:	691b      	ldr	r3, [r3, #16]
 800e584:	69ba      	ldr	r2, [r7, #24]
 800e586:	0151      	lsls	r1, r2, #5
 800e588:	69fa      	ldr	r2, [r7, #28]
 800e58a:	440a      	add	r2, r1
 800e58c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e590:	0cdb      	lsrs	r3, r3, #19
 800e592:	04db      	lsls	r3, r3, #19
 800e594:	6113      	str	r3, [r2, #16]
 800e596:	e097      	b.n	800e6c8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e598:	69bb      	ldr	r3, [r7, #24]
 800e59a:	015a      	lsls	r2, r3, #5
 800e59c:	69fb      	ldr	r3, [r7, #28]
 800e59e:	4413      	add	r3, r2
 800e5a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5a4:	691b      	ldr	r3, [r3, #16]
 800e5a6:	69ba      	ldr	r2, [r7, #24]
 800e5a8:	0151      	lsls	r1, r2, #5
 800e5aa:	69fa      	ldr	r2, [r7, #28]
 800e5ac:	440a      	add	r2, r1
 800e5ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e5b2:	0cdb      	lsrs	r3, r3, #19
 800e5b4:	04db      	lsls	r3, r3, #19
 800e5b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e5b8:	69bb      	ldr	r3, [r7, #24]
 800e5ba:	015a      	lsls	r2, r3, #5
 800e5bc:	69fb      	ldr	r3, [r7, #28]
 800e5be:	4413      	add	r3, r2
 800e5c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5c4:	691b      	ldr	r3, [r3, #16]
 800e5c6:	69ba      	ldr	r2, [r7, #24]
 800e5c8:	0151      	lsls	r1, r2, #5
 800e5ca:	69fa      	ldr	r2, [r7, #28]
 800e5cc:	440a      	add	r2, r1
 800e5ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e5d2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e5d6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e5da:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800e5dc:	69bb      	ldr	r3, [r7, #24]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d11a      	bne.n	800e618 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800e5e2:	68bb      	ldr	r3, [r7, #8]
 800e5e4:	691a      	ldr	r2, [r3, #16]
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	689b      	ldr	r3, [r3, #8]
 800e5ea:	429a      	cmp	r2, r3
 800e5ec:	d903      	bls.n	800e5f6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800e5ee:	68bb      	ldr	r3, [r7, #8]
 800e5f0:	689a      	ldr	r2, [r3, #8]
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e5f6:	69bb      	ldr	r3, [r7, #24]
 800e5f8:	015a      	lsls	r2, r3, #5
 800e5fa:	69fb      	ldr	r3, [r7, #28]
 800e5fc:	4413      	add	r3, r2
 800e5fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e602:	691b      	ldr	r3, [r3, #16]
 800e604:	69ba      	ldr	r2, [r7, #24]
 800e606:	0151      	lsls	r1, r2, #5
 800e608:	69fa      	ldr	r2, [r7, #28]
 800e60a:	440a      	add	r2, r1
 800e60c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e610:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e614:	6113      	str	r3, [r2, #16]
 800e616:	e044      	b.n	800e6a2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e618:	68bb      	ldr	r3, [r7, #8]
 800e61a:	691a      	ldr	r2, [r3, #16]
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	689b      	ldr	r3, [r3, #8]
 800e620:	4413      	add	r3, r2
 800e622:	1e5a      	subs	r2, r3, #1
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	689b      	ldr	r3, [r3, #8]
 800e628:	fbb2 f3f3 	udiv	r3, r2, r3
 800e62c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	015a      	lsls	r2, r3, #5
 800e632:	69fb      	ldr	r3, [r7, #28]
 800e634:	4413      	add	r3, r2
 800e636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e63a:	691a      	ldr	r2, [r3, #16]
 800e63c:	8afb      	ldrh	r3, [r7, #22]
 800e63e:	04d9      	lsls	r1, r3, #19
 800e640:	4ba4      	ldr	r3, [pc, #656]	@ (800e8d4 <USB_EPStartXfer+0x3cc>)
 800e642:	400b      	ands	r3, r1
 800e644:	69b9      	ldr	r1, [r7, #24]
 800e646:	0148      	lsls	r0, r1, #5
 800e648:	69f9      	ldr	r1, [r7, #28]
 800e64a:	4401      	add	r1, r0
 800e64c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e650:	4313      	orrs	r3, r2
 800e652:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	791b      	ldrb	r3, [r3, #4]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d122      	bne.n	800e6a2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e65c:	69bb      	ldr	r3, [r7, #24]
 800e65e:	015a      	lsls	r2, r3, #5
 800e660:	69fb      	ldr	r3, [r7, #28]
 800e662:	4413      	add	r3, r2
 800e664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e668:	691b      	ldr	r3, [r3, #16]
 800e66a:	69ba      	ldr	r2, [r7, #24]
 800e66c:	0151      	lsls	r1, r2, #5
 800e66e:	69fa      	ldr	r2, [r7, #28]
 800e670:	440a      	add	r2, r1
 800e672:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e676:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800e67a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800e67c:	69bb      	ldr	r3, [r7, #24]
 800e67e:	015a      	lsls	r2, r3, #5
 800e680:	69fb      	ldr	r3, [r7, #28]
 800e682:	4413      	add	r3, r2
 800e684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e688:	691a      	ldr	r2, [r3, #16]
 800e68a:	8afb      	ldrh	r3, [r7, #22]
 800e68c:	075b      	lsls	r3, r3, #29
 800e68e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800e692:	69b9      	ldr	r1, [r7, #24]
 800e694:	0148      	lsls	r0, r1, #5
 800e696:	69f9      	ldr	r1, [r7, #28]
 800e698:	4401      	add	r1, r0
 800e69a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e69e:	4313      	orrs	r3, r2
 800e6a0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e6a2:	69bb      	ldr	r3, [r7, #24]
 800e6a4:	015a      	lsls	r2, r3, #5
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	4413      	add	r3, r2
 800e6aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6ae:	691a      	ldr	r2, [r3, #16]
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	691b      	ldr	r3, [r3, #16]
 800e6b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e6b8:	69b9      	ldr	r1, [r7, #24]
 800e6ba:	0148      	lsls	r0, r1, #5
 800e6bc:	69f9      	ldr	r1, [r7, #28]
 800e6be:	4401      	add	r1, r0
 800e6c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e6c8:	79fb      	ldrb	r3, [r7, #7]
 800e6ca:	2b01      	cmp	r3, #1
 800e6cc:	d14b      	bne.n	800e766 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e6ce:	68bb      	ldr	r3, [r7, #8]
 800e6d0:	69db      	ldr	r3, [r3, #28]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d009      	beq.n	800e6ea <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e6d6:	69bb      	ldr	r3, [r7, #24]
 800e6d8:	015a      	lsls	r2, r3, #5
 800e6da:	69fb      	ldr	r3, [r7, #28]
 800e6dc:	4413      	add	r3, r2
 800e6de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	69db      	ldr	r3, [r3, #28]
 800e6e8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	791b      	ldrb	r3, [r3, #4]
 800e6ee:	2b01      	cmp	r3, #1
 800e6f0:	d128      	bne.n	800e744 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e6f2:	69fb      	ldr	r3, [r7, #28]
 800e6f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6f8:	689b      	ldr	r3, [r3, #8]
 800e6fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d110      	bne.n	800e724 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e702:	69bb      	ldr	r3, [r7, #24]
 800e704:	015a      	lsls	r2, r3, #5
 800e706:	69fb      	ldr	r3, [r7, #28]
 800e708:	4413      	add	r3, r2
 800e70a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	69ba      	ldr	r2, [r7, #24]
 800e712:	0151      	lsls	r1, r2, #5
 800e714:	69fa      	ldr	r2, [r7, #28]
 800e716:	440a      	add	r2, r1
 800e718:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e71c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e720:	6013      	str	r3, [r2, #0]
 800e722:	e00f      	b.n	800e744 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e724:	69bb      	ldr	r3, [r7, #24]
 800e726:	015a      	lsls	r2, r3, #5
 800e728:	69fb      	ldr	r3, [r7, #28]
 800e72a:	4413      	add	r3, r2
 800e72c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	69ba      	ldr	r2, [r7, #24]
 800e734:	0151      	lsls	r1, r2, #5
 800e736:	69fa      	ldr	r2, [r7, #28]
 800e738:	440a      	add	r2, r1
 800e73a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e73e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e742:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e744:	69bb      	ldr	r3, [r7, #24]
 800e746:	015a      	lsls	r2, r3, #5
 800e748:	69fb      	ldr	r3, [r7, #28]
 800e74a:	4413      	add	r3, r2
 800e74c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	69ba      	ldr	r2, [r7, #24]
 800e754:	0151      	lsls	r1, r2, #5
 800e756:	69fa      	ldr	r2, [r7, #28]
 800e758:	440a      	add	r2, r1
 800e75a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e75e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e762:	6013      	str	r3, [r2, #0]
 800e764:	e166      	b.n	800ea34 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e766:	69bb      	ldr	r3, [r7, #24]
 800e768:	015a      	lsls	r2, r3, #5
 800e76a:	69fb      	ldr	r3, [r7, #28]
 800e76c:	4413      	add	r3, r2
 800e76e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	69ba      	ldr	r2, [r7, #24]
 800e776:	0151      	lsls	r1, r2, #5
 800e778:	69fa      	ldr	r2, [r7, #28]
 800e77a:	440a      	add	r2, r1
 800e77c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e780:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e784:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	791b      	ldrb	r3, [r3, #4]
 800e78a:	2b01      	cmp	r3, #1
 800e78c:	d015      	beq.n	800e7ba <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e78e:	68bb      	ldr	r3, [r7, #8]
 800e790:	691b      	ldr	r3, [r3, #16]
 800e792:	2b00      	cmp	r3, #0
 800e794:	f000 814e 	beq.w	800ea34 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e798:	69fb      	ldr	r3, [r7, #28]
 800e79a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e79e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	781b      	ldrb	r3, [r3, #0]
 800e7a4:	f003 030f 	and.w	r3, r3, #15
 800e7a8:	2101      	movs	r1, #1
 800e7aa:	fa01 f303 	lsl.w	r3, r1, r3
 800e7ae:	69f9      	ldr	r1, [r7, #28]
 800e7b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	634b      	str	r3, [r1, #52]	@ 0x34
 800e7b8:	e13c      	b.n	800ea34 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e7ba:	69fb      	ldr	r3, [r7, #28]
 800e7bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d110      	bne.n	800e7ec <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e7ca:	69bb      	ldr	r3, [r7, #24]
 800e7cc:	015a      	lsls	r2, r3, #5
 800e7ce:	69fb      	ldr	r3, [r7, #28]
 800e7d0:	4413      	add	r3, r2
 800e7d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	69ba      	ldr	r2, [r7, #24]
 800e7da:	0151      	lsls	r1, r2, #5
 800e7dc:	69fa      	ldr	r2, [r7, #28]
 800e7de:	440a      	add	r2, r1
 800e7e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e7e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e7e8:	6013      	str	r3, [r2, #0]
 800e7ea:	e00f      	b.n	800e80c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e7ec:	69bb      	ldr	r3, [r7, #24]
 800e7ee:	015a      	lsls	r2, r3, #5
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	4413      	add	r3, r2
 800e7f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	69ba      	ldr	r2, [r7, #24]
 800e7fc:	0151      	lsls	r1, r2, #5
 800e7fe:	69fa      	ldr	r2, [r7, #28]
 800e800:	440a      	add	r2, r1
 800e802:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e806:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e80a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	68d9      	ldr	r1, [r3, #12]
 800e810:	68bb      	ldr	r3, [r7, #8]
 800e812:	781a      	ldrb	r2, [r3, #0]
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	691b      	ldr	r3, [r3, #16]
 800e818:	b298      	uxth	r0, r3
 800e81a:	79fb      	ldrb	r3, [r7, #7]
 800e81c:	9300      	str	r3, [sp, #0]
 800e81e:	4603      	mov	r3, r0
 800e820:	68f8      	ldr	r0, [r7, #12]
 800e822:	f000 f9b9 	bl	800eb98 <USB_WritePacket>
 800e826:	e105      	b.n	800ea34 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e828:	69bb      	ldr	r3, [r7, #24]
 800e82a:	015a      	lsls	r2, r3, #5
 800e82c:	69fb      	ldr	r3, [r7, #28]
 800e82e:	4413      	add	r3, r2
 800e830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e834:	691b      	ldr	r3, [r3, #16]
 800e836:	69ba      	ldr	r2, [r7, #24]
 800e838:	0151      	lsls	r1, r2, #5
 800e83a:	69fa      	ldr	r2, [r7, #28]
 800e83c:	440a      	add	r2, r1
 800e83e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e842:	0cdb      	lsrs	r3, r3, #19
 800e844:	04db      	lsls	r3, r3, #19
 800e846:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e848:	69bb      	ldr	r3, [r7, #24]
 800e84a:	015a      	lsls	r2, r3, #5
 800e84c:	69fb      	ldr	r3, [r7, #28]
 800e84e:	4413      	add	r3, r2
 800e850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e854:	691b      	ldr	r3, [r3, #16]
 800e856:	69ba      	ldr	r2, [r7, #24]
 800e858:	0151      	lsls	r1, r2, #5
 800e85a:	69fa      	ldr	r2, [r7, #28]
 800e85c:	440a      	add	r2, r1
 800e85e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e862:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e866:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e86a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800e86c:	69bb      	ldr	r3, [r7, #24]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d132      	bne.n	800e8d8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	691b      	ldr	r3, [r3, #16]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d003      	beq.n	800e882 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	689a      	ldr	r2, [r3, #8]
 800e87e:	68bb      	ldr	r3, [r7, #8]
 800e880:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	689a      	ldr	r2, [r3, #8]
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800e88a:	69bb      	ldr	r3, [r7, #24]
 800e88c:	015a      	lsls	r2, r3, #5
 800e88e:	69fb      	ldr	r3, [r7, #28]
 800e890:	4413      	add	r3, r2
 800e892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e896:	691a      	ldr	r2, [r3, #16]
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	6a1b      	ldr	r3, [r3, #32]
 800e89c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e8a0:	69b9      	ldr	r1, [r7, #24]
 800e8a2:	0148      	lsls	r0, r1, #5
 800e8a4:	69f9      	ldr	r1, [r7, #28]
 800e8a6:	4401      	add	r1, r0
 800e8a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e8b0:	69bb      	ldr	r3, [r7, #24]
 800e8b2:	015a      	lsls	r2, r3, #5
 800e8b4:	69fb      	ldr	r3, [r7, #28]
 800e8b6:	4413      	add	r3, r2
 800e8b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8bc:	691b      	ldr	r3, [r3, #16]
 800e8be:	69ba      	ldr	r2, [r7, #24]
 800e8c0:	0151      	lsls	r1, r2, #5
 800e8c2:	69fa      	ldr	r2, [r7, #28]
 800e8c4:	440a      	add	r2, r1
 800e8c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e8ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e8ce:	6113      	str	r3, [r2, #16]
 800e8d0:	e062      	b.n	800e998 <USB_EPStartXfer+0x490>
 800e8d2:	bf00      	nop
 800e8d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	691b      	ldr	r3, [r3, #16]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d123      	bne.n	800e928 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e8e0:	69bb      	ldr	r3, [r7, #24]
 800e8e2:	015a      	lsls	r2, r3, #5
 800e8e4:	69fb      	ldr	r3, [r7, #28]
 800e8e6:	4413      	add	r3, r2
 800e8e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8ec:	691a      	ldr	r2, [r3, #16]
 800e8ee:	68bb      	ldr	r3, [r7, #8]
 800e8f0:	689b      	ldr	r3, [r3, #8]
 800e8f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e8f6:	69b9      	ldr	r1, [r7, #24]
 800e8f8:	0148      	lsls	r0, r1, #5
 800e8fa:	69f9      	ldr	r1, [r7, #28]
 800e8fc:	4401      	add	r1, r0
 800e8fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e902:	4313      	orrs	r3, r2
 800e904:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e906:	69bb      	ldr	r3, [r7, #24]
 800e908:	015a      	lsls	r2, r3, #5
 800e90a:	69fb      	ldr	r3, [r7, #28]
 800e90c:	4413      	add	r3, r2
 800e90e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	69ba      	ldr	r2, [r7, #24]
 800e916:	0151      	lsls	r1, r2, #5
 800e918:	69fa      	ldr	r2, [r7, #28]
 800e91a:	440a      	add	r2, r1
 800e91c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e920:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e924:	6113      	str	r3, [r2, #16]
 800e926:	e037      	b.n	800e998 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	691a      	ldr	r2, [r3, #16]
 800e92c:	68bb      	ldr	r3, [r7, #8]
 800e92e:	689b      	ldr	r3, [r3, #8]
 800e930:	4413      	add	r3, r2
 800e932:	1e5a      	subs	r2, r3, #1
 800e934:	68bb      	ldr	r3, [r7, #8]
 800e936:	689b      	ldr	r3, [r3, #8]
 800e938:	fbb2 f3f3 	udiv	r3, r2, r3
 800e93c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	689b      	ldr	r3, [r3, #8]
 800e942:	8afa      	ldrh	r2, [r7, #22]
 800e944:	fb03 f202 	mul.w	r2, r3, r2
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e94c:	69bb      	ldr	r3, [r7, #24]
 800e94e:	015a      	lsls	r2, r3, #5
 800e950:	69fb      	ldr	r3, [r7, #28]
 800e952:	4413      	add	r3, r2
 800e954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e958:	691a      	ldr	r2, [r3, #16]
 800e95a:	8afb      	ldrh	r3, [r7, #22]
 800e95c:	04d9      	lsls	r1, r3, #19
 800e95e:	4b38      	ldr	r3, [pc, #224]	@ (800ea40 <USB_EPStartXfer+0x538>)
 800e960:	400b      	ands	r3, r1
 800e962:	69b9      	ldr	r1, [r7, #24]
 800e964:	0148      	lsls	r0, r1, #5
 800e966:	69f9      	ldr	r1, [r7, #28]
 800e968:	4401      	add	r1, r0
 800e96a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e96e:	4313      	orrs	r3, r2
 800e970:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800e972:	69bb      	ldr	r3, [r7, #24]
 800e974:	015a      	lsls	r2, r3, #5
 800e976:	69fb      	ldr	r3, [r7, #28]
 800e978:	4413      	add	r3, r2
 800e97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e97e:	691a      	ldr	r2, [r3, #16]
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	6a1b      	ldr	r3, [r3, #32]
 800e984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e988:	69b9      	ldr	r1, [r7, #24]
 800e98a:	0148      	lsls	r0, r1, #5
 800e98c:	69f9      	ldr	r1, [r7, #28]
 800e98e:	4401      	add	r1, r0
 800e990:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e994:	4313      	orrs	r3, r2
 800e996:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800e998:	79fb      	ldrb	r3, [r7, #7]
 800e99a:	2b01      	cmp	r3, #1
 800e99c:	d10d      	bne.n	800e9ba <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	68db      	ldr	r3, [r3, #12]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d009      	beq.n	800e9ba <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	68d9      	ldr	r1, [r3, #12]
 800e9aa:	69bb      	ldr	r3, [r7, #24]
 800e9ac:	015a      	lsls	r2, r3, #5
 800e9ae:	69fb      	ldr	r3, [r7, #28]
 800e9b0:	4413      	add	r3, r2
 800e9b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9b6:	460a      	mov	r2, r1
 800e9b8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e9ba:	68bb      	ldr	r3, [r7, #8]
 800e9bc:	791b      	ldrb	r3, [r3, #4]
 800e9be:	2b01      	cmp	r3, #1
 800e9c0:	d128      	bne.n	800ea14 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e9c2:	69fb      	ldr	r3, [r7, #28]
 800e9c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9c8:	689b      	ldr	r3, [r3, #8]
 800e9ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d110      	bne.n	800e9f4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e9d2:	69bb      	ldr	r3, [r7, #24]
 800e9d4:	015a      	lsls	r2, r3, #5
 800e9d6:	69fb      	ldr	r3, [r7, #28]
 800e9d8:	4413      	add	r3, r2
 800e9da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	69ba      	ldr	r2, [r7, #24]
 800e9e2:	0151      	lsls	r1, r2, #5
 800e9e4:	69fa      	ldr	r2, [r7, #28]
 800e9e6:	440a      	add	r2, r1
 800e9e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e9ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e9f0:	6013      	str	r3, [r2, #0]
 800e9f2:	e00f      	b.n	800ea14 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e9f4:	69bb      	ldr	r3, [r7, #24]
 800e9f6:	015a      	lsls	r2, r3, #5
 800e9f8:	69fb      	ldr	r3, [r7, #28]
 800e9fa:	4413      	add	r3, r2
 800e9fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	69ba      	ldr	r2, [r7, #24]
 800ea04:	0151      	lsls	r1, r2, #5
 800ea06:	69fa      	ldr	r2, [r7, #28]
 800ea08:	440a      	add	r2, r1
 800ea0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ea12:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ea14:	69bb      	ldr	r3, [r7, #24]
 800ea16:	015a      	lsls	r2, r3, #5
 800ea18:	69fb      	ldr	r3, [r7, #28]
 800ea1a:	4413      	add	r3, r2
 800ea1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	69ba      	ldr	r2, [r7, #24]
 800ea24:	0151      	lsls	r1, r2, #5
 800ea26:	69fa      	ldr	r2, [r7, #28]
 800ea28:	440a      	add	r2, r1
 800ea2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea2e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ea32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ea34:	2300      	movs	r3, #0
}
 800ea36:	4618      	mov	r0, r3
 800ea38:	3720      	adds	r7, #32
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	bd80      	pop	{r7, pc}
 800ea3e:	bf00      	nop
 800ea40:	1ff80000 	.word	0x1ff80000

0800ea44 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ea44:	b480      	push	{r7}
 800ea46:	b087      	sub	sp, #28
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ea52:	2300      	movs	r3, #0
 800ea54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	785b      	ldrb	r3, [r3, #1]
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d14a      	bne.n	800eaf8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	781b      	ldrb	r3, [r3, #0]
 800ea66:	015a      	lsls	r2, r3, #5
 800ea68:	693b      	ldr	r3, [r7, #16]
 800ea6a:	4413      	add	r3, r2
 800ea6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea7a:	f040 8086 	bne.w	800eb8a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	781b      	ldrb	r3, [r3, #0]
 800ea82:	015a      	lsls	r2, r3, #5
 800ea84:	693b      	ldr	r3, [r7, #16]
 800ea86:	4413      	add	r3, r2
 800ea88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	683a      	ldr	r2, [r7, #0]
 800ea90:	7812      	ldrb	r2, [r2, #0]
 800ea92:	0151      	lsls	r1, r2, #5
 800ea94:	693a      	ldr	r2, [r7, #16]
 800ea96:	440a      	add	r2, r1
 800ea98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eaa0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	015a      	lsls	r2, r3, #5
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	4413      	add	r3, r2
 800eaac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	683a      	ldr	r2, [r7, #0]
 800eab4:	7812      	ldrb	r2, [r2, #0]
 800eab6:	0151      	lsls	r1, r2, #5
 800eab8:	693a      	ldr	r2, [r7, #16]
 800eaba:	440a      	add	r2, r1
 800eabc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eac0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eac4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	3301      	adds	r3, #1
 800eaca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ead2:	4293      	cmp	r3, r2
 800ead4:	d902      	bls.n	800eadc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ead6:	2301      	movs	r3, #1
 800ead8:	75fb      	strb	r3, [r7, #23]
          break;
 800eada:	e056      	b.n	800eb8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800eadc:	683b      	ldr	r3, [r7, #0]
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	015a      	lsls	r2, r3, #5
 800eae2:	693b      	ldr	r3, [r7, #16]
 800eae4:	4413      	add	r3, r2
 800eae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eaf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eaf4:	d0e7      	beq.n	800eac6 <USB_EPStopXfer+0x82>
 800eaf6:	e048      	b.n	800eb8a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	015a      	lsls	r2, r3, #5
 800eafe:	693b      	ldr	r3, [r7, #16]
 800eb00:	4413      	add	r3, r2
 800eb02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb10:	d13b      	bne.n	800eb8a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	781b      	ldrb	r3, [r3, #0]
 800eb16:	015a      	lsls	r2, r3, #5
 800eb18:	693b      	ldr	r3, [r7, #16]
 800eb1a:	4413      	add	r3, r2
 800eb1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	683a      	ldr	r2, [r7, #0]
 800eb24:	7812      	ldrb	r2, [r2, #0]
 800eb26:	0151      	lsls	r1, r2, #5
 800eb28:	693a      	ldr	r2, [r7, #16]
 800eb2a:	440a      	add	r2, r1
 800eb2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eb34:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	781b      	ldrb	r3, [r3, #0]
 800eb3a:	015a      	lsls	r2, r3, #5
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	4413      	add	r3, r2
 800eb40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	683a      	ldr	r2, [r7, #0]
 800eb48:	7812      	ldrb	r2, [r2, #0]
 800eb4a:	0151      	lsls	r1, r2, #5
 800eb4c:	693a      	ldr	r2, [r7, #16]
 800eb4e:	440a      	add	r2, r1
 800eb50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb58:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	3301      	adds	r3, #1
 800eb5e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f242 7210 	movw	r2, #10000	@ 0x2710
 800eb66:	4293      	cmp	r3, r2
 800eb68:	d902      	bls.n	800eb70 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	75fb      	strb	r3, [r7, #23]
          break;
 800eb6e:	e00c      	b.n	800eb8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	015a      	lsls	r2, r3, #5
 800eb76:	693b      	ldr	r3, [r7, #16]
 800eb78:	4413      	add	r3, r2
 800eb7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb88:	d0e7      	beq.n	800eb5a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800eb8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	371c      	adds	r7, #28
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr

0800eb98 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b089      	sub	sp, #36	@ 0x24
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	60f8      	str	r0, [r7, #12]
 800eba0:	60b9      	str	r1, [r7, #8]
 800eba2:	4611      	mov	r1, r2
 800eba4:	461a      	mov	r2, r3
 800eba6:	460b      	mov	r3, r1
 800eba8:	71fb      	strb	r3, [r7, #7]
 800ebaa:	4613      	mov	r3, r2
 800ebac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ebb2:	68bb      	ldr	r3, [r7, #8]
 800ebb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ebb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d123      	bne.n	800ec06 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ebbe:	88bb      	ldrh	r3, [r7, #4]
 800ebc0:	3303      	adds	r3, #3
 800ebc2:	089b      	lsrs	r3, r3, #2
 800ebc4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	61bb      	str	r3, [r7, #24]
 800ebca:	e018      	b.n	800ebfe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ebcc:	79fb      	ldrb	r3, [r7, #7]
 800ebce:	031a      	lsls	r2, r3, #12
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	4413      	add	r3, r2
 800ebd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ebd8:	461a      	mov	r2, r3
 800ebda:	69fb      	ldr	r3, [r7, #28]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ebe0:	69fb      	ldr	r3, [r7, #28]
 800ebe2:	3301      	adds	r3, #1
 800ebe4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ebe6:	69fb      	ldr	r3, [r7, #28]
 800ebe8:	3301      	adds	r3, #1
 800ebea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	3301      	adds	r3, #1
 800ebf0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ebf2:	69fb      	ldr	r3, [r7, #28]
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ebf8:	69bb      	ldr	r3, [r7, #24]
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	61bb      	str	r3, [r7, #24]
 800ebfe:	69ba      	ldr	r2, [r7, #24]
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	429a      	cmp	r2, r3
 800ec04:	d3e2      	bcc.n	800ebcc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ec06:	2300      	movs	r3, #0
}
 800ec08:	4618      	mov	r0, r3
 800ec0a:	3724      	adds	r7, #36	@ 0x24
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec12:	4770      	bx	lr

0800ec14 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b08b      	sub	sp, #44	@ 0x2c
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	60f8      	str	r0, [r7, #12]
 800ec1c:	60b9      	str	r1, [r7, #8]
 800ec1e:	4613      	mov	r3, r2
 800ec20:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ec26:	68bb      	ldr	r3, [r7, #8]
 800ec28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ec2a:	88fb      	ldrh	r3, [r7, #6]
 800ec2c:	089b      	lsrs	r3, r3, #2
 800ec2e:	b29b      	uxth	r3, r3
 800ec30:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ec32:	88fb      	ldrh	r3, [r7, #6]
 800ec34:	f003 0303 	and.w	r3, r3, #3
 800ec38:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	623b      	str	r3, [r7, #32]
 800ec3e:	e014      	b.n	800ec6a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ec40:	69bb      	ldr	r3, [r7, #24]
 800ec42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec46:	681a      	ldr	r2, [r3, #0]
 800ec48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec4a:	601a      	str	r2, [r3, #0]
    pDest++;
 800ec4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec4e:	3301      	adds	r3, #1
 800ec50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ec52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec54:	3301      	adds	r3, #1
 800ec56:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ec58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ec5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec60:	3301      	adds	r3, #1
 800ec62:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800ec64:	6a3b      	ldr	r3, [r7, #32]
 800ec66:	3301      	adds	r3, #1
 800ec68:	623b      	str	r3, [r7, #32]
 800ec6a:	6a3a      	ldr	r2, [r7, #32]
 800ec6c:	697b      	ldr	r3, [r7, #20]
 800ec6e:	429a      	cmp	r2, r3
 800ec70:	d3e6      	bcc.n	800ec40 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ec72:	8bfb      	ldrh	r3, [r7, #30]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d01e      	beq.n	800ecb6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ec7c:	69bb      	ldr	r3, [r7, #24]
 800ec7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec82:	461a      	mov	r2, r3
 800ec84:	f107 0310 	add.w	r3, r7, #16
 800ec88:	6812      	ldr	r2, [r2, #0]
 800ec8a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ec8c:	693a      	ldr	r2, [r7, #16]
 800ec8e:	6a3b      	ldr	r3, [r7, #32]
 800ec90:	b2db      	uxtb	r3, r3
 800ec92:	00db      	lsls	r3, r3, #3
 800ec94:	fa22 f303 	lsr.w	r3, r2, r3
 800ec98:	b2da      	uxtb	r2, r3
 800ec9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec9c:	701a      	strb	r2, [r3, #0]
      i++;
 800ec9e:	6a3b      	ldr	r3, [r7, #32]
 800eca0:	3301      	adds	r3, #1
 800eca2:	623b      	str	r3, [r7, #32]
      pDest++;
 800eca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eca6:	3301      	adds	r3, #1
 800eca8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ecaa:	8bfb      	ldrh	r3, [r7, #30]
 800ecac:	3b01      	subs	r3, #1
 800ecae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ecb0:	8bfb      	ldrh	r3, [r7, #30]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d1ea      	bne.n	800ec8c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ecb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	372c      	adds	r7, #44	@ 0x2c
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc2:	4770      	bx	lr

0800ecc4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	b085      	sub	sp, #20
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
 800eccc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	785b      	ldrb	r3, [r3, #1]
 800ecdc:	2b01      	cmp	r3, #1
 800ecde:	d12c      	bne.n	800ed3a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	015a      	lsls	r2, r3, #5
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	4413      	add	r3, r2
 800ece8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	db12      	blt.n	800ed18 <USB_EPSetStall+0x54>
 800ecf2:	68bb      	ldr	r3, [r7, #8]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d00f      	beq.n	800ed18 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	015a      	lsls	r2, r3, #5
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	4413      	add	r3, r2
 800ed00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	68ba      	ldr	r2, [r7, #8]
 800ed08:	0151      	lsls	r1, r2, #5
 800ed0a:	68fa      	ldr	r2, [r7, #12]
 800ed0c:	440a      	add	r2, r1
 800ed0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed12:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ed16:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	015a      	lsls	r2, r3, #5
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	4413      	add	r3, r2
 800ed20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	68ba      	ldr	r2, [r7, #8]
 800ed28:	0151      	lsls	r1, r2, #5
 800ed2a:	68fa      	ldr	r2, [r7, #12]
 800ed2c:	440a      	add	r2, r1
 800ed2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ed36:	6013      	str	r3, [r2, #0]
 800ed38:	e02b      	b.n	800ed92 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ed3a:	68bb      	ldr	r3, [r7, #8]
 800ed3c:	015a      	lsls	r2, r3, #5
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	4413      	add	r3, r2
 800ed42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	db12      	blt.n	800ed72 <USB_EPSetStall+0xae>
 800ed4c:	68bb      	ldr	r3, [r7, #8]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d00f      	beq.n	800ed72 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	015a      	lsls	r2, r3, #5
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	4413      	add	r3, r2
 800ed5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	68ba      	ldr	r2, [r7, #8]
 800ed62:	0151      	lsls	r1, r2, #5
 800ed64:	68fa      	ldr	r2, [r7, #12]
 800ed66:	440a      	add	r2, r1
 800ed68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ed70:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	015a      	lsls	r2, r3, #5
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	4413      	add	r3, r2
 800ed7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	68ba      	ldr	r2, [r7, #8]
 800ed82:	0151      	lsls	r1, r2, #5
 800ed84:	68fa      	ldr	r2, [r7, #12]
 800ed86:	440a      	add	r2, r1
 800ed88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ed90:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ed92:	2300      	movs	r3, #0
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	3714      	adds	r7, #20
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9e:	4770      	bx	lr

0800eda0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b085      	sub	sp, #20
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	785b      	ldrb	r3, [r3, #1]
 800edb8:	2b01      	cmp	r3, #1
 800edba:	d128      	bne.n	800ee0e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	015a      	lsls	r2, r3, #5
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	4413      	add	r3, r2
 800edc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	68ba      	ldr	r2, [r7, #8]
 800edcc:	0151      	lsls	r1, r2, #5
 800edce:	68fa      	ldr	r2, [r7, #12]
 800edd0:	440a      	add	r2, r1
 800edd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800edd6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800edda:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	791b      	ldrb	r3, [r3, #4]
 800ede0:	2b03      	cmp	r3, #3
 800ede2:	d003      	beq.n	800edec <USB_EPClearStall+0x4c>
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	791b      	ldrb	r3, [r3, #4]
 800ede8:	2b02      	cmp	r3, #2
 800edea:	d138      	bne.n	800ee5e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	015a      	lsls	r2, r3, #5
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	4413      	add	r3, r2
 800edf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	68ba      	ldr	r2, [r7, #8]
 800edfc:	0151      	lsls	r1, r2, #5
 800edfe:	68fa      	ldr	r2, [r7, #12]
 800ee00:	440a      	add	r2, r1
 800ee02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ee0a:	6013      	str	r3, [r2, #0]
 800ee0c:	e027      	b.n	800ee5e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	015a      	lsls	r2, r3, #5
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	4413      	add	r3, r2
 800ee16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	68ba      	ldr	r2, [r7, #8]
 800ee1e:	0151      	lsls	r1, r2, #5
 800ee20:	68fa      	ldr	r2, [r7, #12]
 800ee22:	440a      	add	r2, r1
 800ee24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ee28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ee2c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	791b      	ldrb	r3, [r3, #4]
 800ee32:	2b03      	cmp	r3, #3
 800ee34:	d003      	beq.n	800ee3e <USB_EPClearStall+0x9e>
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	791b      	ldrb	r3, [r3, #4]
 800ee3a:	2b02      	cmp	r3, #2
 800ee3c:	d10f      	bne.n	800ee5e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ee3e:	68bb      	ldr	r3, [r7, #8]
 800ee40:	015a      	lsls	r2, r3, #5
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	4413      	add	r3, r2
 800ee46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	68ba      	ldr	r2, [r7, #8]
 800ee4e:	0151      	lsls	r1, r2, #5
 800ee50:	68fa      	ldr	r2, [r7, #12]
 800ee52:	440a      	add	r2, r1
 800ee54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ee58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ee5c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ee5e:	2300      	movs	r3, #0
}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3714      	adds	r7, #20
 800ee64:	46bd      	mov	sp, r7
 800ee66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6a:	4770      	bx	lr

0800ee6c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b085      	sub	sp, #20
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
 800ee74:	460b      	mov	r3, r1
 800ee76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	68fa      	ldr	r2, [r7, #12]
 800ee86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ee8a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ee8e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee96:	681a      	ldr	r2, [r3, #0]
 800ee98:	78fb      	ldrb	r3, [r7, #3]
 800ee9a:	011b      	lsls	r3, r3, #4
 800ee9c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800eea0:	68f9      	ldr	r1, [r7, #12]
 800eea2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eea6:	4313      	orrs	r3, r2
 800eea8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800eeaa:	2300      	movs	r3, #0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3714      	adds	r7, #20
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb6:	4770      	bx	lr

0800eeb8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800eeb8:	b480      	push	{r7}
 800eeba:	b085      	sub	sp, #20
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	68fa      	ldr	r2, [r7, #12]
 800eece:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800eed2:	f023 0303 	bic.w	r3, r3, #3
 800eed6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eede:	685b      	ldr	r3, [r3, #4]
 800eee0:	68fa      	ldr	r2, [r7, #12]
 800eee2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eee6:	f023 0302 	bic.w	r3, r3, #2
 800eeea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eeec:	2300      	movs	r3, #0
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3714      	adds	r7, #20
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr

0800eefa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800eefa:	b480      	push	{r7}
 800eefc:	b085      	sub	sp, #20
 800eefe:	af00      	add	r7, sp, #0
 800ef00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	68fa      	ldr	r2, [r7, #12]
 800ef10:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ef14:	f023 0303 	bic.w	r3, r3, #3
 800ef18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef20:	685b      	ldr	r3, [r3, #4]
 800ef22:	68fa      	ldr	r2, [r7, #12]
 800ef24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ef28:	f043 0302 	orr.w	r3, r3, #2
 800ef2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ef2e:	2300      	movs	r3, #0
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3714      	adds	r7, #20
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr

0800ef3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b085      	sub	sp, #20
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	695b      	ldr	r3, [r3, #20]
 800ef48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	699b      	ldr	r3, [r3, #24]
 800ef4e:	68fa      	ldr	r2, [r7, #12]
 800ef50:	4013      	ands	r3, r2
 800ef52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ef54:	68fb      	ldr	r3, [r7, #12]
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3714      	adds	r7, #20
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef60:	4770      	bx	lr

0800ef62 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ef62:	b480      	push	{r7}
 800ef64:	b085      	sub	sp, #20
 800ef66:	af00      	add	r7, sp, #0
 800ef68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef74:	699b      	ldr	r3, [r3, #24]
 800ef76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef7e:	69db      	ldr	r3, [r3, #28]
 800ef80:	68ba      	ldr	r2, [r7, #8]
 800ef82:	4013      	ands	r3, r2
 800ef84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	0c1b      	lsrs	r3, r3, #16
}
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	3714      	adds	r7, #20
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr

0800ef96 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ef96:	b480      	push	{r7}
 800ef98:	b085      	sub	sp, #20
 800ef9a:	af00      	add	r7, sp, #0
 800ef9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efa8:	699b      	ldr	r3, [r3, #24]
 800efaa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efb2:	69db      	ldr	r3, [r3, #28]
 800efb4:	68ba      	ldr	r2, [r7, #8]
 800efb6:	4013      	ands	r3, r2
 800efb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800efba:	68bb      	ldr	r3, [r7, #8]
 800efbc:	b29b      	uxth	r3, r3
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3714      	adds	r7, #20
 800efc2:	46bd      	mov	sp, r7
 800efc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc8:	4770      	bx	lr

0800efca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800efca:	b480      	push	{r7}
 800efcc:	b085      	sub	sp, #20
 800efce:	af00      	add	r7, sp, #0
 800efd0:	6078      	str	r0, [r7, #4]
 800efd2:	460b      	mov	r3, r1
 800efd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800efda:	78fb      	ldrb	r3, [r7, #3]
 800efdc:	015a      	lsls	r2, r3, #5
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	4413      	add	r3, r2
 800efe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efe6:	689b      	ldr	r3, [r3, #8]
 800efe8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eff0:	695b      	ldr	r3, [r3, #20]
 800eff2:	68ba      	ldr	r2, [r7, #8]
 800eff4:	4013      	ands	r3, r2
 800eff6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800eff8:	68bb      	ldr	r3, [r7, #8]
}
 800effa:	4618      	mov	r0, r3
 800effc:	3714      	adds	r7, #20
 800effe:	46bd      	mov	sp, r7
 800f000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f004:	4770      	bx	lr

0800f006 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f006:	b480      	push	{r7}
 800f008:	b087      	sub	sp, #28
 800f00a:	af00      	add	r7, sp, #0
 800f00c:	6078      	str	r0, [r7, #4]
 800f00e:	460b      	mov	r3, r1
 800f010:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f016:	697b      	ldr	r3, [r7, #20]
 800f018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f01c:	691b      	ldr	r3, [r3, #16]
 800f01e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f020:	697b      	ldr	r3, [r7, #20]
 800f022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f028:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f02a:	78fb      	ldrb	r3, [r7, #3]
 800f02c:	f003 030f 	and.w	r3, r3, #15
 800f030:	68fa      	ldr	r2, [r7, #12]
 800f032:	fa22 f303 	lsr.w	r3, r2, r3
 800f036:	01db      	lsls	r3, r3, #7
 800f038:	b2db      	uxtb	r3, r3
 800f03a:	693a      	ldr	r2, [r7, #16]
 800f03c:	4313      	orrs	r3, r2
 800f03e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f040:	78fb      	ldrb	r3, [r7, #3]
 800f042:	015a      	lsls	r2, r3, #5
 800f044:	697b      	ldr	r3, [r7, #20]
 800f046:	4413      	add	r3, r2
 800f048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f04c:	689b      	ldr	r3, [r3, #8]
 800f04e:	693a      	ldr	r2, [r7, #16]
 800f050:	4013      	ands	r3, r2
 800f052:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f054:	68bb      	ldr	r3, [r7, #8]
}
 800f056:	4618      	mov	r0, r3
 800f058:	371c      	adds	r7, #28
 800f05a:	46bd      	mov	sp, r7
 800f05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f060:	4770      	bx	lr

0800f062 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f062:	b480      	push	{r7}
 800f064:	b083      	sub	sp, #12
 800f066:	af00      	add	r7, sp, #0
 800f068:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	695b      	ldr	r3, [r3, #20]
 800f06e:	f003 0301 	and.w	r3, r3, #1
}
 800f072:	4618      	mov	r0, r3
 800f074:	370c      	adds	r7, #12
 800f076:	46bd      	mov	sp, r7
 800f078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07c:	4770      	bx	lr

0800f07e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800f07e:	b480      	push	{r7}
 800f080:	b085      	sub	sp, #20
 800f082:	af00      	add	r7, sp, #0
 800f084:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	68fa      	ldr	r2, [r7, #12]
 800f094:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f098:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800f09c:	f023 0307 	bic.w	r3, r3, #7
 800f0a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f0a8:	685b      	ldr	r3, [r3, #4]
 800f0aa:	68fa      	ldr	r2, [r7, #12]
 800f0ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f0b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f0b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f0b6:	2300      	movs	r3, #0
}
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	3714      	adds	r7, #20
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c2:	4770      	bx	lr

0800f0c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b087      	sub	sp, #28
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	60f8      	str	r0, [r7, #12]
 800f0cc:	460b      	mov	r3, r1
 800f0ce:	607a      	str	r2, [r7, #4]
 800f0d0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	333c      	adds	r3, #60	@ 0x3c
 800f0da:	3304      	adds	r3, #4
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f0e0:	693b      	ldr	r3, [r7, #16]
 800f0e2:	4a26      	ldr	r2, [pc, #152]	@ (800f17c <USB_EP0_OutStart+0xb8>)
 800f0e4:	4293      	cmp	r3, r2
 800f0e6:	d90a      	bls.n	800f0fe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f0f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f0f8:	d101      	bne.n	800f0fe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	e037      	b.n	800f16e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f0fe:	697b      	ldr	r3, [r7, #20]
 800f100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f104:	461a      	mov	r2, r3
 800f106:	2300      	movs	r3, #0
 800f108:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f110:	691b      	ldr	r3, [r3, #16]
 800f112:	697a      	ldr	r2, [r7, #20]
 800f114:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f118:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f11c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f124:	691b      	ldr	r3, [r3, #16]
 800f126:	697a      	ldr	r2, [r7, #20]
 800f128:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f12c:	f043 0318 	orr.w	r3, r3, #24
 800f130:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f138:	691b      	ldr	r3, [r3, #16]
 800f13a:	697a      	ldr	r2, [r7, #20]
 800f13c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f140:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f144:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f146:	7afb      	ldrb	r3, [r7, #11]
 800f148:	2b01      	cmp	r3, #1
 800f14a:	d10f      	bne.n	800f16c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f14c:	697b      	ldr	r3, [r7, #20]
 800f14e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f152:	461a      	mov	r2, r3
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f158:	697b      	ldr	r3, [r7, #20]
 800f15a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	697a      	ldr	r2, [r7, #20]
 800f162:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f166:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f16a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f16c:	2300      	movs	r3, #0
}
 800f16e:	4618      	mov	r0, r3
 800f170:	371c      	adds	r7, #28
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr
 800f17a:	bf00      	nop
 800f17c:	4f54300a 	.word	0x4f54300a

0800f180 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f180:	b480      	push	{r7}
 800f182:	b085      	sub	sp, #20
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f188:	2300      	movs	r3, #0
 800f18a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	3301      	adds	r3, #1
 800f190:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f198:	d901      	bls.n	800f19e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f19a:	2303      	movs	r3, #3
 800f19c:	e022      	b.n	800f1e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	691b      	ldr	r3, [r3, #16]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	daf2      	bge.n	800f18c <USB_CoreReset+0xc>

  count = 10U;
 800f1a6:	230a      	movs	r3, #10
 800f1a8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800f1aa:	e002      	b.n	800f1b2 <USB_CoreReset+0x32>
  {
    count--;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	3b01      	subs	r3, #1
 800f1b0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1f9      	bne.n	800f1ac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	691b      	ldr	r3, [r3, #16]
 800f1bc:	f043 0201 	orr.w	r2, r3, #1
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	3301      	adds	r3, #1
 800f1c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f1d0:	d901      	bls.n	800f1d6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800f1d2:	2303      	movs	r3, #3
 800f1d4:	e006      	b.n	800f1e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	691b      	ldr	r3, [r3, #16]
 800f1da:	f003 0301 	and.w	r3, r3, #1
 800f1de:	2b01      	cmp	r3, #1
 800f1e0:	d0f0      	beq.n	800f1c4 <USB_CoreReset+0x44>

  return HAL_OK;
 800f1e2:	2300      	movs	r3, #0
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	3714      	adds	r7, #20
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ee:	4770      	bx	lr

0800f1f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b084      	sub	sp, #16
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
 800f1f8:	460b      	mov	r3, r1
 800f1fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f1fc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f200:	f002 fcd2 	bl	8011ba8 <USBD_static_malloc>
 800f204:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d109      	bne.n	800f220 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	32b0      	adds	r2, #176	@ 0xb0
 800f216:	2100      	movs	r1, #0
 800f218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f21c:	2302      	movs	r3, #2
 800f21e:	e0d4      	b.n	800f3ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f220:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f224:	2100      	movs	r1, #0
 800f226:	68f8      	ldr	r0, [r7, #12]
 800f228:	f002 feae 	bl	8011f88 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	32b0      	adds	r2, #176	@ 0xb0
 800f236:	68f9      	ldr	r1, [r7, #12]
 800f238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	32b0      	adds	r2, #176	@ 0xb0
 800f246:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	7c1b      	ldrb	r3, [r3, #16]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d138      	bne.n	800f2ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f258:	4b5e      	ldr	r3, [pc, #376]	@ (800f3d4 <USBD_CDC_Init+0x1e4>)
 800f25a:	7819      	ldrb	r1, [r3, #0]
 800f25c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f260:	2202      	movs	r2, #2
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f002 fb7d 	bl	8011962 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f268:	4b5a      	ldr	r3, [pc, #360]	@ (800f3d4 <USBD_CDC_Init+0x1e4>)
 800f26a:	781b      	ldrb	r3, [r3, #0]
 800f26c:	f003 020f 	and.w	r2, r3, #15
 800f270:	6879      	ldr	r1, [r7, #4]
 800f272:	4613      	mov	r3, r2
 800f274:	009b      	lsls	r3, r3, #2
 800f276:	4413      	add	r3, r2
 800f278:	009b      	lsls	r3, r3, #2
 800f27a:	440b      	add	r3, r1
 800f27c:	3323      	adds	r3, #35	@ 0x23
 800f27e:	2201      	movs	r2, #1
 800f280:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f282:	4b55      	ldr	r3, [pc, #340]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f284:	7819      	ldrb	r1, [r3, #0]
 800f286:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f28a:	2202      	movs	r2, #2
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f002 fb68 	bl	8011962 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f292:	4b51      	ldr	r3, [pc, #324]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	f003 020f 	and.w	r2, r3, #15
 800f29a:	6879      	ldr	r1, [r7, #4]
 800f29c:	4613      	mov	r3, r2
 800f29e:	009b      	lsls	r3, r3, #2
 800f2a0:	4413      	add	r3, r2
 800f2a2:	009b      	lsls	r3, r3, #2
 800f2a4:	440b      	add	r3, r1
 800f2a6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f2ae:	4b4b      	ldr	r3, [pc, #300]	@ (800f3dc <USBD_CDC_Init+0x1ec>)
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	f003 020f 	and.w	r2, r3, #15
 800f2b6:	6879      	ldr	r1, [r7, #4]
 800f2b8:	4613      	mov	r3, r2
 800f2ba:	009b      	lsls	r3, r3, #2
 800f2bc:	4413      	add	r3, r2
 800f2be:	009b      	lsls	r3, r3, #2
 800f2c0:	440b      	add	r3, r1
 800f2c2:	331c      	adds	r3, #28
 800f2c4:	2210      	movs	r2, #16
 800f2c6:	601a      	str	r2, [r3, #0]
 800f2c8:	e035      	b.n	800f336 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f2ca:	4b42      	ldr	r3, [pc, #264]	@ (800f3d4 <USBD_CDC_Init+0x1e4>)
 800f2cc:	7819      	ldrb	r1, [r3, #0]
 800f2ce:	2340      	movs	r3, #64	@ 0x40
 800f2d0:	2202      	movs	r2, #2
 800f2d2:	6878      	ldr	r0, [r7, #4]
 800f2d4:	f002 fb45 	bl	8011962 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f2d8:	4b3e      	ldr	r3, [pc, #248]	@ (800f3d4 <USBD_CDC_Init+0x1e4>)
 800f2da:	781b      	ldrb	r3, [r3, #0]
 800f2dc:	f003 020f 	and.w	r2, r3, #15
 800f2e0:	6879      	ldr	r1, [r7, #4]
 800f2e2:	4613      	mov	r3, r2
 800f2e4:	009b      	lsls	r3, r3, #2
 800f2e6:	4413      	add	r3, r2
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	440b      	add	r3, r1
 800f2ec:	3323      	adds	r3, #35	@ 0x23
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f2f2:	4b39      	ldr	r3, [pc, #228]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f2f4:	7819      	ldrb	r1, [r3, #0]
 800f2f6:	2340      	movs	r3, #64	@ 0x40
 800f2f8:	2202      	movs	r2, #2
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	f002 fb31 	bl	8011962 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f300:	4b35      	ldr	r3, [pc, #212]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f302:	781b      	ldrb	r3, [r3, #0]
 800f304:	f003 020f 	and.w	r2, r3, #15
 800f308:	6879      	ldr	r1, [r7, #4]
 800f30a:	4613      	mov	r3, r2
 800f30c:	009b      	lsls	r3, r3, #2
 800f30e:	4413      	add	r3, r2
 800f310:	009b      	lsls	r3, r3, #2
 800f312:	440b      	add	r3, r1
 800f314:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f318:	2201      	movs	r2, #1
 800f31a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f31c:	4b2f      	ldr	r3, [pc, #188]	@ (800f3dc <USBD_CDC_Init+0x1ec>)
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	f003 020f 	and.w	r2, r3, #15
 800f324:	6879      	ldr	r1, [r7, #4]
 800f326:	4613      	mov	r3, r2
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	4413      	add	r3, r2
 800f32c:	009b      	lsls	r3, r3, #2
 800f32e:	440b      	add	r3, r1
 800f330:	331c      	adds	r3, #28
 800f332:	2210      	movs	r2, #16
 800f334:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f336:	4b29      	ldr	r3, [pc, #164]	@ (800f3dc <USBD_CDC_Init+0x1ec>)
 800f338:	7819      	ldrb	r1, [r3, #0]
 800f33a:	2308      	movs	r3, #8
 800f33c:	2203      	movs	r2, #3
 800f33e:	6878      	ldr	r0, [r7, #4]
 800f340:	f002 fb0f 	bl	8011962 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800f344:	4b25      	ldr	r3, [pc, #148]	@ (800f3dc <USBD_CDC_Init+0x1ec>)
 800f346:	781b      	ldrb	r3, [r3, #0]
 800f348:	f003 020f 	and.w	r2, r3, #15
 800f34c:	6879      	ldr	r1, [r7, #4]
 800f34e:	4613      	mov	r3, r2
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	4413      	add	r3, r2
 800f354:	009b      	lsls	r3, r3, #2
 800f356:	440b      	add	r3, r1
 800f358:	3323      	adds	r3, #35	@ 0x23
 800f35a:	2201      	movs	r2, #1
 800f35c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	2200      	movs	r2, #0
 800f362:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	33b0      	adds	r3, #176	@ 0xb0
 800f370:	009b      	lsls	r3, r3, #2
 800f372:	4413      	add	r3, r2
 800f374:	685b      	ldr	r3, [r3, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	2200      	movs	r2, #0
 800f37e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	2200      	movs	r2, #0
 800f386:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800f390:	2b00      	cmp	r3, #0
 800f392:	d101      	bne.n	800f398 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800f394:	2302      	movs	r3, #2
 800f396:	e018      	b.n	800f3ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	7c1b      	ldrb	r3, [r3, #16]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d10a      	bne.n	800f3b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f3a0:	4b0d      	ldr	r3, [pc, #52]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f3a2:	7819      	ldrb	r1, [r3, #0]
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f3aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f002 fbc6 	bl	8011b40 <USBD_LL_PrepareReceive>
 800f3b4:	e008      	b.n	800f3c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f3b6:	4b08      	ldr	r3, [pc, #32]	@ (800f3d8 <USBD_CDC_Init+0x1e8>)
 800f3b8:	7819      	ldrb	r1, [r3, #0]
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f3c0:	2340      	movs	r3, #64	@ 0x40
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f002 fbbc 	bl	8011b40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f3c8:	2300      	movs	r3, #0
}
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	3710      	adds	r7, #16
 800f3ce:	46bd      	mov	sp, r7
 800f3d0:	bd80      	pop	{r7, pc}
 800f3d2:	bf00      	nop
 800f3d4:	200000b7 	.word	0x200000b7
 800f3d8:	200000b8 	.word	0x200000b8
 800f3dc:	200000b9 	.word	0x200000b9

0800f3e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b082      	sub	sp, #8
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
 800f3e8:	460b      	mov	r3, r1
 800f3ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800f3ec:	4b3a      	ldr	r3, [pc, #232]	@ (800f4d8 <USBD_CDC_DeInit+0xf8>)
 800f3ee:	781b      	ldrb	r3, [r3, #0]
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f002 fadb 	bl	80119ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800f3f8:	4b37      	ldr	r3, [pc, #220]	@ (800f4d8 <USBD_CDC_DeInit+0xf8>)
 800f3fa:	781b      	ldrb	r3, [r3, #0]
 800f3fc:	f003 020f 	and.w	r2, r3, #15
 800f400:	6879      	ldr	r1, [r7, #4]
 800f402:	4613      	mov	r3, r2
 800f404:	009b      	lsls	r3, r3, #2
 800f406:	4413      	add	r3, r2
 800f408:	009b      	lsls	r3, r3, #2
 800f40a:	440b      	add	r3, r1
 800f40c:	3323      	adds	r3, #35	@ 0x23
 800f40e:	2200      	movs	r2, #0
 800f410:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800f412:	4b32      	ldr	r3, [pc, #200]	@ (800f4dc <USBD_CDC_DeInit+0xfc>)
 800f414:	781b      	ldrb	r3, [r3, #0]
 800f416:	4619      	mov	r1, r3
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f002 fac8 	bl	80119ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800f41e:	4b2f      	ldr	r3, [pc, #188]	@ (800f4dc <USBD_CDC_DeInit+0xfc>)
 800f420:	781b      	ldrb	r3, [r3, #0]
 800f422:	f003 020f 	and.w	r2, r3, #15
 800f426:	6879      	ldr	r1, [r7, #4]
 800f428:	4613      	mov	r3, r2
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	4413      	add	r3, r2
 800f42e:	009b      	lsls	r3, r3, #2
 800f430:	440b      	add	r3, r1
 800f432:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800f436:	2200      	movs	r2, #0
 800f438:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800f43a:	4b29      	ldr	r3, [pc, #164]	@ (800f4e0 <USBD_CDC_DeInit+0x100>)
 800f43c:	781b      	ldrb	r3, [r3, #0]
 800f43e:	4619      	mov	r1, r3
 800f440:	6878      	ldr	r0, [r7, #4]
 800f442:	f002 fab4 	bl	80119ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800f446:	4b26      	ldr	r3, [pc, #152]	@ (800f4e0 <USBD_CDC_DeInit+0x100>)
 800f448:	781b      	ldrb	r3, [r3, #0]
 800f44a:	f003 020f 	and.w	r2, r3, #15
 800f44e:	6879      	ldr	r1, [r7, #4]
 800f450:	4613      	mov	r3, r2
 800f452:	009b      	lsls	r3, r3, #2
 800f454:	4413      	add	r3, r2
 800f456:	009b      	lsls	r3, r3, #2
 800f458:	440b      	add	r3, r1
 800f45a:	3323      	adds	r3, #35	@ 0x23
 800f45c:	2200      	movs	r2, #0
 800f45e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800f460:	4b1f      	ldr	r3, [pc, #124]	@ (800f4e0 <USBD_CDC_DeInit+0x100>)
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	f003 020f 	and.w	r2, r3, #15
 800f468:	6879      	ldr	r1, [r7, #4]
 800f46a:	4613      	mov	r3, r2
 800f46c:	009b      	lsls	r3, r3, #2
 800f46e:	4413      	add	r3, r2
 800f470:	009b      	lsls	r3, r3, #2
 800f472:	440b      	add	r3, r1
 800f474:	331c      	adds	r3, #28
 800f476:	2200      	movs	r2, #0
 800f478:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	32b0      	adds	r2, #176	@ 0xb0
 800f484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d01f      	beq.n	800f4cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f492:	687a      	ldr	r2, [r7, #4]
 800f494:	33b0      	adds	r3, #176	@ 0xb0
 800f496:	009b      	lsls	r3, r3, #2
 800f498:	4413      	add	r3, r2
 800f49a:	685b      	ldr	r3, [r3, #4]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	32b0      	adds	r2, #176	@ 0xb0
 800f4aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f002 fb88 	bl	8011bc4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	32b0      	adds	r2, #176	@ 0xb0
 800f4be:	2100      	movs	r1, #0
 800f4c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f4cc:	2300      	movs	r3, #0
}
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	3708      	adds	r7, #8
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}
 800f4d6:	bf00      	nop
 800f4d8:	200000b7 	.word	0x200000b7
 800f4dc:	200000b8 	.word	0x200000b8
 800f4e0:	200000b9 	.word	0x200000b9

0800f4e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b086      	sub	sp, #24
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
 800f4ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	32b0      	adds	r2, #176	@ 0xb0
 800f4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f4fe:	2300      	movs	r3, #0
 800f500:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f502:	2300      	movs	r3, #0
 800f504:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f506:	2300      	movs	r3, #0
 800f508:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f50a:	693b      	ldr	r3, [r7, #16]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d101      	bne.n	800f514 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800f510:	2303      	movs	r3, #3
 800f512:	e0bf      	b.n	800f694 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	781b      	ldrb	r3, [r3, #0]
 800f518:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d050      	beq.n	800f5c2 <USBD_CDC_Setup+0xde>
 800f520:	2b20      	cmp	r3, #32
 800f522:	f040 80af 	bne.w	800f684 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	88db      	ldrh	r3, [r3, #6]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d03a      	beq.n	800f5a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	b25b      	sxtb	r3, r3
 800f534:	2b00      	cmp	r3, #0
 800f536:	da1b      	bge.n	800f570 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f53e:	687a      	ldr	r2, [r7, #4]
 800f540:	33b0      	adds	r3, #176	@ 0xb0
 800f542:	009b      	lsls	r3, r3, #2
 800f544:	4413      	add	r3, r2
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	689b      	ldr	r3, [r3, #8]
 800f54a:	683a      	ldr	r2, [r7, #0]
 800f54c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800f54e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f550:	683a      	ldr	r2, [r7, #0]
 800f552:	88d2      	ldrh	r2, [r2, #6]
 800f554:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800f556:	683b      	ldr	r3, [r7, #0]
 800f558:	88db      	ldrh	r3, [r3, #6]
 800f55a:	2b07      	cmp	r3, #7
 800f55c:	bf28      	it	cs
 800f55e:	2307      	movcs	r3, #7
 800f560:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800f562:	693b      	ldr	r3, [r7, #16]
 800f564:	89fa      	ldrh	r2, [r7, #14]
 800f566:	4619      	mov	r1, r3
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f001 fda9 	bl	80110c0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800f56e:	e090      	b.n	800f692 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	785a      	ldrb	r2, [r3, #1]
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	88db      	ldrh	r3, [r3, #6]
 800f57e:	2b3f      	cmp	r3, #63	@ 0x3f
 800f580:	d803      	bhi.n	800f58a <USBD_CDC_Setup+0xa6>
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	88db      	ldrh	r3, [r3, #6]
 800f586:	b2da      	uxtb	r2, r3
 800f588:	e000      	b.n	800f58c <USBD_CDC_Setup+0xa8>
 800f58a:	2240      	movs	r2, #64	@ 0x40
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800f592:	6939      	ldr	r1, [r7, #16]
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800f59a:	461a      	mov	r2, r3
 800f59c:	6878      	ldr	r0, [r7, #4]
 800f59e:	f001 fdbe 	bl	801111e <USBD_CtlPrepareRx>
      break;
 800f5a2:	e076      	b.n	800f692 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f5aa:	687a      	ldr	r2, [r7, #4]
 800f5ac:	33b0      	adds	r3, #176	@ 0xb0
 800f5ae:	009b      	lsls	r3, r3, #2
 800f5b0:	4413      	add	r3, r2
 800f5b2:	685b      	ldr	r3, [r3, #4]
 800f5b4:	689b      	ldr	r3, [r3, #8]
 800f5b6:	683a      	ldr	r2, [r7, #0]
 800f5b8:	7850      	ldrb	r0, [r2, #1]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	6839      	ldr	r1, [r7, #0]
 800f5be:	4798      	blx	r3
      break;
 800f5c0:	e067      	b.n	800f692 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	785b      	ldrb	r3, [r3, #1]
 800f5c6:	2b0b      	cmp	r3, #11
 800f5c8:	d851      	bhi.n	800f66e <USBD_CDC_Setup+0x18a>
 800f5ca:	a201      	add	r2, pc, #4	@ (adr r2, 800f5d0 <USBD_CDC_Setup+0xec>)
 800f5cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5d0:	0800f601 	.word	0x0800f601
 800f5d4:	0800f67d 	.word	0x0800f67d
 800f5d8:	0800f66f 	.word	0x0800f66f
 800f5dc:	0800f66f 	.word	0x0800f66f
 800f5e0:	0800f66f 	.word	0x0800f66f
 800f5e4:	0800f66f 	.word	0x0800f66f
 800f5e8:	0800f66f 	.word	0x0800f66f
 800f5ec:	0800f66f 	.word	0x0800f66f
 800f5f0:	0800f66f 	.word	0x0800f66f
 800f5f4:	0800f66f 	.word	0x0800f66f
 800f5f8:	0800f62b 	.word	0x0800f62b
 800f5fc:	0800f655 	.word	0x0800f655
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f606:	b2db      	uxtb	r3, r3
 800f608:	2b03      	cmp	r3, #3
 800f60a:	d107      	bne.n	800f61c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f60c:	f107 030a 	add.w	r3, r7, #10
 800f610:	2202      	movs	r2, #2
 800f612:	4619      	mov	r1, r3
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f001 fd53 	bl	80110c0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f61a:	e032      	b.n	800f682 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f61c:	6839      	ldr	r1, [r7, #0]
 800f61e:	6878      	ldr	r0, [r7, #4]
 800f620:	f001 fcd1 	bl	8010fc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800f624:	2303      	movs	r3, #3
 800f626:	75fb      	strb	r3, [r7, #23]
          break;
 800f628:	e02b      	b.n	800f682 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f630:	b2db      	uxtb	r3, r3
 800f632:	2b03      	cmp	r3, #3
 800f634:	d107      	bne.n	800f646 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f636:	f107 030d 	add.w	r3, r7, #13
 800f63a:	2201      	movs	r2, #1
 800f63c:	4619      	mov	r1, r3
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f001 fd3e 	bl	80110c0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f644:	e01d      	b.n	800f682 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f646:	6839      	ldr	r1, [r7, #0]
 800f648:	6878      	ldr	r0, [r7, #4]
 800f64a:	f001 fcbc 	bl	8010fc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800f64e:	2303      	movs	r3, #3
 800f650:	75fb      	strb	r3, [r7, #23]
          break;
 800f652:	e016      	b.n	800f682 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f65a:	b2db      	uxtb	r3, r3
 800f65c:	2b03      	cmp	r3, #3
 800f65e:	d00f      	beq.n	800f680 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800f660:	6839      	ldr	r1, [r7, #0]
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f001 fcaf 	bl	8010fc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800f668:	2303      	movs	r3, #3
 800f66a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800f66c:	e008      	b.n	800f680 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800f66e:	6839      	ldr	r1, [r7, #0]
 800f670:	6878      	ldr	r0, [r7, #4]
 800f672:	f001 fca8 	bl	8010fc6 <USBD_CtlError>
          ret = USBD_FAIL;
 800f676:	2303      	movs	r3, #3
 800f678:	75fb      	strb	r3, [r7, #23]
          break;
 800f67a:	e002      	b.n	800f682 <USBD_CDC_Setup+0x19e>
          break;
 800f67c:	bf00      	nop
 800f67e:	e008      	b.n	800f692 <USBD_CDC_Setup+0x1ae>
          break;
 800f680:	bf00      	nop
      }
      break;
 800f682:	e006      	b.n	800f692 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800f684:	6839      	ldr	r1, [r7, #0]
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f001 fc9d 	bl	8010fc6 <USBD_CtlError>
      ret = USBD_FAIL;
 800f68c:	2303      	movs	r3, #3
 800f68e:	75fb      	strb	r3, [r7, #23]
      break;
 800f690:	bf00      	nop
  }

  return (uint8_t)ret;
 800f692:	7dfb      	ldrb	r3, [r7, #23]
}
 800f694:	4618      	mov	r0, r3
 800f696:	3718      	adds	r7, #24
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}

0800f69c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b084      	sub	sp, #16
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
 800f6a4:	460b      	mov	r3, r1
 800f6a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f6ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	32b0      	adds	r2, #176	@ 0xb0
 800f6ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d101      	bne.n	800f6c6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800f6c2:	2303      	movs	r3, #3
 800f6c4:	e065      	b.n	800f792 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	32b0      	adds	r2, #176	@ 0xb0
 800f6d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f6d6:	78fb      	ldrb	r3, [r7, #3]
 800f6d8:	f003 020f 	and.w	r2, r3, #15
 800f6dc:	6879      	ldr	r1, [r7, #4]
 800f6de:	4613      	mov	r3, r2
 800f6e0:	009b      	lsls	r3, r3, #2
 800f6e2:	4413      	add	r3, r2
 800f6e4:	009b      	lsls	r3, r3, #2
 800f6e6:	440b      	add	r3, r1
 800f6e8:	3314      	adds	r3, #20
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d02f      	beq.n	800f750 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800f6f0:	78fb      	ldrb	r3, [r7, #3]
 800f6f2:	f003 020f 	and.w	r2, r3, #15
 800f6f6:	6879      	ldr	r1, [r7, #4]
 800f6f8:	4613      	mov	r3, r2
 800f6fa:	009b      	lsls	r3, r3, #2
 800f6fc:	4413      	add	r3, r2
 800f6fe:	009b      	lsls	r3, r3, #2
 800f700:	440b      	add	r3, r1
 800f702:	3314      	adds	r3, #20
 800f704:	681a      	ldr	r2, [r3, #0]
 800f706:	78fb      	ldrb	r3, [r7, #3]
 800f708:	f003 010f 	and.w	r1, r3, #15
 800f70c:	68f8      	ldr	r0, [r7, #12]
 800f70e:	460b      	mov	r3, r1
 800f710:	00db      	lsls	r3, r3, #3
 800f712:	440b      	add	r3, r1
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	4403      	add	r3, r0
 800f718:	331c      	adds	r3, #28
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	fbb2 f1f3 	udiv	r1, r2, r3
 800f720:	fb01 f303 	mul.w	r3, r1, r3
 800f724:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f726:	2b00      	cmp	r3, #0
 800f728:	d112      	bne.n	800f750 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800f72a:	78fb      	ldrb	r3, [r7, #3]
 800f72c:	f003 020f 	and.w	r2, r3, #15
 800f730:	6879      	ldr	r1, [r7, #4]
 800f732:	4613      	mov	r3, r2
 800f734:	009b      	lsls	r3, r3, #2
 800f736:	4413      	add	r3, r2
 800f738:	009b      	lsls	r3, r3, #2
 800f73a:	440b      	add	r3, r1
 800f73c:	3314      	adds	r3, #20
 800f73e:	2200      	movs	r2, #0
 800f740:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f742:	78f9      	ldrb	r1, [r7, #3]
 800f744:	2300      	movs	r3, #0
 800f746:	2200      	movs	r2, #0
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f002 f9d8 	bl	8011afe <USBD_LL_Transmit>
 800f74e:	e01f      	b.n	800f790 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	2200      	movs	r2, #0
 800f754:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f75e:	687a      	ldr	r2, [r7, #4]
 800f760:	33b0      	adds	r3, #176	@ 0xb0
 800f762:	009b      	lsls	r3, r3, #2
 800f764:	4413      	add	r3, r2
 800f766:	685b      	ldr	r3, [r3, #4]
 800f768:	691b      	ldr	r3, [r3, #16]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d010      	beq.n	800f790 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f774:	687a      	ldr	r2, [r7, #4]
 800f776:	33b0      	adds	r3, #176	@ 0xb0
 800f778:	009b      	lsls	r3, r3, #2
 800f77a:	4413      	add	r3, r2
 800f77c:	685b      	ldr	r3, [r3, #4]
 800f77e:	691b      	ldr	r3, [r3, #16]
 800f780:	68ba      	ldr	r2, [r7, #8]
 800f782:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f786:	68ba      	ldr	r2, [r7, #8]
 800f788:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f78c:	78fa      	ldrb	r2, [r7, #3]
 800f78e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f790:	2300      	movs	r3, #0
}
 800f792:	4618      	mov	r0, r3
 800f794:	3710      	adds	r7, #16
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}

0800f79a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f79a:	b580      	push	{r7, lr}
 800f79c:	b084      	sub	sp, #16
 800f79e:	af00      	add	r7, sp, #0
 800f7a0:	6078      	str	r0, [r7, #4]
 800f7a2:	460b      	mov	r3, r1
 800f7a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	32b0      	adds	r2, #176	@ 0xb0
 800f7b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	32b0      	adds	r2, #176	@ 0xb0
 800f7c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d101      	bne.n	800f7cc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800f7c8:	2303      	movs	r3, #3
 800f7ca:	e01a      	b.n	800f802 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f7cc:	78fb      	ldrb	r3, [r7, #3]
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f002 f9d6 	bl	8011b82 <USBD_LL_GetRxDataSize>
 800f7d6:	4602      	mov	r2, r0
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f7e4:	687a      	ldr	r2, [r7, #4]
 800f7e6:	33b0      	adds	r3, #176	@ 0xb0
 800f7e8:	009b      	lsls	r3, r3, #2
 800f7ea:	4413      	add	r3, r2
 800f7ec:	685b      	ldr	r3, [r3, #4]
 800f7ee:	68db      	ldr	r3, [r3, #12]
 800f7f0:	68fa      	ldr	r2, [r7, #12]
 800f7f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f7f6:	68fa      	ldr	r2, [r7, #12]
 800f7f8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f7fc:	4611      	mov	r1, r2
 800f7fe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f800:	2300      	movs	r3, #0
}
 800f802:	4618      	mov	r0, r3
 800f804:	3710      	adds	r7, #16
 800f806:	46bd      	mov	sp, r7
 800f808:	bd80      	pop	{r7, pc}

0800f80a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f80a:	b580      	push	{r7, lr}
 800f80c:	b084      	sub	sp, #16
 800f80e:	af00      	add	r7, sp, #0
 800f810:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	32b0      	adds	r2, #176	@ 0xb0
 800f81c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f820:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	2b00      	cmp	r3, #0
 800f826:	d101      	bne.n	800f82c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f828:	2303      	movs	r3, #3
 800f82a:	e024      	b.n	800f876 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f832:	687a      	ldr	r2, [r7, #4]
 800f834:	33b0      	adds	r3, #176	@ 0xb0
 800f836:	009b      	lsls	r3, r3, #2
 800f838:	4413      	add	r3, r2
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d019      	beq.n	800f874 <USBD_CDC_EP0_RxReady+0x6a>
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f846:	2bff      	cmp	r3, #255	@ 0xff
 800f848:	d014      	beq.n	800f874 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	33b0      	adds	r3, #176	@ 0xb0
 800f854:	009b      	lsls	r3, r3, #2
 800f856:	4413      	add	r3, r2
 800f858:	685b      	ldr	r3, [r3, #4]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	68fa      	ldr	r2, [r7, #12]
 800f85e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800f862:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800f864:	68fa      	ldr	r2, [r7, #12]
 800f866:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800f86a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	22ff      	movs	r2, #255	@ 0xff
 800f870:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800f874:	2300      	movs	r3, #0
}
 800f876:	4618      	mov	r0, r3
 800f878:	3710      	adds	r7, #16
 800f87a:	46bd      	mov	sp, r7
 800f87c:	bd80      	pop	{r7, pc}
	...

0800f880 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b086      	sub	sp, #24
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f888:	2182      	movs	r1, #130	@ 0x82
 800f88a:	4818      	ldr	r0, [pc, #96]	@ (800f8ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800f88c:	f000 fd62 	bl	8010354 <USBD_GetEpDesc>
 800f890:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f892:	2101      	movs	r1, #1
 800f894:	4815      	ldr	r0, [pc, #84]	@ (800f8ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800f896:	f000 fd5d 	bl	8010354 <USBD_GetEpDesc>
 800f89a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f89c:	2181      	movs	r1, #129	@ 0x81
 800f89e:	4813      	ldr	r0, [pc, #76]	@ (800f8ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800f8a0:	f000 fd58 	bl	8010354 <USBD_GetEpDesc>
 800f8a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d002      	beq.n	800f8b2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800f8ac:	697b      	ldr	r3, [r7, #20]
 800f8ae:	2210      	movs	r2, #16
 800f8b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d006      	beq.n	800f8c6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f8c0:	711a      	strb	r2, [r3, #4]
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d006      	beq.n	800f8da <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f8d4:	711a      	strb	r2, [r3, #4]
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2243      	movs	r2, #67	@ 0x43
 800f8de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800f8e0:	4b02      	ldr	r3, [pc, #8]	@ (800f8ec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	3718      	adds	r7, #24
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	bd80      	pop	{r7, pc}
 800f8ea:	bf00      	nop
 800f8ec:	20000074 	.word	0x20000074

0800f8f0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b086      	sub	sp, #24
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f8f8:	2182      	movs	r1, #130	@ 0x82
 800f8fa:	4818      	ldr	r0, [pc, #96]	@ (800f95c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800f8fc:	f000 fd2a 	bl	8010354 <USBD_GetEpDesc>
 800f900:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f902:	2101      	movs	r1, #1
 800f904:	4815      	ldr	r0, [pc, #84]	@ (800f95c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800f906:	f000 fd25 	bl	8010354 <USBD_GetEpDesc>
 800f90a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f90c:	2181      	movs	r1, #129	@ 0x81
 800f90e:	4813      	ldr	r0, [pc, #76]	@ (800f95c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800f910:	f000 fd20 	bl	8010354 <USBD_GetEpDesc>
 800f914:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d002      	beq.n	800f922 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	2210      	movs	r2, #16
 800f920:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800f922:	693b      	ldr	r3, [r7, #16]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d006      	beq.n	800f936 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800f928:	693b      	ldr	r3, [r7, #16]
 800f92a:	2200      	movs	r2, #0
 800f92c:	711a      	strb	r2, [r3, #4]
 800f92e:	2200      	movs	r2, #0
 800f930:	f042 0202 	orr.w	r2, r2, #2
 800f934:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d006      	beq.n	800f94a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	2200      	movs	r2, #0
 800f940:	711a      	strb	r2, [r3, #4]
 800f942:	2200      	movs	r2, #0
 800f944:	f042 0202 	orr.w	r2, r2, #2
 800f948:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	2243      	movs	r2, #67	@ 0x43
 800f94e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800f950:	4b02      	ldr	r3, [pc, #8]	@ (800f95c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800f952:	4618      	mov	r0, r3
 800f954:	3718      	adds	r7, #24
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}
 800f95a:	bf00      	nop
 800f95c:	20000074 	.word	0x20000074

0800f960 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b086      	sub	sp, #24
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800f968:	2182      	movs	r1, #130	@ 0x82
 800f96a:	4818      	ldr	r0, [pc, #96]	@ (800f9cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800f96c:	f000 fcf2 	bl	8010354 <USBD_GetEpDesc>
 800f970:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800f972:	2101      	movs	r1, #1
 800f974:	4815      	ldr	r0, [pc, #84]	@ (800f9cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800f976:	f000 fced 	bl	8010354 <USBD_GetEpDesc>
 800f97a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800f97c:	2181      	movs	r1, #129	@ 0x81
 800f97e:	4813      	ldr	r0, [pc, #76]	@ (800f9cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800f980:	f000 fce8 	bl	8010354 <USBD_GetEpDesc>
 800f984:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800f986:	697b      	ldr	r3, [r7, #20]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d002      	beq.n	800f992 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800f98c:	697b      	ldr	r3, [r7, #20]
 800f98e:	2210      	movs	r2, #16
 800f990:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800f992:	693b      	ldr	r3, [r7, #16]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d006      	beq.n	800f9a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f998:	693b      	ldr	r3, [r7, #16]
 800f99a:	2200      	movs	r2, #0
 800f99c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f9a0:	711a      	strb	r2, [r3, #4]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d006      	beq.n	800f9ba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f9b4:	711a      	strb	r2, [r3, #4]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2243      	movs	r2, #67	@ 0x43
 800f9be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800f9c0:	4b02      	ldr	r3, [pc, #8]	@ (800f9cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	3718      	adds	r7, #24
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	bd80      	pop	{r7, pc}
 800f9ca:	bf00      	nop
 800f9cc:	20000074 	.word	0x20000074

0800f9d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b083      	sub	sp, #12
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	220a      	movs	r2, #10
 800f9dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f9de:	4b03      	ldr	r3, [pc, #12]	@ (800f9ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	370c      	adds	r7, #12
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr
 800f9ec:	20000030 	.word	0x20000030

0800f9f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f9f0:	b480      	push	{r7}
 800f9f2:	b083      	sub	sp, #12
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d101      	bne.n	800fa04 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fa00:	2303      	movs	r3, #3
 800fa02:	e009      	b.n	800fa18 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa0a:	687a      	ldr	r2, [r7, #4]
 800fa0c:	33b0      	adds	r3, #176	@ 0xb0
 800fa0e:	009b      	lsls	r3, r3, #2
 800fa10:	4413      	add	r3, r2
 800fa12:	683a      	ldr	r2, [r7, #0]
 800fa14:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800fa16:	2300      	movs	r3, #0
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	370c      	adds	r7, #12
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa22:	4770      	bx	lr

0800fa24 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800fa24:	b480      	push	{r7}
 800fa26:	b087      	sub	sp, #28
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	60f8      	str	r0, [r7, #12]
 800fa2c:	60b9      	str	r1, [r7, #8]
 800fa2e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	32b0      	adds	r2, #176	@ 0xb0
 800fa3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa3e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fa40:	697b      	ldr	r3, [r7, #20]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d101      	bne.n	800fa4a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fa46:	2303      	movs	r3, #3
 800fa48:	e008      	b.n	800fa5c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	68ba      	ldr	r2, [r7, #8]
 800fa4e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800fa52:	697b      	ldr	r3, [r7, #20]
 800fa54:	687a      	ldr	r2, [r7, #4]
 800fa56:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800fa5a:	2300      	movs	r3, #0
}
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	371c      	adds	r7, #28
 800fa60:	46bd      	mov	sp, r7
 800fa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa66:	4770      	bx	lr

0800fa68 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800fa68:	b480      	push	{r7}
 800fa6a:	b085      	sub	sp, #20
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]
 800fa70:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	32b0      	adds	r2, #176	@ 0xb0
 800fa7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa80:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d101      	bne.n	800fa8c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800fa88:	2303      	movs	r3, #3
 800fa8a:	e004      	b.n	800fa96 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	683a      	ldr	r2, [r7, #0]
 800fa90:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800fa94:	2300      	movs	r3, #0
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3714      	adds	r7, #20
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa0:	4770      	bx	lr
	...

0800faa4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b084      	sub	sp, #16
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	32b0      	adds	r2, #176	@ 0xb0
 800fab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800faba:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800fabc:	2301      	movs	r3, #1
 800fabe:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d101      	bne.n	800faca <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fac6:	2303      	movs	r3, #3
 800fac8:	e025      	b.n	800fb16 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800faca:	68bb      	ldr	r3, [r7, #8]
 800facc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d11f      	bne.n	800fb14 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	2201      	movs	r2, #1
 800fad8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800fadc:	4b10      	ldr	r3, [pc, #64]	@ (800fb20 <USBD_CDC_TransmitPacket+0x7c>)
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	f003 020f 	and.w	r2, r3, #15
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	4613      	mov	r3, r2
 800faee:	009b      	lsls	r3, r3, #2
 800faf0:	4413      	add	r3, r2
 800faf2:	009b      	lsls	r3, r3, #2
 800faf4:	4403      	add	r3, r0
 800faf6:	3314      	adds	r3, #20
 800faf8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fafa:	4b09      	ldr	r3, [pc, #36]	@ (800fb20 <USBD_CDC_TransmitPacket+0x7c>)
 800fafc:	7819      	ldrb	r1, [r3, #0]
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fb0a:	6878      	ldr	r0, [r7, #4]
 800fb0c:	f001 fff7 	bl	8011afe <USBD_LL_Transmit>

    ret = USBD_OK;
 800fb10:	2300      	movs	r3, #0
 800fb12:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800fb14:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3710      	adds	r7, #16
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}
 800fb1e:	bf00      	nop
 800fb20:	200000b7 	.word	0x200000b7

0800fb24 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b084      	sub	sp, #16
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	32b0      	adds	r2, #176	@ 0xb0
 800fb36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb3a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	32b0      	adds	r2, #176	@ 0xb0
 800fb46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d101      	bne.n	800fb52 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800fb4e:	2303      	movs	r3, #3
 800fb50:	e018      	b.n	800fb84 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	7c1b      	ldrb	r3, [r3, #16]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d10a      	bne.n	800fb70 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb5a:	4b0c      	ldr	r3, [pc, #48]	@ (800fb8c <USBD_CDC_ReceivePacket+0x68>)
 800fb5c:	7819      	ldrb	r1, [r3, #0]
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fb64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f001 ffe9 	bl	8011b40 <USBD_LL_PrepareReceive>
 800fb6e:	e008      	b.n	800fb82 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb70:	4b06      	ldr	r3, [pc, #24]	@ (800fb8c <USBD_CDC_ReceivePacket+0x68>)
 800fb72:	7819      	ldrb	r1, [r3, #0]
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fb7a:	2340      	movs	r3, #64	@ 0x40
 800fb7c:	6878      	ldr	r0, [r7, #4]
 800fb7e:	f001 ffdf 	bl	8011b40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fb82:	2300      	movs	r3, #0
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3710      	adds	r7, #16
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	200000b8 	.word	0x200000b8

0800fb90 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b086      	sub	sp, #24
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	60f8      	str	r0, [r7, #12]
 800fb98:	60b9      	str	r1, [r7, #8]
 800fb9a:	4613      	mov	r3, r2
 800fb9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d101      	bne.n	800fba8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fba4:	2303      	movs	r3, #3
 800fba6:	e01f      	b.n	800fbe8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	2200      	movs	r2, #0
 800fbac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	2200      	movs	r2, #0
 800fbbc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fbc0:	68bb      	ldr	r3, [r7, #8]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d003      	beq.n	800fbce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	68ba      	ldr	r2, [r7, #8]
 800fbca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	2201      	movs	r2, #1
 800fbd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	79fa      	ldrb	r2, [r7, #7]
 800fbda:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fbdc:	68f8      	ldr	r0, [r7, #12]
 800fbde:	f001 fe59 	bl	8011894 <USBD_LL_Init>
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fbe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3718      	adds	r7, #24
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}

0800fbf0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b084      	sub	sp, #16
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
 800fbf8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d101      	bne.n	800fc08 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fc04:	2303      	movs	r3, #3
 800fc06:	e025      	b.n	800fc54 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	683a      	ldr	r2, [r7, #0]
 800fc0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	32ae      	adds	r2, #174	@ 0xae
 800fc1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d00f      	beq.n	800fc44 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	32ae      	adds	r2, #174	@ 0xae
 800fc2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc34:	f107 020e 	add.w	r2, r7, #14
 800fc38:	4610      	mov	r0, r2
 800fc3a:	4798      	blx	r3
 800fc3c:	4602      	mov	r2, r0
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fc4a:	1c5a      	adds	r2, r3, #1
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800fc52:	2300      	movs	r3, #0
}
 800fc54:	4618      	mov	r0, r3
 800fc56:	3710      	adds	r7, #16
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	bd80      	pop	{r7, pc}

0800fc5c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b082      	sub	sp, #8
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800fc64:	6878      	ldr	r0, [r7, #4]
 800fc66:	f001 fe61 	bl	801192c <USBD_LL_Start>
 800fc6a:	4603      	mov	r3, r0
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3708      	adds	r7, #8
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}

0800fc74 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800fc74:	b480      	push	{r7}
 800fc76:	b083      	sub	sp, #12
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fc7c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800fc7e:	4618      	mov	r0, r3
 800fc80:	370c      	adds	r7, #12
 800fc82:	46bd      	mov	sp, r7
 800fc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc88:	4770      	bx	lr

0800fc8a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fc8a:	b580      	push	{r7, lr}
 800fc8c:	b084      	sub	sp, #16
 800fc8e:	af00      	add	r7, sp, #0
 800fc90:	6078      	str	r0, [r7, #4]
 800fc92:	460b      	mov	r3, r1
 800fc94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc96:	2300      	movs	r3, #0
 800fc98:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d009      	beq.n	800fcb8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	78fa      	ldrb	r2, [r7, #3]
 800fcae:	4611      	mov	r1, r2
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	4798      	blx	r3
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800fcb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3710      	adds	r7, #16
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b084      	sub	sp, #16
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
 800fcca:	460b      	mov	r3, r1
 800fccc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fcd8:	685b      	ldr	r3, [r3, #4]
 800fcda:	78fa      	ldrb	r2, [r7, #3]
 800fcdc:	4611      	mov	r1, r2
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	4798      	blx	r3
 800fce2:	4603      	mov	r3, r0
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d001      	beq.n	800fcec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800fce8:	2303      	movs	r3, #3
 800fcea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800fcec:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcee:	4618      	mov	r0, r3
 800fcf0:	3710      	adds	r7, #16
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}

0800fcf6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fcf6:	b580      	push	{r7, lr}
 800fcf8:	b084      	sub	sp, #16
 800fcfa:	af00      	add	r7, sp, #0
 800fcfc:	6078      	str	r0, [r7, #4]
 800fcfe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fd06:	6839      	ldr	r1, [r7, #0]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f001 f922 	bl	8010f52 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2201      	movs	r2, #1
 800fd12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800fd1c:	461a      	mov	r2, r3
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800fd2a:	f003 031f 	and.w	r3, r3, #31
 800fd2e:	2b02      	cmp	r3, #2
 800fd30:	d01a      	beq.n	800fd68 <USBD_LL_SetupStage+0x72>
 800fd32:	2b02      	cmp	r3, #2
 800fd34:	d822      	bhi.n	800fd7c <USBD_LL_SetupStage+0x86>
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d002      	beq.n	800fd40 <USBD_LL_SetupStage+0x4a>
 800fd3a:	2b01      	cmp	r3, #1
 800fd3c:	d00a      	beq.n	800fd54 <USBD_LL_SetupStage+0x5e>
 800fd3e:	e01d      	b.n	800fd7c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fd46:	4619      	mov	r1, r3
 800fd48:	6878      	ldr	r0, [r7, #4]
 800fd4a:	f000 fb77 	bl	801043c <USBD_StdDevReq>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	73fb      	strb	r3, [r7, #15]
      break;
 800fd52:	e020      	b.n	800fd96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fd5a:	4619      	mov	r1, r3
 800fd5c:	6878      	ldr	r0, [r7, #4]
 800fd5e:	f000 fbdf 	bl	8010520 <USBD_StdItfReq>
 800fd62:	4603      	mov	r3, r0
 800fd64:	73fb      	strb	r3, [r7, #15]
      break;
 800fd66:	e016      	b.n	800fd96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800fd6e:	4619      	mov	r1, r3
 800fd70:	6878      	ldr	r0, [r7, #4]
 800fd72:	f000 fc41 	bl	80105f8 <USBD_StdEPReq>
 800fd76:	4603      	mov	r3, r0
 800fd78:	73fb      	strb	r3, [r7, #15]
      break;
 800fd7a:	e00c      	b.n	800fd96 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800fd82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fd86:	b2db      	uxtb	r3, r3
 800fd88:	4619      	mov	r1, r3
 800fd8a:	6878      	ldr	r0, [r7, #4]
 800fd8c:	f001 fe2e 	bl	80119ec <USBD_LL_StallEP>
 800fd90:	4603      	mov	r3, r0
 800fd92:	73fb      	strb	r3, [r7, #15]
      break;
 800fd94:	bf00      	nop
  }

  return ret;
 800fd96:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3710      	adds	r7, #16
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}

0800fda0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b086      	sub	sp, #24
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	60f8      	str	r0, [r7, #12]
 800fda8:	460b      	mov	r3, r1
 800fdaa:	607a      	str	r2, [r7, #4]
 800fdac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800fdb2:	7afb      	ldrb	r3, [r7, #11]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d177      	bne.n	800fea8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800fdbe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800fdc6:	2b03      	cmp	r3, #3
 800fdc8:	f040 80a1 	bne.w	800ff0e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800fdcc:	693b      	ldr	r3, [r7, #16]
 800fdce:	685b      	ldr	r3, [r3, #4]
 800fdd0:	693a      	ldr	r2, [r7, #16]
 800fdd2:	8992      	ldrh	r2, [r2, #12]
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	d91c      	bls.n	800fe12 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800fdd8:	693b      	ldr	r3, [r7, #16]
 800fdda:	685b      	ldr	r3, [r3, #4]
 800fddc:	693a      	ldr	r2, [r7, #16]
 800fdde:	8992      	ldrh	r2, [r2, #12]
 800fde0:	1a9a      	subs	r2, r3, r2
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	691b      	ldr	r3, [r3, #16]
 800fdea:	693a      	ldr	r2, [r7, #16]
 800fdec:	8992      	ldrh	r2, [r2, #12]
 800fdee:	441a      	add	r2, r3
 800fdf0:	693b      	ldr	r3, [r7, #16]
 800fdf2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800fdf4:	693b      	ldr	r3, [r7, #16]
 800fdf6:	6919      	ldr	r1, [r3, #16]
 800fdf8:	693b      	ldr	r3, [r7, #16]
 800fdfa:	899b      	ldrh	r3, [r3, #12]
 800fdfc:	461a      	mov	r2, r3
 800fdfe:	693b      	ldr	r3, [r7, #16]
 800fe00:	685b      	ldr	r3, [r3, #4]
 800fe02:	4293      	cmp	r3, r2
 800fe04:	bf38      	it	cc
 800fe06:	4613      	movcc	r3, r2
 800fe08:	461a      	mov	r2, r3
 800fe0a:	68f8      	ldr	r0, [r7, #12]
 800fe0c:	f001 f9a8 	bl	8011160 <USBD_CtlContinueRx>
 800fe10:	e07d      	b.n	800ff0e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800fe18:	f003 031f 	and.w	r3, r3, #31
 800fe1c:	2b02      	cmp	r3, #2
 800fe1e:	d014      	beq.n	800fe4a <USBD_LL_DataOutStage+0xaa>
 800fe20:	2b02      	cmp	r3, #2
 800fe22:	d81d      	bhi.n	800fe60 <USBD_LL_DataOutStage+0xc0>
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d002      	beq.n	800fe2e <USBD_LL_DataOutStage+0x8e>
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d003      	beq.n	800fe34 <USBD_LL_DataOutStage+0x94>
 800fe2c:	e018      	b.n	800fe60 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	75bb      	strb	r3, [r7, #22]
            break;
 800fe32:	e018      	b.n	800fe66 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800fe3a:	b2db      	uxtb	r3, r3
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	68f8      	ldr	r0, [r7, #12]
 800fe40:	f000 fa6e 	bl	8010320 <USBD_CoreFindIF>
 800fe44:	4603      	mov	r3, r0
 800fe46:	75bb      	strb	r3, [r7, #22]
            break;
 800fe48:	e00d      	b.n	800fe66 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800fe50:	b2db      	uxtb	r3, r3
 800fe52:	4619      	mov	r1, r3
 800fe54:	68f8      	ldr	r0, [r7, #12]
 800fe56:	f000 fa70 	bl	801033a <USBD_CoreFindEP>
 800fe5a:	4603      	mov	r3, r0
 800fe5c:	75bb      	strb	r3, [r7, #22]
            break;
 800fe5e:	e002      	b.n	800fe66 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800fe60:	2300      	movs	r3, #0
 800fe62:	75bb      	strb	r3, [r7, #22]
            break;
 800fe64:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800fe66:	7dbb      	ldrb	r3, [r7, #22]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d119      	bne.n	800fea0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe72:	b2db      	uxtb	r3, r3
 800fe74:	2b03      	cmp	r3, #3
 800fe76:	d113      	bne.n	800fea0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800fe78:	7dba      	ldrb	r2, [r7, #22]
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	32ae      	adds	r2, #174	@ 0xae
 800fe7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe82:	691b      	ldr	r3, [r3, #16]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d00b      	beq.n	800fea0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800fe88:	7dba      	ldrb	r2, [r7, #22]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800fe90:	7dba      	ldrb	r2, [r7, #22]
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	32ae      	adds	r2, #174	@ 0xae
 800fe96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe9a:	691b      	ldr	r3, [r3, #16]
 800fe9c:	68f8      	ldr	r0, [r7, #12]
 800fe9e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800fea0:	68f8      	ldr	r0, [r7, #12]
 800fea2:	f001 f96e 	bl	8011182 <USBD_CtlSendStatus>
 800fea6:	e032      	b.n	800ff0e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800fea8:	7afb      	ldrb	r3, [r7, #11]
 800feaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feae:	b2db      	uxtb	r3, r3
 800feb0:	4619      	mov	r1, r3
 800feb2:	68f8      	ldr	r0, [r7, #12]
 800feb4:	f000 fa41 	bl	801033a <USBD_CoreFindEP>
 800feb8:	4603      	mov	r3, r0
 800feba:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800febc:	7dbb      	ldrb	r3, [r7, #22]
 800febe:	2bff      	cmp	r3, #255	@ 0xff
 800fec0:	d025      	beq.n	800ff0e <USBD_LL_DataOutStage+0x16e>
 800fec2:	7dbb      	ldrb	r3, [r7, #22]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d122      	bne.n	800ff0e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fece:	b2db      	uxtb	r3, r3
 800fed0:	2b03      	cmp	r3, #3
 800fed2:	d117      	bne.n	800ff04 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800fed4:	7dba      	ldrb	r2, [r7, #22]
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	32ae      	adds	r2, #174	@ 0xae
 800feda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fede:	699b      	ldr	r3, [r3, #24]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d00f      	beq.n	800ff04 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800fee4:	7dba      	ldrb	r2, [r7, #22]
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800feec:	7dba      	ldrb	r2, [r7, #22]
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	32ae      	adds	r2, #174	@ 0xae
 800fef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fef6:	699b      	ldr	r3, [r3, #24]
 800fef8:	7afa      	ldrb	r2, [r7, #11]
 800fefa:	4611      	mov	r1, r2
 800fefc:	68f8      	ldr	r0, [r7, #12]
 800fefe:	4798      	blx	r3
 800ff00:	4603      	mov	r3, r0
 800ff02:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ff04:	7dfb      	ldrb	r3, [r7, #23]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d001      	beq.n	800ff0e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ff0a:	7dfb      	ldrb	r3, [r7, #23]
 800ff0c:	e000      	b.n	800ff10 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ff0e:	2300      	movs	r3, #0
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3718      	adds	r7, #24
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b086      	sub	sp, #24
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	60f8      	str	r0, [r7, #12]
 800ff20:	460b      	mov	r3, r1
 800ff22:	607a      	str	r2, [r7, #4]
 800ff24:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ff26:	7afb      	ldrb	r3, [r7, #11]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d178      	bne.n	801001e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	3314      	adds	r3, #20
 800ff30:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ff38:	2b02      	cmp	r3, #2
 800ff3a:	d163      	bne.n	8010004 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ff3c:	693b      	ldr	r3, [r7, #16]
 800ff3e:	685b      	ldr	r3, [r3, #4]
 800ff40:	693a      	ldr	r2, [r7, #16]
 800ff42:	8992      	ldrh	r2, [r2, #12]
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d91c      	bls.n	800ff82 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ff48:	693b      	ldr	r3, [r7, #16]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	693a      	ldr	r2, [r7, #16]
 800ff4e:	8992      	ldrh	r2, [r2, #12]
 800ff50:	1a9a      	subs	r2, r3, r2
 800ff52:	693b      	ldr	r3, [r7, #16]
 800ff54:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ff56:	693b      	ldr	r3, [r7, #16]
 800ff58:	691b      	ldr	r3, [r3, #16]
 800ff5a:	693a      	ldr	r2, [r7, #16]
 800ff5c:	8992      	ldrh	r2, [r2, #12]
 800ff5e:	441a      	add	r2, r3
 800ff60:	693b      	ldr	r3, [r7, #16]
 800ff62:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ff64:	693b      	ldr	r3, [r7, #16]
 800ff66:	6919      	ldr	r1, [r3, #16]
 800ff68:	693b      	ldr	r3, [r7, #16]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	461a      	mov	r2, r3
 800ff6e:	68f8      	ldr	r0, [r7, #12]
 800ff70:	f001 f8c4 	bl	80110fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ff74:	2300      	movs	r3, #0
 800ff76:	2200      	movs	r2, #0
 800ff78:	2100      	movs	r1, #0
 800ff7a:	68f8      	ldr	r0, [r7, #12]
 800ff7c:	f001 fde0 	bl	8011b40 <USBD_LL_PrepareReceive>
 800ff80:	e040      	b.n	8010004 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	899b      	ldrh	r3, [r3, #12]
 800ff86:	461a      	mov	r2, r3
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	685b      	ldr	r3, [r3, #4]
 800ff8c:	429a      	cmp	r2, r3
 800ff8e:	d11c      	bne.n	800ffca <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ff90:	693b      	ldr	r3, [r7, #16]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	693a      	ldr	r2, [r7, #16]
 800ff96:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ff98:	4293      	cmp	r3, r2
 800ff9a:	d316      	bcc.n	800ffca <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ff9c:	693b      	ldr	r3, [r7, #16]
 800ff9e:	681a      	ldr	r2, [r3, #0]
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ffa6:	429a      	cmp	r2, r3
 800ffa8:	d20f      	bcs.n	800ffca <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ffaa:	2200      	movs	r2, #0
 800ffac:	2100      	movs	r1, #0
 800ffae:	68f8      	ldr	r0, [r7, #12]
 800ffb0:	f001 f8a4 	bl	80110fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	2100      	movs	r1, #0
 800ffc2:	68f8      	ldr	r0, [r7, #12]
 800ffc4:	f001 fdbc 	bl	8011b40 <USBD_LL_PrepareReceive>
 800ffc8:	e01c      	b.n	8010004 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ffd0:	b2db      	uxtb	r3, r3
 800ffd2:	2b03      	cmp	r3, #3
 800ffd4:	d10f      	bne.n	800fff6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ffdc:	68db      	ldr	r3, [r3, #12]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d009      	beq.n	800fff6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fff0:	68db      	ldr	r3, [r3, #12]
 800fff2:	68f8      	ldr	r0, [r7, #12]
 800fff4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fff6:	2180      	movs	r1, #128	@ 0x80
 800fff8:	68f8      	ldr	r0, [r7, #12]
 800fffa:	f001 fcf7 	bl	80119ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fffe:	68f8      	ldr	r0, [r7, #12]
 8010000:	f001 f8d2 	bl	80111a8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801000a:	2b00      	cmp	r3, #0
 801000c:	d03a      	beq.n	8010084 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 801000e:	68f8      	ldr	r0, [r7, #12]
 8010010:	f7ff fe30 	bl	800fc74 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	2200      	movs	r2, #0
 8010018:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801001c:	e032      	b.n	8010084 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801001e:	7afb      	ldrb	r3, [r7, #11]
 8010020:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010024:	b2db      	uxtb	r3, r3
 8010026:	4619      	mov	r1, r3
 8010028:	68f8      	ldr	r0, [r7, #12]
 801002a:	f000 f986 	bl	801033a <USBD_CoreFindEP>
 801002e:	4603      	mov	r3, r0
 8010030:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010032:	7dfb      	ldrb	r3, [r7, #23]
 8010034:	2bff      	cmp	r3, #255	@ 0xff
 8010036:	d025      	beq.n	8010084 <USBD_LL_DataInStage+0x16c>
 8010038:	7dfb      	ldrb	r3, [r7, #23]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d122      	bne.n	8010084 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010044:	b2db      	uxtb	r3, r3
 8010046:	2b03      	cmp	r3, #3
 8010048:	d11c      	bne.n	8010084 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801004a:	7dfa      	ldrb	r2, [r7, #23]
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	32ae      	adds	r2, #174	@ 0xae
 8010050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010054:	695b      	ldr	r3, [r3, #20]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d014      	beq.n	8010084 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 801005a:	7dfa      	ldrb	r2, [r7, #23]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010062:	7dfa      	ldrb	r2, [r7, #23]
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	32ae      	adds	r2, #174	@ 0xae
 8010068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801006c:	695b      	ldr	r3, [r3, #20]
 801006e:	7afa      	ldrb	r2, [r7, #11]
 8010070:	4611      	mov	r1, r2
 8010072:	68f8      	ldr	r0, [r7, #12]
 8010074:	4798      	blx	r3
 8010076:	4603      	mov	r3, r0
 8010078:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801007a:	7dbb      	ldrb	r3, [r7, #22]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d001      	beq.n	8010084 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8010080:	7dbb      	ldrb	r3, [r7, #22]
 8010082:	e000      	b.n	8010086 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8010084:	2300      	movs	r3, #0
}
 8010086:	4618      	mov	r0, r3
 8010088:	3718      	adds	r7, #24
 801008a:	46bd      	mov	sp, r7
 801008c:	bd80      	pop	{r7, pc}

0801008e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801008e:	b580      	push	{r7, lr}
 8010090:	b084      	sub	sp, #16
 8010092:	af00      	add	r7, sp, #0
 8010094:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010096:	2300      	movs	r3, #0
 8010098:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	2201      	movs	r2, #1
 801009e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	2200      	movs	r2, #0
 80100a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	2200      	movs	r2, #0
 80100ae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2200      	movs	r2, #0
 80100b4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	2200      	movs	r2, #0
 80100bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d014      	beq.n	80100f4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100d0:	685b      	ldr	r3, [r3, #4]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d00e      	beq.n	80100f4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80100dc:	685b      	ldr	r3, [r3, #4]
 80100de:	687a      	ldr	r2, [r7, #4]
 80100e0:	6852      	ldr	r2, [r2, #4]
 80100e2:	b2d2      	uxtb	r2, r2
 80100e4:	4611      	mov	r1, r2
 80100e6:	6878      	ldr	r0, [r7, #4]
 80100e8:	4798      	blx	r3
 80100ea:	4603      	mov	r3, r0
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d001      	beq.n	80100f4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80100f0:	2303      	movs	r3, #3
 80100f2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80100f4:	2340      	movs	r3, #64	@ 0x40
 80100f6:	2200      	movs	r2, #0
 80100f8:	2100      	movs	r1, #0
 80100fa:	6878      	ldr	r0, [r7, #4]
 80100fc:	f001 fc31 	bl	8011962 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2201      	movs	r2, #1
 8010104:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2240      	movs	r2, #64	@ 0x40
 801010c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010110:	2340      	movs	r3, #64	@ 0x40
 8010112:	2200      	movs	r2, #0
 8010114:	2180      	movs	r1, #128	@ 0x80
 8010116:	6878      	ldr	r0, [r7, #4]
 8010118:	f001 fc23 	bl	8011962 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2201      	movs	r2, #1
 8010120:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2240      	movs	r2, #64	@ 0x40
 8010128:	841a      	strh	r2, [r3, #32]

  return ret;
 801012a:	7bfb      	ldrb	r3, [r7, #15]
}
 801012c:	4618      	mov	r0, r3
 801012e:	3710      	adds	r7, #16
 8010130:	46bd      	mov	sp, r7
 8010132:	bd80      	pop	{r7, pc}

08010134 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010134:	b480      	push	{r7}
 8010136:	b083      	sub	sp, #12
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
 801013c:	460b      	mov	r3, r1
 801013e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	78fa      	ldrb	r2, [r7, #3]
 8010144:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010146:	2300      	movs	r3, #0
}
 8010148:	4618      	mov	r0, r3
 801014a:	370c      	adds	r7, #12
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr

08010154 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010154:	b480      	push	{r7}
 8010156:	b083      	sub	sp, #12
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010162:	b2db      	uxtb	r3, r3
 8010164:	2b04      	cmp	r3, #4
 8010166:	d006      	beq.n	8010176 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801016e:	b2da      	uxtb	r2, r3
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	2204      	movs	r2, #4
 801017a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801017e:	2300      	movs	r3, #0
}
 8010180:	4618      	mov	r0, r3
 8010182:	370c      	adds	r7, #12
 8010184:	46bd      	mov	sp, r7
 8010186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801018a:	4770      	bx	lr

0801018c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801018c:	b480      	push	{r7}
 801018e:	b083      	sub	sp, #12
 8010190:	af00      	add	r7, sp, #0
 8010192:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801019a:	b2db      	uxtb	r3, r3
 801019c:	2b04      	cmp	r3, #4
 801019e:	d106      	bne.n	80101ae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80101a6:	b2da      	uxtb	r2, r3
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80101ae:	2300      	movs	r3, #0
}
 80101b0:	4618      	mov	r0, r3
 80101b2:	370c      	adds	r7, #12
 80101b4:	46bd      	mov	sp, r7
 80101b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ba:	4770      	bx	lr

080101bc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101ca:	b2db      	uxtb	r3, r3
 80101cc:	2b03      	cmp	r3, #3
 80101ce:	d110      	bne.n	80101f2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d00b      	beq.n	80101f2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101e0:	69db      	ldr	r3, [r3, #28]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d005      	beq.n	80101f2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101ec:	69db      	ldr	r3, [r3, #28]
 80101ee:	6878      	ldr	r0, [r7, #4]
 80101f0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80101f2:	2300      	movs	r3, #0
}
 80101f4:	4618      	mov	r0, r3
 80101f6:	3708      	adds	r7, #8
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}

080101fc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b082      	sub	sp, #8
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
 8010204:	460b      	mov	r3, r1
 8010206:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	32ae      	adds	r2, #174	@ 0xae
 8010212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d101      	bne.n	801021e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801021a:	2303      	movs	r3, #3
 801021c:	e01c      	b.n	8010258 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010224:	b2db      	uxtb	r3, r3
 8010226:	2b03      	cmp	r3, #3
 8010228:	d115      	bne.n	8010256 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	32ae      	adds	r2, #174	@ 0xae
 8010234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010238:	6a1b      	ldr	r3, [r3, #32]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d00b      	beq.n	8010256 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	32ae      	adds	r2, #174	@ 0xae
 8010248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801024c:	6a1b      	ldr	r3, [r3, #32]
 801024e:	78fa      	ldrb	r2, [r7, #3]
 8010250:	4611      	mov	r1, r2
 8010252:	6878      	ldr	r0, [r7, #4]
 8010254:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010256:	2300      	movs	r3, #0
}
 8010258:	4618      	mov	r0, r3
 801025a:	3708      	adds	r7, #8
 801025c:	46bd      	mov	sp, r7
 801025e:	bd80      	pop	{r7, pc}

08010260 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
 8010268:	460b      	mov	r3, r1
 801026a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	32ae      	adds	r2, #174	@ 0xae
 8010276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801027a:	2b00      	cmp	r3, #0
 801027c:	d101      	bne.n	8010282 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801027e:	2303      	movs	r3, #3
 8010280:	e01c      	b.n	80102bc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010288:	b2db      	uxtb	r3, r3
 801028a:	2b03      	cmp	r3, #3
 801028c:	d115      	bne.n	80102ba <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	32ae      	adds	r2, #174	@ 0xae
 8010298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801029c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d00b      	beq.n	80102ba <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	32ae      	adds	r2, #174	@ 0xae
 80102ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b2:	78fa      	ldrb	r2, [r7, #3]
 80102b4:	4611      	mov	r1, r2
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80102ba:	2300      	movs	r3, #0
}
 80102bc:	4618      	mov	r0, r3
 80102be:	3708      	adds	r7, #8
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80102c4:	b480      	push	{r7}
 80102c6:	b083      	sub	sp, #12
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80102cc:	2300      	movs	r3, #0
}
 80102ce:	4618      	mov	r0, r3
 80102d0:	370c      	adds	r7, #12
 80102d2:	46bd      	mov	sp, r7
 80102d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d8:	4770      	bx	lr

080102da <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80102da:	b580      	push	{r7, lr}
 80102dc:	b084      	sub	sp, #16
 80102de:	af00      	add	r7, sp, #0
 80102e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80102e2:	2300      	movs	r3, #0
 80102e4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2201      	movs	r2, #1
 80102ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d00e      	beq.n	8010316 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	687a      	ldr	r2, [r7, #4]
 8010302:	6852      	ldr	r2, [r2, #4]
 8010304:	b2d2      	uxtb	r2, r2
 8010306:	4611      	mov	r1, r2
 8010308:	6878      	ldr	r0, [r7, #4]
 801030a:	4798      	blx	r3
 801030c:	4603      	mov	r3, r0
 801030e:	2b00      	cmp	r3, #0
 8010310:	d001      	beq.n	8010316 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010312:	2303      	movs	r3, #3
 8010314:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010316:	7bfb      	ldrb	r3, [r7, #15]
}
 8010318:	4618      	mov	r0, r3
 801031a:	3710      	adds	r7, #16
 801031c:	46bd      	mov	sp, r7
 801031e:	bd80      	pop	{r7, pc}

08010320 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010320:	b480      	push	{r7}
 8010322:	b083      	sub	sp, #12
 8010324:	af00      	add	r7, sp, #0
 8010326:	6078      	str	r0, [r7, #4]
 8010328:	460b      	mov	r3, r1
 801032a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801032c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801032e:	4618      	mov	r0, r3
 8010330:	370c      	adds	r7, #12
 8010332:	46bd      	mov	sp, r7
 8010334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010338:	4770      	bx	lr

0801033a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801033a:	b480      	push	{r7}
 801033c:	b083      	sub	sp, #12
 801033e:	af00      	add	r7, sp, #0
 8010340:	6078      	str	r0, [r7, #4]
 8010342:	460b      	mov	r3, r1
 8010344:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010346:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010348:	4618      	mov	r0, r3
 801034a:	370c      	adds	r7, #12
 801034c:	46bd      	mov	sp, r7
 801034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010352:	4770      	bx	lr

08010354 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010354:	b580      	push	{r7, lr}
 8010356:	b086      	sub	sp, #24
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
 801035c:	460b      	mov	r3, r1
 801035e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010368:	2300      	movs	r3, #0
 801036a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	885b      	ldrh	r3, [r3, #2]
 8010370:	b29b      	uxth	r3, r3
 8010372:	68fa      	ldr	r2, [r7, #12]
 8010374:	7812      	ldrb	r2, [r2, #0]
 8010376:	4293      	cmp	r3, r2
 8010378:	d91f      	bls.n	80103ba <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	781b      	ldrb	r3, [r3, #0]
 801037e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010380:	e013      	b.n	80103aa <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010382:	f107 030a 	add.w	r3, r7, #10
 8010386:	4619      	mov	r1, r3
 8010388:	6978      	ldr	r0, [r7, #20]
 801038a:	f000 f81b 	bl	80103c4 <USBD_GetNextDesc>
 801038e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010390:	697b      	ldr	r3, [r7, #20]
 8010392:	785b      	ldrb	r3, [r3, #1]
 8010394:	2b05      	cmp	r3, #5
 8010396:	d108      	bne.n	80103aa <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010398:	697b      	ldr	r3, [r7, #20]
 801039a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801039c:	693b      	ldr	r3, [r7, #16]
 801039e:	789b      	ldrb	r3, [r3, #2]
 80103a0:	78fa      	ldrb	r2, [r7, #3]
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d008      	beq.n	80103b8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80103a6:	2300      	movs	r3, #0
 80103a8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	885b      	ldrh	r3, [r3, #2]
 80103ae:	b29a      	uxth	r2, r3
 80103b0:	897b      	ldrh	r3, [r7, #10]
 80103b2:	429a      	cmp	r2, r3
 80103b4:	d8e5      	bhi.n	8010382 <USBD_GetEpDesc+0x2e>
 80103b6:	e000      	b.n	80103ba <USBD_GetEpDesc+0x66>
          break;
 80103b8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80103ba:	693b      	ldr	r3, [r7, #16]
}
 80103bc:	4618      	mov	r0, r3
 80103be:	3718      	adds	r7, #24
 80103c0:	46bd      	mov	sp, r7
 80103c2:	bd80      	pop	{r7, pc}

080103c4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b085      	sub	sp, #20
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80103d2:	683b      	ldr	r3, [r7, #0]
 80103d4:	881b      	ldrh	r3, [r3, #0]
 80103d6:	68fa      	ldr	r2, [r7, #12]
 80103d8:	7812      	ldrb	r2, [r2, #0]
 80103da:	4413      	add	r3, r2
 80103dc:	b29a      	uxth	r2, r3
 80103de:	683b      	ldr	r3, [r7, #0]
 80103e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	461a      	mov	r2, r3
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	4413      	add	r3, r2
 80103ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80103ee:	68fb      	ldr	r3, [r7, #12]
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3714      	adds	r7, #20
 80103f4:	46bd      	mov	sp, r7
 80103f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fa:	4770      	bx	lr

080103fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b087      	sub	sp, #28
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	781b      	ldrb	r3, [r3, #0]
 801040c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801040e:	697b      	ldr	r3, [r7, #20]
 8010410:	3301      	adds	r3, #1
 8010412:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010414:	697b      	ldr	r3, [r7, #20]
 8010416:	781b      	ldrb	r3, [r3, #0]
 8010418:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801041a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801041e:	021b      	lsls	r3, r3, #8
 8010420:	b21a      	sxth	r2, r3
 8010422:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010426:	4313      	orrs	r3, r2
 8010428:	b21b      	sxth	r3, r3
 801042a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801042c:	89fb      	ldrh	r3, [r7, #14]
}
 801042e:	4618      	mov	r0, r3
 8010430:	371c      	adds	r7, #28
 8010432:	46bd      	mov	sp, r7
 8010434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010438:	4770      	bx	lr
	...

0801043c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b084      	sub	sp, #16
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010446:	2300      	movs	r3, #0
 8010448:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	781b      	ldrb	r3, [r3, #0]
 801044e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010452:	2b40      	cmp	r3, #64	@ 0x40
 8010454:	d005      	beq.n	8010462 <USBD_StdDevReq+0x26>
 8010456:	2b40      	cmp	r3, #64	@ 0x40
 8010458:	d857      	bhi.n	801050a <USBD_StdDevReq+0xce>
 801045a:	2b00      	cmp	r3, #0
 801045c:	d00f      	beq.n	801047e <USBD_StdDevReq+0x42>
 801045e:	2b20      	cmp	r3, #32
 8010460:	d153      	bne.n	801050a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	32ae      	adds	r2, #174	@ 0xae
 801046c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010470:	689b      	ldr	r3, [r3, #8]
 8010472:	6839      	ldr	r1, [r7, #0]
 8010474:	6878      	ldr	r0, [r7, #4]
 8010476:	4798      	blx	r3
 8010478:	4603      	mov	r3, r0
 801047a:	73fb      	strb	r3, [r7, #15]
      break;
 801047c:	e04a      	b.n	8010514 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801047e:	683b      	ldr	r3, [r7, #0]
 8010480:	785b      	ldrb	r3, [r3, #1]
 8010482:	2b09      	cmp	r3, #9
 8010484:	d83b      	bhi.n	80104fe <USBD_StdDevReq+0xc2>
 8010486:	a201      	add	r2, pc, #4	@ (adr r2, 801048c <USBD_StdDevReq+0x50>)
 8010488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801048c:	080104e1 	.word	0x080104e1
 8010490:	080104f5 	.word	0x080104f5
 8010494:	080104ff 	.word	0x080104ff
 8010498:	080104eb 	.word	0x080104eb
 801049c:	080104ff 	.word	0x080104ff
 80104a0:	080104bf 	.word	0x080104bf
 80104a4:	080104b5 	.word	0x080104b5
 80104a8:	080104ff 	.word	0x080104ff
 80104ac:	080104d7 	.word	0x080104d7
 80104b0:	080104c9 	.word	0x080104c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80104b4:	6839      	ldr	r1, [r7, #0]
 80104b6:	6878      	ldr	r0, [r7, #4]
 80104b8:	f000 fa3e 	bl	8010938 <USBD_GetDescriptor>
          break;
 80104bc:	e024      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80104be:	6839      	ldr	r1, [r7, #0]
 80104c0:	6878      	ldr	r0, [r7, #4]
 80104c2:	f000 fba3 	bl	8010c0c <USBD_SetAddress>
          break;
 80104c6:	e01f      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80104c8:	6839      	ldr	r1, [r7, #0]
 80104ca:	6878      	ldr	r0, [r7, #4]
 80104cc:	f000 fbe2 	bl	8010c94 <USBD_SetConfig>
 80104d0:	4603      	mov	r3, r0
 80104d2:	73fb      	strb	r3, [r7, #15]
          break;
 80104d4:	e018      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80104d6:	6839      	ldr	r1, [r7, #0]
 80104d8:	6878      	ldr	r0, [r7, #4]
 80104da:	f000 fc85 	bl	8010de8 <USBD_GetConfig>
          break;
 80104de:	e013      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80104e0:	6839      	ldr	r1, [r7, #0]
 80104e2:	6878      	ldr	r0, [r7, #4]
 80104e4:	f000 fcb6 	bl	8010e54 <USBD_GetStatus>
          break;
 80104e8:	e00e      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80104ea:	6839      	ldr	r1, [r7, #0]
 80104ec:	6878      	ldr	r0, [r7, #4]
 80104ee:	f000 fce5 	bl	8010ebc <USBD_SetFeature>
          break;
 80104f2:	e009      	b.n	8010508 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80104f4:	6839      	ldr	r1, [r7, #0]
 80104f6:	6878      	ldr	r0, [r7, #4]
 80104f8:	f000 fd09 	bl	8010f0e <USBD_ClrFeature>
          break;
 80104fc:	e004      	b.n	8010508 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80104fe:	6839      	ldr	r1, [r7, #0]
 8010500:	6878      	ldr	r0, [r7, #4]
 8010502:	f000 fd60 	bl	8010fc6 <USBD_CtlError>
          break;
 8010506:	bf00      	nop
      }
      break;
 8010508:	e004      	b.n	8010514 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801050a:	6839      	ldr	r1, [r7, #0]
 801050c:	6878      	ldr	r0, [r7, #4]
 801050e:	f000 fd5a 	bl	8010fc6 <USBD_CtlError>
      break;
 8010512:	bf00      	nop
  }

  return ret;
 8010514:	7bfb      	ldrb	r3, [r7, #15]
}
 8010516:	4618      	mov	r0, r3
 8010518:	3710      	adds	r7, #16
 801051a:	46bd      	mov	sp, r7
 801051c:	bd80      	pop	{r7, pc}
 801051e:	bf00      	nop

08010520 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010520:	b580      	push	{r7, lr}
 8010522:	b084      	sub	sp, #16
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
 8010528:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801052a:	2300      	movs	r3, #0
 801052c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801052e:	683b      	ldr	r3, [r7, #0]
 8010530:	781b      	ldrb	r3, [r3, #0]
 8010532:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010536:	2b40      	cmp	r3, #64	@ 0x40
 8010538:	d005      	beq.n	8010546 <USBD_StdItfReq+0x26>
 801053a:	2b40      	cmp	r3, #64	@ 0x40
 801053c:	d852      	bhi.n	80105e4 <USBD_StdItfReq+0xc4>
 801053e:	2b00      	cmp	r3, #0
 8010540:	d001      	beq.n	8010546 <USBD_StdItfReq+0x26>
 8010542:	2b20      	cmp	r3, #32
 8010544:	d14e      	bne.n	80105e4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801054c:	b2db      	uxtb	r3, r3
 801054e:	3b01      	subs	r3, #1
 8010550:	2b02      	cmp	r3, #2
 8010552:	d840      	bhi.n	80105d6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	889b      	ldrh	r3, [r3, #4]
 8010558:	b2db      	uxtb	r3, r3
 801055a:	2b01      	cmp	r3, #1
 801055c:	d836      	bhi.n	80105cc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801055e:	683b      	ldr	r3, [r7, #0]
 8010560:	889b      	ldrh	r3, [r3, #4]
 8010562:	b2db      	uxtb	r3, r3
 8010564:	4619      	mov	r1, r3
 8010566:	6878      	ldr	r0, [r7, #4]
 8010568:	f7ff feda 	bl	8010320 <USBD_CoreFindIF>
 801056c:	4603      	mov	r3, r0
 801056e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010570:	7bbb      	ldrb	r3, [r7, #14]
 8010572:	2bff      	cmp	r3, #255	@ 0xff
 8010574:	d01d      	beq.n	80105b2 <USBD_StdItfReq+0x92>
 8010576:	7bbb      	ldrb	r3, [r7, #14]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d11a      	bne.n	80105b2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801057c:	7bba      	ldrb	r2, [r7, #14]
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	32ae      	adds	r2, #174	@ 0xae
 8010582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010586:	689b      	ldr	r3, [r3, #8]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d00f      	beq.n	80105ac <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801058c:	7bba      	ldrb	r2, [r7, #14]
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010594:	7bba      	ldrb	r2, [r7, #14]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	32ae      	adds	r2, #174	@ 0xae
 801059a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801059e:	689b      	ldr	r3, [r3, #8]
 80105a0:	6839      	ldr	r1, [r7, #0]
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	4798      	blx	r3
 80105a6:	4603      	mov	r3, r0
 80105a8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80105aa:	e004      	b.n	80105b6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80105ac:	2303      	movs	r3, #3
 80105ae:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80105b0:	e001      	b.n	80105b6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80105b2:	2303      	movs	r3, #3
 80105b4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	88db      	ldrh	r3, [r3, #6]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d110      	bne.n	80105e0 <USBD_StdItfReq+0xc0>
 80105be:	7bfb      	ldrb	r3, [r7, #15]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d10d      	bne.n	80105e0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f000 fddc 	bl	8011182 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80105ca:	e009      	b.n	80105e0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80105cc:	6839      	ldr	r1, [r7, #0]
 80105ce:	6878      	ldr	r0, [r7, #4]
 80105d0:	f000 fcf9 	bl	8010fc6 <USBD_CtlError>
          break;
 80105d4:	e004      	b.n	80105e0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80105d6:	6839      	ldr	r1, [r7, #0]
 80105d8:	6878      	ldr	r0, [r7, #4]
 80105da:	f000 fcf4 	bl	8010fc6 <USBD_CtlError>
          break;
 80105de:	e000      	b.n	80105e2 <USBD_StdItfReq+0xc2>
          break;
 80105e0:	bf00      	nop
      }
      break;
 80105e2:	e004      	b.n	80105ee <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80105e4:	6839      	ldr	r1, [r7, #0]
 80105e6:	6878      	ldr	r0, [r7, #4]
 80105e8:	f000 fced 	bl	8010fc6 <USBD_CtlError>
      break;
 80105ec:	bf00      	nop
  }

  return ret;
 80105ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80105f0:	4618      	mov	r0, r3
 80105f2:	3710      	adds	r7, #16
 80105f4:	46bd      	mov	sp, r7
 80105f6:	bd80      	pop	{r7, pc}

080105f8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b084      	sub	sp, #16
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
 8010600:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010602:	2300      	movs	r3, #0
 8010604:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	889b      	ldrh	r3, [r3, #4]
 801060a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	781b      	ldrb	r3, [r3, #0]
 8010610:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010614:	2b40      	cmp	r3, #64	@ 0x40
 8010616:	d007      	beq.n	8010628 <USBD_StdEPReq+0x30>
 8010618:	2b40      	cmp	r3, #64	@ 0x40
 801061a:	f200 8181 	bhi.w	8010920 <USBD_StdEPReq+0x328>
 801061e:	2b00      	cmp	r3, #0
 8010620:	d02a      	beq.n	8010678 <USBD_StdEPReq+0x80>
 8010622:	2b20      	cmp	r3, #32
 8010624:	f040 817c 	bne.w	8010920 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010628:	7bbb      	ldrb	r3, [r7, #14]
 801062a:	4619      	mov	r1, r3
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f7ff fe84 	bl	801033a <USBD_CoreFindEP>
 8010632:	4603      	mov	r3, r0
 8010634:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010636:	7b7b      	ldrb	r3, [r7, #13]
 8010638:	2bff      	cmp	r3, #255	@ 0xff
 801063a:	f000 8176 	beq.w	801092a <USBD_StdEPReq+0x332>
 801063e:	7b7b      	ldrb	r3, [r7, #13]
 8010640:	2b00      	cmp	r3, #0
 8010642:	f040 8172 	bne.w	801092a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8010646:	7b7a      	ldrb	r2, [r7, #13]
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801064e:	7b7a      	ldrb	r2, [r7, #13]
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	32ae      	adds	r2, #174	@ 0xae
 8010654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010658:	689b      	ldr	r3, [r3, #8]
 801065a:	2b00      	cmp	r3, #0
 801065c:	f000 8165 	beq.w	801092a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010660:	7b7a      	ldrb	r2, [r7, #13]
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	32ae      	adds	r2, #174	@ 0xae
 8010666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801066a:	689b      	ldr	r3, [r3, #8]
 801066c:	6839      	ldr	r1, [r7, #0]
 801066e:	6878      	ldr	r0, [r7, #4]
 8010670:	4798      	blx	r3
 8010672:	4603      	mov	r3, r0
 8010674:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010676:	e158      	b.n	801092a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	785b      	ldrb	r3, [r3, #1]
 801067c:	2b03      	cmp	r3, #3
 801067e:	d008      	beq.n	8010692 <USBD_StdEPReq+0x9a>
 8010680:	2b03      	cmp	r3, #3
 8010682:	f300 8147 	bgt.w	8010914 <USBD_StdEPReq+0x31c>
 8010686:	2b00      	cmp	r3, #0
 8010688:	f000 809b 	beq.w	80107c2 <USBD_StdEPReq+0x1ca>
 801068c:	2b01      	cmp	r3, #1
 801068e:	d03c      	beq.n	801070a <USBD_StdEPReq+0x112>
 8010690:	e140      	b.n	8010914 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010698:	b2db      	uxtb	r3, r3
 801069a:	2b02      	cmp	r3, #2
 801069c:	d002      	beq.n	80106a4 <USBD_StdEPReq+0xac>
 801069e:	2b03      	cmp	r3, #3
 80106a0:	d016      	beq.n	80106d0 <USBD_StdEPReq+0xd8>
 80106a2:	e02c      	b.n	80106fe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80106a4:	7bbb      	ldrb	r3, [r7, #14]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d00d      	beq.n	80106c6 <USBD_StdEPReq+0xce>
 80106aa:	7bbb      	ldrb	r3, [r7, #14]
 80106ac:	2b80      	cmp	r3, #128	@ 0x80
 80106ae:	d00a      	beq.n	80106c6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80106b0:	7bbb      	ldrb	r3, [r7, #14]
 80106b2:	4619      	mov	r1, r3
 80106b4:	6878      	ldr	r0, [r7, #4]
 80106b6:	f001 f999 	bl	80119ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80106ba:	2180      	movs	r1, #128	@ 0x80
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	f001 f995 	bl	80119ec <USBD_LL_StallEP>
 80106c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80106c4:	e020      	b.n	8010708 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80106c6:	6839      	ldr	r1, [r7, #0]
 80106c8:	6878      	ldr	r0, [r7, #4]
 80106ca:	f000 fc7c 	bl	8010fc6 <USBD_CtlError>
              break;
 80106ce:	e01b      	b.n	8010708 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80106d0:	683b      	ldr	r3, [r7, #0]
 80106d2:	885b      	ldrh	r3, [r3, #2]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d10e      	bne.n	80106f6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80106d8:	7bbb      	ldrb	r3, [r7, #14]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d00b      	beq.n	80106f6 <USBD_StdEPReq+0xfe>
 80106de:	7bbb      	ldrb	r3, [r7, #14]
 80106e0:	2b80      	cmp	r3, #128	@ 0x80
 80106e2:	d008      	beq.n	80106f6 <USBD_StdEPReq+0xfe>
 80106e4:	683b      	ldr	r3, [r7, #0]
 80106e6:	88db      	ldrh	r3, [r3, #6]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d104      	bne.n	80106f6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80106ec:	7bbb      	ldrb	r3, [r7, #14]
 80106ee:	4619      	mov	r1, r3
 80106f0:	6878      	ldr	r0, [r7, #4]
 80106f2:	f001 f97b 	bl	80119ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80106f6:	6878      	ldr	r0, [r7, #4]
 80106f8:	f000 fd43 	bl	8011182 <USBD_CtlSendStatus>

              break;
 80106fc:	e004      	b.n	8010708 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80106fe:	6839      	ldr	r1, [r7, #0]
 8010700:	6878      	ldr	r0, [r7, #4]
 8010702:	f000 fc60 	bl	8010fc6 <USBD_CtlError>
              break;
 8010706:	bf00      	nop
          }
          break;
 8010708:	e109      	b.n	801091e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010710:	b2db      	uxtb	r3, r3
 8010712:	2b02      	cmp	r3, #2
 8010714:	d002      	beq.n	801071c <USBD_StdEPReq+0x124>
 8010716:	2b03      	cmp	r3, #3
 8010718:	d016      	beq.n	8010748 <USBD_StdEPReq+0x150>
 801071a:	e04b      	b.n	80107b4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801071c:	7bbb      	ldrb	r3, [r7, #14]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d00d      	beq.n	801073e <USBD_StdEPReq+0x146>
 8010722:	7bbb      	ldrb	r3, [r7, #14]
 8010724:	2b80      	cmp	r3, #128	@ 0x80
 8010726:	d00a      	beq.n	801073e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010728:	7bbb      	ldrb	r3, [r7, #14]
 801072a:	4619      	mov	r1, r3
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	f001 f95d 	bl	80119ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010732:	2180      	movs	r1, #128	@ 0x80
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f001 f959 	bl	80119ec <USBD_LL_StallEP>
 801073a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801073c:	e040      	b.n	80107c0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801073e:	6839      	ldr	r1, [r7, #0]
 8010740:	6878      	ldr	r0, [r7, #4]
 8010742:	f000 fc40 	bl	8010fc6 <USBD_CtlError>
              break;
 8010746:	e03b      	b.n	80107c0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010748:	683b      	ldr	r3, [r7, #0]
 801074a:	885b      	ldrh	r3, [r3, #2]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d136      	bne.n	80107be <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010750:	7bbb      	ldrb	r3, [r7, #14]
 8010752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010756:	2b00      	cmp	r3, #0
 8010758:	d004      	beq.n	8010764 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801075a:	7bbb      	ldrb	r3, [r7, #14]
 801075c:	4619      	mov	r1, r3
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f001 f963 	bl	8011a2a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010764:	6878      	ldr	r0, [r7, #4]
 8010766:	f000 fd0c 	bl	8011182 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801076a:	7bbb      	ldrb	r3, [r7, #14]
 801076c:	4619      	mov	r1, r3
 801076e:	6878      	ldr	r0, [r7, #4]
 8010770:	f7ff fde3 	bl	801033a <USBD_CoreFindEP>
 8010774:	4603      	mov	r3, r0
 8010776:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010778:	7b7b      	ldrb	r3, [r7, #13]
 801077a:	2bff      	cmp	r3, #255	@ 0xff
 801077c:	d01f      	beq.n	80107be <USBD_StdEPReq+0x1c6>
 801077e:	7b7b      	ldrb	r3, [r7, #13]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d11c      	bne.n	80107be <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010784:	7b7a      	ldrb	r2, [r7, #13]
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801078c:	7b7a      	ldrb	r2, [r7, #13]
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	32ae      	adds	r2, #174	@ 0xae
 8010792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010796:	689b      	ldr	r3, [r3, #8]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d010      	beq.n	80107be <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801079c:	7b7a      	ldrb	r2, [r7, #13]
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	32ae      	adds	r2, #174	@ 0xae
 80107a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107a6:	689b      	ldr	r3, [r3, #8]
 80107a8:	6839      	ldr	r1, [r7, #0]
 80107aa:	6878      	ldr	r0, [r7, #4]
 80107ac:	4798      	blx	r3
 80107ae:	4603      	mov	r3, r0
 80107b0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80107b2:	e004      	b.n	80107be <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80107b4:	6839      	ldr	r1, [r7, #0]
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f000 fc05 	bl	8010fc6 <USBD_CtlError>
              break;
 80107bc:	e000      	b.n	80107c0 <USBD_StdEPReq+0x1c8>
              break;
 80107be:	bf00      	nop
          }
          break;
 80107c0:	e0ad      	b.n	801091e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	2b02      	cmp	r3, #2
 80107cc:	d002      	beq.n	80107d4 <USBD_StdEPReq+0x1dc>
 80107ce:	2b03      	cmp	r3, #3
 80107d0:	d033      	beq.n	801083a <USBD_StdEPReq+0x242>
 80107d2:	e099      	b.n	8010908 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80107d4:	7bbb      	ldrb	r3, [r7, #14]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d007      	beq.n	80107ea <USBD_StdEPReq+0x1f2>
 80107da:	7bbb      	ldrb	r3, [r7, #14]
 80107dc:	2b80      	cmp	r3, #128	@ 0x80
 80107de:	d004      	beq.n	80107ea <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80107e0:	6839      	ldr	r1, [r7, #0]
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 fbef 	bl	8010fc6 <USBD_CtlError>
                break;
 80107e8:	e093      	b.n	8010912 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80107ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	da0b      	bge.n	801080a <USBD_StdEPReq+0x212>
 80107f2:	7bbb      	ldrb	r3, [r7, #14]
 80107f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80107f8:	4613      	mov	r3, r2
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	4413      	add	r3, r2
 80107fe:	009b      	lsls	r3, r3, #2
 8010800:	3310      	adds	r3, #16
 8010802:	687a      	ldr	r2, [r7, #4]
 8010804:	4413      	add	r3, r2
 8010806:	3304      	adds	r3, #4
 8010808:	e00b      	b.n	8010822 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801080a:	7bbb      	ldrb	r3, [r7, #14]
 801080c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010810:	4613      	mov	r3, r2
 8010812:	009b      	lsls	r3, r3, #2
 8010814:	4413      	add	r3, r2
 8010816:	009b      	lsls	r3, r3, #2
 8010818:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801081c:	687a      	ldr	r2, [r7, #4]
 801081e:	4413      	add	r3, r2
 8010820:	3304      	adds	r3, #4
 8010822:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010824:	68bb      	ldr	r3, [r7, #8]
 8010826:	2200      	movs	r2, #0
 8010828:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	330e      	adds	r3, #14
 801082e:	2202      	movs	r2, #2
 8010830:	4619      	mov	r1, r3
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f000 fc44 	bl	80110c0 <USBD_CtlSendData>
              break;
 8010838:	e06b      	b.n	8010912 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801083a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801083e:	2b00      	cmp	r3, #0
 8010840:	da11      	bge.n	8010866 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010842:	7bbb      	ldrb	r3, [r7, #14]
 8010844:	f003 020f 	and.w	r2, r3, #15
 8010848:	6879      	ldr	r1, [r7, #4]
 801084a:	4613      	mov	r3, r2
 801084c:	009b      	lsls	r3, r3, #2
 801084e:	4413      	add	r3, r2
 8010850:	009b      	lsls	r3, r3, #2
 8010852:	440b      	add	r3, r1
 8010854:	3323      	adds	r3, #35	@ 0x23
 8010856:	781b      	ldrb	r3, [r3, #0]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d117      	bne.n	801088c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 801085c:	6839      	ldr	r1, [r7, #0]
 801085e:	6878      	ldr	r0, [r7, #4]
 8010860:	f000 fbb1 	bl	8010fc6 <USBD_CtlError>
                  break;
 8010864:	e055      	b.n	8010912 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010866:	7bbb      	ldrb	r3, [r7, #14]
 8010868:	f003 020f 	and.w	r2, r3, #15
 801086c:	6879      	ldr	r1, [r7, #4]
 801086e:	4613      	mov	r3, r2
 8010870:	009b      	lsls	r3, r3, #2
 8010872:	4413      	add	r3, r2
 8010874:	009b      	lsls	r3, r3, #2
 8010876:	440b      	add	r3, r1
 8010878:	f203 1363 	addw	r3, r3, #355	@ 0x163
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d104      	bne.n	801088c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8010882:	6839      	ldr	r1, [r7, #0]
 8010884:	6878      	ldr	r0, [r7, #4]
 8010886:	f000 fb9e 	bl	8010fc6 <USBD_CtlError>
                  break;
 801088a:	e042      	b.n	8010912 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801088c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010890:	2b00      	cmp	r3, #0
 8010892:	da0b      	bge.n	80108ac <USBD_StdEPReq+0x2b4>
 8010894:	7bbb      	ldrb	r3, [r7, #14]
 8010896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801089a:	4613      	mov	r3, r2
 801089c:	009b      	lsls	r3, r3, #2
 801089e:	4413      	add	r3, r2
 80108a0:	009b      	lsls	r3, r3, #2
 80108a2:	3310      	adds	r3, #16
 80108a4:	687a      	ldr	r2, [r7, #4]
 80108a6:	4413      	add	r3, r2
 80108a8:	3304      	adds	r3, #4
 80108aa:	e00b      	b.n	80108c4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80108ac:	7bbb      	ldrb	r3, [r7, #14]
 80108ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80108b2:	4613      	mov	r3, r2
 80108b4:	009b      	lsls	r3, r3, #2
 80108b6:	4413      	add	r3, r2
 80108b8:	009b      	lsls	r3, r3, #2
 80108ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80108be:	687a      	ldr	r2, [r7, #4]
 80108c0:	4413      	add	r3, r2
 80108c2:	3304      	adds	r3, #4
 80108c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80108c6:	7bbb      	ldrb	r3, [r7, #14]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d002      	beq.n	80108d2 <USBD_StdEPReq+0x2da>
 80108cc:	7bbb      	ldrb	r3, [r7, #14]
 80108ce:	2b80      	cmp	r3, #128	@ 0x80
 80108d0:	d103      	bne.n	80108da <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	2200      	movs	r2, #0
 80108d6:	739a      	strb	r2, [r3, #14]
 80108d8:	e00e      	b.n	80108f8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80108da:	7bbb      	ldrb	r3, [r7, #14]
 80108dc:	4619      	mov	r1, r3
 80108de:	6878      	ldr	r0, [r7, #4]
 80108e0:	f001 f8c2 	bl	8011a68 <USBD_LL_IsStallEP>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d003      	beq.n	80108f2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80108ea:	68bb      	ldr	r3, [r7, #8]
 80108ec:	2201      	movs	r2, #1
 80108ee:	739a      	strb	r2, [r3, #14]
 80108f0:	e002      	b.n	80108f8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80108f2:	68bb      	ldr	r3, [r7, #8]
 80108f4:	2200      	movs	r2, #0
 80108f6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80108f8:	68bb      	ldr	r3, [r7, #8]
 80108fa:	330e      	adds	r3, #14
 80108fc:	2202      	movs	r2, #2
 80108fe:	4619      	mov	r1, r3
 8010900:	6878      	ldr	r0, [r7, #4]
 8010902:	f000 fbdd 	bl	80110c0 <USBD_CtlSendData>
              break;
 8010906:	e004      	b.n	8010912 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8010908:	6839      	ldr	r1, [r7, #0]
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	f000 fb5b 	bl	8010fc6 <USBD_CtlError>
              break;
 8010910:	bf00      	nop
          }
          break;
 8010912:	e004      	b.n	801091e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8010914:	6839      	ldr	r1, [r7, #0]
 8010916:	6878      	ldr	r0, [r7, #4]
 8010918:	f000 fb55 	bl	8010fc6 <USBD_CtlError>
          break;
 801091c:	bf00      	nop
      }
      break;
 801091e:	e005      	b.n	801092c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8010920:	6839      	ldr	r1, [r7, #0]
 8010922:	6878      	ldr	r0, [r7, #4]
 8010924:	f000 fb4f 	bl	8010fc6 <USBD_CtlError>
      break;
 8010928:	e000      	b.n	801092c <USBD_StdEPReq+0x334>
      break;
 801092a:	bf00      	nop
  }

  return ret;
 801092c:	7bfb      	ldrb	r3, [r7, #15]
}
 801092e:	4618      	mov	r0, r3
 8010930:	3710      	adds	r7, #16
 8010932:	46bd      	mov	sp, r7
 8010934:	bd80      	pop	{r7, pc}
	...

08010938 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b084      	sub	sp, #16
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
 8010940:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010942:	2300      	movs	r3, #0
 8010944:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010946:	2300      	movs	r3, #0
 8010948:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801094a:	2300      	movs	r3, #0
 801094c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	885b      	ldrh	r3, [r3, #2]
 8010952:	0a1b      	lsrs	r3, r3, #8
 8010954:	b29b      	uxth	r3, r3
 8010956:	3b01      	subs	r3, #1
 8010958:	2b06      	cmp	r3, #6
 801095a:	f200 8128 	bhi.w	8010bae <USBD_GetDescriptor+0x276>
 801095e:	a201      	add	r2, pc, #4	@ (adr r2, 8010964 <USBD_GetDescriptor+0x2c>)
 8010960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010964:	08010981 	.word	0x08010981
 8010968:	08010999 	.word	0x08010999
 801096c:	080109d9 	.word	0x080109d9
 8010970:	08010baf 	.word	0x08010baf
 8010974:	08010baf 	.word	0x08010baf
 8010978:	08010b4f 	.word	0x08010b4f
 801097c:	08010b7b 	.word	0x08010b7b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	687a      	ldr	r2, [r7, #4]
 801098a:	7c12      	ldrb	r2, [r2, #16]
 801098c:	f107 0108 	add.w	r1, r7, #8
 8010990:	4610      	mov	r0, r2
 8010992:	4798      	blx	r3
 8010994:	60f8      	str	r0, [r7, #12]
      break;
 8010996:	e112      	b.n	8010bbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	7c1b      	ldrb	r3, [r3, #16]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d10d      	bne.n	80109bc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109a8:	f107 0208 	add.w	r2, r7, #8
 80109ac:	4610      	mov	r0, r2
 80109ae:	4798      	blx	r3
 80109b0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	3301      	adds	r3, #1
 80109b6:	2202      	movs	r2, #2
 80109b8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80109ba:	e100      	b.n	8010bbe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109c4:	f107 0208 	add.w	r2, r7, #8
 80109c8:	4610      	mov	r0, r2
 80109ca:	4798      	blx	r3
 80109cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	3301      	adds	r3, #1
 80109d2:	2202      	movs	r2, #2
 80109d4:	701a      	strb	r2, [r3, #0]
      break;
 80109d6:	e0f2      	b.n	8010bbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	885b      	ldrh	r3, [r3, #2]
 80109dc:	b2db      	uxtb	r3, r3
 80109de:	2b05      	cmp	r3, #5
 80109e0:	f200 80ac 	bhi.w	8010b3c <USBD_GetDescriptor+0x204>
 80109e4:	a201      	add	r2, pc, #4	@ (adr r2, 80109ec <USBD_GetDescriptor+0xb4>)
 80109e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109ea:	bf00      	nop
 80109ec:	08010a05 	.word	0x08010a05
 80109f0:	08010a39 	.word	0x08010a39
 80109f4:	08010a6d 	.word	0x08010a6d
 80109f8:	08010aa1 	.word	0x08010aa1
 80109fc:	08010ad5 	.word	0x08010ad5
 8010a00:	08010b09 	.word	0x08010b09
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a0a:	685b      	ldr	r3, [r3, #4]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d00b      	beq.n	8010a28 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a16:	685b      	ldr	r3, [r3, #4]
 8010a18:	687a      	ldr	r2, [r7, #4]
 8010a1a:	7c12      	ldrb	r2, [r2, #16]
 8010a1c:	f107 0108 	add.w	r1, r7, #8
 8010a20:	4610      	mov	r0, r2
 8010a22:	4798      	blx	r3
 8010a24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a26:	e091      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010a28:	6839      	ldr	r1, [r7, #0]
 8010a2a:	6878      	ldr	r0, [r7, #4]
 8010a2c:	f000 facb 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010a30:	7afb      	ldrb	r3, [r7, #11]
 8010a32:	3301      	adds	r3, #1
 8010a34:	72fb      	strb	r3, [r7, #11]
          break;
 8010a36:	e089      	b.n	8010b4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a3e:	689b      	ldr	r3, [r3, #8]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d00b      	beq.n	8010a5c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a4a:	689b      	ldr	r3, [r3, #8]
 8010a4c:	687a      	ldr	r2, [r7, #4]
 8010a4e:	7c12      	ldrb	r2, [r2, #16]
 8010a50:	f107 0108 	add.w	r1, r7, #8
 8010a54:	4610      	mov	r0, r2
 8010a56:	4798      	blx	r3
 8010a58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a5a:	e077      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010a5c:	6839      	ldr	r1, [r7, #0]
 8010a5e:	6878      	ldr	r0, [r7, #4]
 8010a60:	f000 fab1 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010a64:	7afb      	ldrb	r3, [r7, #11]
 8010a66:	3301      	adds	r3, #1
 8010a68:	72fb      	strb	r3, [r7, #11]
          break;
 8010a6a:	e06f      	b.n	8010b4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a72:	68db      	ldr	r3, [r3, #12]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d00b      	beq.n	8010a90 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010a7e:	68db      	ldr	r3, [r3, #12]
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	7c12      	ldrb	r2, [r2, #16]
 8010a84:	f107 0108 	add.w	r1, r7, #8
 8010a88:	4610      	mov	r0, r2
 8010a8a:	4798      	blx	r3
 8010a8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010a8e:	e05d      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010a90:	6839      	ldr	r1, [r7, #0]
 8010a92:	6878      	ldr	r0, [r7, #4]
 8010a94:	f000 fa97 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010a98:	7afb      	ldrb	r3, [r7, #11]
 8010a9a:	3301      	adds	r3, #1
 8010a9c:	72fb      	strb	r3, [r7, #11]
          break;
 8010a9e:	e055      	b.n	8010b4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010aa6:	691b      	ldr	r3, [r3, #16]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d00b      	beq.n	8010ac4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ab2:	691b      	ldr	r3, [r3, #16]
 8010ab4:	687a      	ldr	r2, [r7, #4]
 8010ab6:	7c12      	ldrb	r2, [r2, #16]
 8010ab8:	f107 0108 	add.w	r1, r7, #8
 8010abc:	4610      	mov	r0, r2
 8010abe:	4798      	blx	r3
 8010ac0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010ac2:	e043      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010ac4:	6839      	ldr	r1, [r7, #0]
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f000 fa7d 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010acc:	7afb      	ldrb	r3, [r7, #11]
 8010ace:	3301      	adds	r3, #1
 8010ad0:	72fb      	strb	r3, [r7, #11]
          break;
 8010ad2:	e03b      	b.n	8010b4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ada:	695b      	ldr	r3, [r3, #20]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d00b      	beq.n	8010af8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010ae6:	695b      	ldr	r3, [r3, #20]
 8010ae8:	687a      	ldr	r2, [r7, #4]
 8010aea:	7c12      	ldrb	r2, [r2, #16]
 8010aec:	f107 0108 	add.w	r1, r7, #8
 8010af0:	4610      	mov	r0, r2
 8010af2:	4798      	blx	r3
 8010af4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010af6:	e029      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010af8:	6839      	ldr	r1, [r7, #0]
 8010afa:	6878      	ldr	r0, [r7, #4]
 8010afc:	f000 fa63 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010b00:	7afb      	ldrb	r3, [r7, #11]
 8010b02:	3301      	adds	r3, #1
 8010b04:	72fb      	strb	r3, [r7, #11]
          break;
 8010b06:	e021      	b.n	8010b4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010b0e:	699b      	ldr	r3, [r3, #24]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d00b      	beq.n	8010b2c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010b1a:	699b      	ldr	r3, [r3, #24]
 8010b1c:	687a      	ldr	r2, [r7, #4]
 8010b1e:	7c12      	ldrb	r2, [r2, #16]
 8010b20:	f107 0108 	add.w	r1, r7, #8
 8010b24:	4610      	mov	r0, r2
 8010b26:	4798      	blx	r3
 8010b28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010b2a:	e00f      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010b2c:	6839      	ldr	r1, [r7, #0]
 8010b2e:	6878      	ldr	r0, [r7, #4]
 8010b30:	f000 fa49 	bl	8010fc6 <USBD_CtlError>
            err++;
 8010b34:	7afb      	ldrb	r3, [r7, #11]
 8010b36:	3301      	adds	r3, #1
 8010b38:	72fb      	strb	r3, [r7, #11]
          break;
 8010b3a:	e007      	b.n	8010b4c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010b3c:	6839      	ldr	r1, [r7, #0]
 8010b3e:	6878      	ldr	r0, [r7, #4]
 8010b40:	f000 fa41 	bl	8010fc6 <USBD_CtlError>
          err++;
 8010b44:	7afb      	ldrb	r3, [r7, #11]
 8010b46:	3301      	adds	r3, #1
 8010b48:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8010b4a:	bf00      	nop
      }
      break;
 8010b4c:	e037      	b.n	8010bbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	7c1b      	ldrb	r3, [r3, #16]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d109      	bne.n	8010b6a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b5e:	f107 0208 	add.w	r2, r7, #8
 8010b62:	4610      	mov	r0, r2
 8010b64:	4798      	blx	r3
 8010b66:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010b68:	e029      	b.n	8010bbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8010b6a:	6839      	ldr	r1, [r7, #0]
 8010b6c:	6878      	ldr	r0, [r7, #4]
 8010b6e:	f000 fa2a 	bl	8010fc6 <USBD_CtlError>
        err++;
 8010b72:	7afb      	ldrb	r3, [r7, #11]
 8010b74:	3301      	adds	r3, #1
 8010b76:	72fb      	strb	r3, [r7, #11]
      break;
 8010b78:	e021      	b.n	8010bbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	7c1b      	ldrb	r3, [r3, #16]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d10d      	bne.n	8010b9e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b8a:	f107 0208 	add.w	r2, r7, #8
 8010b8e:	4610      	mov	r0, r2
 8010b90:	4798      	blx	r3
 8010b92:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	3301      	adds	r3, #1
 8010b98:	2207      	movs	r2, #7
 8010b9a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010b9c:	e00f      	b.n	8010bbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8010b9e:	6839      	ldr	r1, [r7, #0]
 8010ba0:	6878      	ldr	r0, [r7, #4]
 8010ba2:	f000 fa10 	bl	8010fc6 <USBD_CtlError>
        err++;
 8010ba6:	7afb      	ldrb	r3, [r7, #11]
 8010ba8:	3301      	adds	r3, #1
 8010baa:	72fb      	strb	r3, [r7, #11]
      break;
 8010bac:	e007      	b.n	8010bbe <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8010bae:	6839      	ldr	r1, [r7, #0]
 8010bb0:	6878      	ldr	r0, [r7, #4]
 8010bb2:	f000 fa08 	bl	8010fc6 <USBD_CtlError>
      err++;
 8010bb6:	7afb      	ldrb	r3, [r7, #11]
 8010bb8:	3301      	adds	r3, #1
 8010bba:	72fb      	strb	r3, [r7, #11]
      break;
 8010bbc:	bf00      	nop
  }

  if (err != 0U)
 8010bbe:	7afb      	ldrb	r3, [r7, #11]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d11e      	bne.n	8010c02 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	88db      	ldrh	r3, [r3, #6]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d016      	beq.n	8010bfa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8010bcc:	893b      	ldrh	r3, [r7, #8]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d00e      	beq.n	8010bf0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	88da      	ldrh	r2, [r3, #6]
 8010bd6:	893b      	ldrh	r3, [r7, #8]
 8010bd8:	4293      	cmp	r3, r2
 8010bda:	bf28      	it	cs
 8010bdc:	4613      	movcs	r3, r2
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010be2:	893b      	ldrh	r3, [r7, #8]
 8010be4:	461a      	mov	r2, r3
 8010be6:	68f9      	ldr	r1, [r7, #12]
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f000 fa69 	bl	80110c0 <USBD_CtlSendData>
 8010bee:	e009      	b.n	8010c04 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010bf0:	6839      	ldr	r1, [r7, #0]
 8010bf2:	6878      	ldr	r0, [r7, #4]
 8010bf4:	f000 f9e7 	bl	8010fc6 <USBD_CtlError>
 8010bf8:	e004      	b.n	8010c04 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010bfa:	6878      	ldr	r0, [r7, #4]
 8010bfc:	f000 fac1 	bl	8011182 <USBD_CtlSendStatus>
 8010c00:	e000      	b.n	8010c04 <USBD_GetDescriptor+0x2cc>
    return;
 8010c02:	bf00      	nop
  }
}
 8010c04:	3710      	adds	r7, #16
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}
 8010c0a:	bf00      	nop

08010c0c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c0c:	b580      	push	{r7, lr}
 8010c0e:	b084      	sub	sp, #16
 8010c10:	af00      	add	r7, sp, #0
 8010c12:	6078      	str	r0, [r7, #4]
 8010c14:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010c16:	683b      	ldr	r3, [r7, #0]
 8010c18:	889b      	ldrh	r3, [r3, #4]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d131      	bne.n	8010c82 <USBD_SetAddress+0x76>
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	88db      	ldrh	r3, [r3, #6]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d12d      	bne.n	8010c82 <USBD_SetAddress+0x76>
 8010c26:	683b      	ldr	r3, [r7, #0]
 8010c28:	885b      	ldrh	r3, [r3, #2]
 8010c2a:	2b7f      	cmp	r3, #127	@ 0x7f
 8010c2c:	d829      	bhi.n	8010c82 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010c2e:	683b      	ldr	r3, [r7, #0]
 8010c30:	885b      	ldrh	r3, [r3, #2]
 8010c32:	b2db      	uxtb	r3, r3
 8010c34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010c38:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c40:	b2db      	uxtb	r3, r3
 8010c42:	2b03      	cmp	r3, #3
 8010c44:	d104      	bne.n	8010c50 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010c46:	6839      	ldr	r1, [r7, #0]
 8010c48:	6878      	ldr	r0, [r7, #4]
 8010c4a:	f000 f9bc 	bl	8010fc6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010c4e:	e01d      	b.n	8010c8c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	7bfa      	ldrb	r2, [r7, #15]
 8010c54:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010c58:	7bfb      	ldrb	r3, [r7, #15]
 8010c5a:	4619      	mov	r1, r3
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f000 ff2f 	bl	8011ac0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f000 fa8d 	bl	8011182 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010c68:	7bfb      	ldrb	r3, [r7, #15]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d004      	beq.n	8010c78 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	2202      	movs	r2, #2
 8010c72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010c76:	e009      	b.n	8010c8c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	2201      	movs	r2, #1
 8010c7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010c80:	e004      	b.n	8010c8c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010c82:	6839      	ldr	r1, [r7, #0]
 8010c84:	6878      	ldr	r0, [r7, #4]
 8010c86:	f000 f99e 	bl	8010fc6 <USBD_CtlError>
  }
}
 8010c8a:	bf00      	nop
 8010c8c:	bf00      	nop
 8010c8e:	3710      	adds	r7, #16
 8010c90:	46bd      	mov	sp, r7
 8010c92:	bd80      	pop	{r7, pc}

08010c94 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c94:	b580      	push	{r7, lr}
 8010c96:	b084      	sub	sp, #16
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
 8010c9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	885b      	ldrh	r3, [r3, #2]
 8010ca6:	b2da      	uxtb	r2, r3
 8010ca8:	4b4e      	ldr	r3, [pc, #312]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010caa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010cac:	4b4d      	ldr	r3, [pc, #308]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010cae:	781b      	ldrb	r3, [r3, #0]
 8010cb0:	2b01      	cmp	r3, #1
 8010cb2:	d905      	bls.n	8010cc0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010cb4:	6839      	ldr	r1, [r7, #0]
 8010cb6:	6878      	ldr	r0, [r7, #4]
 8010cb8:	f000 f985 	bl	8010fc6 <USBD_CtlError>
    return USBD_FAIL;
 8010cbc:	2303      	movs	r3, #3
 8010cbe:	e08c      	b.n	8010dda <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cc6:	b2db      	uxtb	r3, r3
 8010cc8:	2b02      	cmp	r3, #2
 8010cca:	d002      	beq.n	8010cd2 <USBD_SetConfig+0x3e>
 8010ccc:	2b03      	cmp	r3, #3
 8010cce:	d029      	beq.n	8010d24 <USBD_SetConfig+0x90>
 8010cd0:	e075      	b.n	8010dbe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010cd2:	4b44      	ldr	r3, [pc, #272]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010cd4:	781b      	ldrb	r3, [r3, #0]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d020      	beq.n	8010d1c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8010cda:	4b42      	ldr	r3, [pc, #264]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010cdc:	781b      	ldrb	r3, [r3, #0]
 8010cde:	461a      	mov	r2, r3
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010ce6:	781b      	ldrb	r3, [r3, #0]
 8010ce8:	4619      	mov	r1, r3
 8010cea:	6878      	ldr	r0, [r7, #4]
 8010cec:	f7fe ffcd 	bl	800fc8a <USBD_SetClassConfig>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010cf4:	7bfb      	ldrb	r3, [r7, #15]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d008      	beq.n	8010d0c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8010cfa:	6839      	ldr	r1, [r7, #0]
 8010cfc:	6878      	ldr	r0, [r7, #4]
 8010cfe:	f000 f962 	bl	8010fc6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	2202      	movs	r2, #2
 8010d06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010d0a:	e065      	b.n	8010dd8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8010d0c:	6878      	ldr	r0, [r7, #4]
 8010d0e:	f000 fa38 	bl	8011182 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2203      	movs	r2, #3
 8010d16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010d1a:	e05d      	b.n	8010dd8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010d1c:	6878      	ldr	r0, [r7, #4]
 8010d1e:	f000 fa30 	bl	8011182 <USBD_CtlSendStatus>
      break;
 8010d22:	e059      	b.n	8010dd8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010d24:	4b2f      	ldr	r3, [pc, #188]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d26:	781b      	ldrb	r3, [r3, #0]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d112      	bne.n	8010d52 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	2202      	movs	r2, #2
 8010d30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010d34:	4b2b      	ldr	r3, [pc, #172]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d36:	781b      	ldrb	r3, [r3, #0]
 8010d38:	461a      	mov	r2, r3
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010d3e:	4b29      	ldr	r3, [pc, #164]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d40:	781b      	ldrb	r3, [r3, #0]
 8010d42:	4619      	mov	r1, r3
 8010d44:	6878      	ldr	r0, [r7, #4]
 8010d46:	f7fe ffbc 	bl	800fcc2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010d4a:	6878      	ldr	r0, [r7, #4]
 8010d4c:	f000 fa19 	bl	8011182 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010d50:	e042      	b.n	8010dd8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8010d52:	4b24      	ldr	r3, [pc, #144]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d54:	781b      	ldrb	r3, [r3, #0]
 8010d56:	461a      	mov	r2, r3
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	685b      	ldr	r3, [r3, #4]
 8010d5c:	429a      	cmp	r2, r3
 8010d5e:	d02a      	beq.n	8010db6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	685b      	ldr	r3, [r3, #4]
 8010d64:	b2db      	uxtb	r3, r3
 8010d66:	4619      	mov	r1, r3
 8010d68:	6878      	ldr	r0, [r7, #4]
 8010d6a:	f7fe ffaa 	bl	800fcc2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8010d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	461a      	mov	r2, r3
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010d78:	4b1a      	ldr	r3, [pc, #104]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010d7a:	781b      	ldrb	r3, [r3, #0]
 8010d7c:	4619      	mov	r1, r3
 8010d7e:	6878      	ldr	r0, [r7, #4]
 8010d80:	f7fe ff83 	bl	800fc8a <USBD_SetClassConfig>
 8010d84:	4603      	mov	r3, r0
 8010d86:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010d88:	7bfb      	ldrb	r3, [r7, #15]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d00f      	beq.n	8010dae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8010d8e:	6839      	ldr	r1, [r7, #0]
 8010d90:	6878      	ldr	r0, [r7, #4]
 8010d92:	f000 f918 	bl	8010fc6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	685b      	ldr	r3, [r3, #4]
 8010d9a:	b2db      	uxtb	r3, r3
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f7fe ff8f 	bl	800fcc2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2202      	movs	r2, #2
 8010da8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010dac:	e014      	b.n	8010dd8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8010dae:	6878      	ldr	r0, [r7, #4]
 8010db0:	f000 f9e7 	bl	8011182 <USBD_CtlSendStatus>
      break;
 8010db4:	e010      	b.n	8010dd8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8010db6:	6878      	ldr	r0, [r7, #4]
 8010db8:	f000 f9e3 	bl	8011182 <USBD_CtlSendStatus>
      break;
 8010dbc:	e00c      	b.n	8010dd8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8010dbe:	6839      	ldr	r1, [r7, #0]
 8010dc0:	6878      	ldr	r0, [r7, #4]
 8010dc2:	f000 f900 	bl	8010fc6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010dc6:	4b07      	ldr	r3, [pc, #28]	@ (8010de4 <USBD_SetConfig+0x150>)
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	4619      	mov	r1, r3
 8010dcc:	6878      	ldr	r0, [r7, #4]
 8010dce:	f7fe ff78 	bl	800fcc2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010dd2:	2303      	movs	r3, #3
 8010dd4:	73fb      	strb	r3, [r7, #15]
      break;
 8010dd6:	bf00      	nop
  }

  return ret;
 8010dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	3710      	adds	r7, #16
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20004220 	.word	0x20004220

08010de8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b082      	sub	sp, #8
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]
 8010df0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	88db      	ldrh	r3, [r3, #6]
 8010df6:	2b01      	cmp	r3, #1
 8010df8:	d004      	beq.n	8010e04 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010dfa:	6839      	ldr	r1, [r7, #0]
 8010dfc:	6878      	ldr	r0, [r7, #4]
 8010dfe:	f000 f8e2 	bl	8010fc6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010e02:	e023      	b.n	8010e4c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e0a:	b2db      	uxtb	r3, r3
 8010e0c:	2b02      	cmp	r3, #2
 8010e0e:	dc02      	bgt.n	8010e16 <USBD_GetConfig+0x2e>
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	dc03      	bgt.n	8010e1c <USBD_GetConfig+0x34>
 8010e14:	e015      	b.n	8010e42 <USBD_GetConfig+0x5a>
 8010e16:	2b03      	cmp	r3, #3
 8010e18:	d00b      	beq.n	8010e32 <USBD_GetConfig+0x4a>
 8010e1a:	e012      	b.n	8010e42 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	2200      	movs	r2, #0
 8010e20:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	3308      	adds	r3, #8
 8010e26:	2201      	movs	r2, #1
 8010e28:	4619      	mov	r1, r3
 8010e2a:	6878      	ldr	r0, [r7, #4]
 8010e2c:	f000 f948 	bl	80110c0 <USBD_CtlSendData>
        break;
 8010e30:	e00c      	b.n	8010e4c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	3304      	adds	r3, #4
 8010e36:	2201      	movs	r2, #1
 8010e38:	4619      	mov	r1, r3
 8010e3a:	6878      	ldr	r0, [r7, #4]
 8010e3c:	f000 f940 	bl	80110c0 <USBD_CtlSendData>
        break;
 8010e40:	e004      	b.n	8010e4c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010e42:	6839      	ldr	r1, [r7, #0]
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	f000 f8be 	bl	8010fc6 <USBD_CtlError>
        break;
 8010e4a:	bf00      	nop
}
 8010e4c:	bf00      	nop
 8010e4e:	3708      	adds	r7, #8
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b082      	sub	sp, #8
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e64:	b2db      	uxtb	r3, r3
 8010e66:	3b01      	subs	r3, #1
 8010e68:	2b02      	cmp	r3, #2
 8010e6a:	d81e      	bhi.n	8010eaa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	88db      	ldrh	r3, [r3, #6]
 8010e70:	2b02      	cmp	r3, #2
 8010e72:	d004      	beq.n	8010e7e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010e74:	6839      	ldr	r1, [r7, #0]
 8010e76:	6878      	ldr	r0, [r7, #4]
 8010e78:	f000 f8a5 	bl	8010fc6 <USBD_CtlError>
        break;
 8010e7c:	e01a      	b.n	8010eb4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	2201      	movs	r2, #1
 8010e82:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d005      	beq.n	8010e9a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	68db      	ldr	r3, [r3, #12]
 8010e92:	f043 0202 	orr.w	r2, r3, #2
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	330c      	adds	r3, #12
 8010e9e:	2202      	movs	r2, #2
 8010ea0:	4619      	mov	r1, r3
 8010ea2:	6878      	ldr	r0, [r7, #4]
 8010ea4:	f000 f90c 	bl	80110c0 <USBD_CtlSendData>
      break;
 8010ea8:	e004      	b.n	8010eb4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8010eaa:	6839      	ldr	r1, [r7, #0]
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f000 f88a 	bl	8010fc6 <USBD_CtlError>
      break;
 8010eb2:	bf00      	nop
  }
}
 8010eb4:	bf00      	nop
 8010eb6:	3708      	adds	r7, #8
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}

08010ebc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b082      	sub	sp, #8
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	6078      	str	r0, [r7, #4]
 8010ec4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010ec6:	683b      	ldr	r3, [r7, #0]
 8010ec8:	885b      	ldrh	r3, [r3, #2]
 8010eca:	2b01      	cmp	r3, #1
 8010ecc:	d107      	bne.n	8010ede <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	2201      	movs	r2, #1
 8010ed2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f000 f953 	bl	8011182 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8010edc:	e013      	b.n	8010f06 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	885b      	ldrh	r3, [r3, #2]
 8010ee2:	2b02      	cmp	r3, #2
 8010ee4:	d10b      	bne.n	8010efe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8010ee6:	683b      	ldr	r3, [r7, #0]
 8010ee8:	889b      	ldrh	r3, [r3, #4]
 8010eea:	0a1b      	lsrs	r3, r3, #8
 8010eec:	b29b      	uxth	r3, r3
 8010eee:	b2da      	uxtb	r2, r3
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8010ef6:	6878      	ldr	r0, [r7, #4]
 8010ef8:	f000 f943 	bl	8011182 <USBD_CtlSendStatus>
}
 8010efc:	e003      	b.n	8010f06 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8010efe:	6839      	ldr	r1, [r7, #0]
 8010f00:	6878      	ldr	r0, [r7, #4]
 8010f02:	f000 f860 	bl	8010fc6 <USBD_CtlError>
}
 8010f06:	bf00      	nop
 8010f08:	3708      	adds	r7, #8
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}

08010f0e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f0e:	b580      	push	{r7, lr}
 8010f10:	b082      	sub	sp, #8
 8010f12:	af00      	add	r7, sp, #0
 8010f14:	6078      	str	r0, [r7, #4]
 8010f16:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f1e:	b2db      	uxtb	r3, r3
 8010f20:	3b01      	subs	r3, #1
 8010f22:	2b02      	cmp	r3, #2
 8010f24:	d80b      	bhi.n	8010f3e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010f26:	683b      	ldr	r3, [r7, #0]
 8010f28:	885b      	ldrh	r3, [r3, #2]
 8010f2a:	2b01      	cmp	r3, #1
 8010f2c:	d10c      	bne.n	8010f48 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	2200      	movs	r2, #0
 8010f32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010f36:	6878      	ldr	r0, [r7, #4]
 8010f38:	f000 f923 	bl	8011182 <USBD_CtlSendStatus>
      }
      break;
 8010f3c:	e004      	b.n	8010f48 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010f3e:	6839      	ldr	r1, [r7, #0]
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 f840 	bl	8010fc6 <USBD_CtlError>
      break;
 8010f46:	e000      	b.n	8010f4a <USBD_ClrFeature+0x3c>
      break;
 8010f48:	bf00      	nop
  }
}
 8010f4a:	bf00      	nop
 8010f4c:	3708      	adds	r7, #8
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}

08010f52 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010f52:	b580      	push	{r7, lr}
 8010f54:	b084      	sub	sp, #16
 8010f56:	af00      	add	r7, sp, #0
 8010f58:	6078      	str	r0, [r7, #4]
 8010f5a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	781a      	ldrb	r2, [r3, #0]
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	3301      	adds	r3, #1
 8010f6c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	781a      	ldrb	r2, [r3, #0]
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	3301      	adds	r3, #1
 8010f7a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010f7c:	68f8      	ldr	r0, [r7, #12]
 8010f7e:	f7ff fa3d 	bl	80103fc <SWAPBYTE>
 8010f82:	4603      	mov	r3, r0
 8010f84:	461a      	mov	r2, r3
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	3301      	adds	r3, #1
 8010f94:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010f96:	68f8      	ldr	r0, [r7, #12]
 8010f98:	f7ff fa30 	bl	80103fc <SWAPBYTE>
 8010f9c:	4603      	mov	r3, r0
 8010f9e:	461a      	mov	r2, r3
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	3301      	adds	r3, #1
 8010fa8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	3301      	adds	r3, #1
 8010fae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010fb0:	68f8      	ldr	r0, [r7, #12]
 8010fb2:	f7ff fa23 	bl	80103fc <SWAPBYTE>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	461a      	mov	r2, r3
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	80da      	strh	r2, [r3, #6]
}
 8010fbe:	bf00      	nop
 8010fc0:	3710      	adds	r7, #16
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bd80      	pop	{r7, pc}

08010fc6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010fc6:	b580      	push	{r7, lr}
 8010fc8:	b082      	sub	sp, #8
 8010fca:	af00      	add	r7, sp, #0
 8010fcc:	6078      	str	r0, [r7, #4]
 8010fce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010fd0:	2180      	movs	r1, #128	@ 0x80
 8010fd2:	6878      	ldr	r0, [r7, #4]
 8010fd4:	f000 fd0a 	bl	80119ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010fd8:	2100      	movs	r1, #0
 8010fda:	6878      	ldr	r0, [r7, #4]
 8010fdc:	f000 fd06 	bl	80119ec <USBD_LL_StallEP>
}
 8010fe0:	bf00      	nop
 8010fe2:	3708      	adds	r7, #8
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	bd80      	pop	{r7, pc}

08010fe8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b086      	sub	sp, #24
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	60f8      	str	r0, [r7, #12]
 8010ff0:	60b9      	str	r1, [r7, #8]
 8010ff2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d042      	beq.n	8011084 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011002:	6938      	ldr	r0, [r7, #16]
 8011004:	f000 f842 	bl	801108c <USBD_GetLen>
 8011008:	4603      	mov	r3, r0
 801100a:	3301      	adds	r3, #1
 801100c:	005b      	lsls	r3, r3, #1
 801100e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011012:	d808      	bhi.n	8011026 <USBD_GetString+0x3e>
 8011014:	6938      	ldr	r0, [r7, #16]
 8011016:	f000 f839 	bl	801108c <USBD_GetLen>
 801101a:	4603      	mov	r3, r0
 801101c:	3301      	adds	r3, #1
 801101e:	b29b      	uxth	r3, r3
 8011020:	005b      	lsls	r3, r3, #1
 8011022:	b29a      	uxth	r2, r3
 8011024:	e001      	b.n	801102a <USBD_GetString+0x42>
 8011026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801102e:	7dfb      	ldrb	r3, [r7, #23]
 8011030:	68ba      	ldr	r2, [r7, #8]
 8011032:	4413      	add	r3, r2
 8011034:	687a      	ldr	r2, [r7, #4]
 8011036:	7812      	ldrb	r2, [r2, #0]
 8011038:	701a      	strb	r2, [r3, #0]
  idx++;
 801103a:	7dfb      	ldrb	r3, [r7, #23]
 801103c:	3301      	adds	r3, #1
 801103e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011040:	7dfb      	ldrb	r3, [r7, #23]
 8011042:	68ba      	ldr	r2, [r7, #8]
 8011044:	4413      	add	r3, r2
 8011046:	2203      	movs	r2, #3
 8011048:	701a      	strb	r2, [r3, #0]
  idx++;
 801104a:	7dfb      	ldrb	r3, [r7, #23]
 801104c:	3301      	adds	r3, #1
 801104e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011050:	e013      	b.n	801107a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011052:	7dfb      	ldrb	r3, [r7, #23]
 8011054:	68ba      	ldr	r2, [r7, #8]
 8011056:	4413      	add	r3, r2
 8011058:	693a      	ldr	r2, [r7, #16]
 801105a:	7812      	ldrb	r2, [r2, #0]
 801105c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801105e:	693b      	ldr	r3, [r7, #16]
 8011060:	3301      	adds	r3, #1
 8011062:	613b      	str	r3, [r7, #16]
    idx++;
 8011064:	7dfb      	ldrb	r3, [r7, #23]
 8011066:	3301      	adds	r3, #1
 8011068:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801106a:	7dfb      	ldrb	r3, [r7, #23]
 801106c:	68ba      	ldr	r2, [r7, #8]
 801106e:	4413      	add	r3, r2
 8011070:	2200      	movs	r2, #0
 8011072:	701a      	strb	r2, [r3, #0]
    idx++;
 8011074:	7dfb      	ldrb	r3, [r7, #23]
 8011076:	3301      	adds	r3, #1
 8011078:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801107a:	693b      	ldr	r3, [r7, #16]
 801107c:	781b      	ldrb	r3, [r3, #0]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d1e7      	bne.n	8011052 <USBD_GetString+0x6a>
 8011082:	e000      	b.n	8011086 <USBD_GetString+0x9e>
    return;
 8011084:	bf00      	nop
  }
}
 8011086:	3718      	adds	r7, #24
 8011088:	46bd      	mov	sp, r7
 801108a:	bd80      	pop	{r7, pc}

0801108c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801108c:	b480      	push	{r7}
 801108e:	b085      	sub	sp, #20
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011094:	2300      	movs	r3, #0
 8011096:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801109c:	e005      	b.n	80110aa <USBD_GetLen+0x1e>
  {
    len++;
 801109e:	7bfb      	ldrb	r3, [r7, #15]
 80110a0:	3301      	adds	r3, #1
 80110a2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	3301      	adds	r3, #1
 80110a8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80110aa:	68bb      	ldr	r3, [r7, #8]
 80110ac:	781b      	ldrb	r3, [r3, #0]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d1f5      	bne.n	801109e <USBD_GetLen+0x12>
  }

  return len;
 80110b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80110b4:	4618      	mov	r0, r3
 80110b6:	3714      	adds	r7, #20
 80110b8:	46bd      	mov	sp, r7
 80110ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110be:	4770      	bx	lr

080110c0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b084      	sub	sp, #16
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	60f8      	str	r0, [r7, #12]
 80110c8:	60b9      	str	r1, [r7, #8]
 80110ca:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2202      	movs	r2, #2
 80110d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	687a      	ldr	r2, [r7, #4]
 80110d8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	68ba      	ldr	r2, [r7, #8]
 80110de:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	687a      	ldr	r2, [r7, #4]
 80110e4:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	68ba      	ldr	r2, [r7, #8]
 80110ea:	2100      	movs	r1, #0
 80110ec:	68f8      	ldr	r0, [r7, #12]
 80110ee:	f000 fd06 	bl	8011afe <USBD_LL_Transmit>

  return USBD_OK;
 80110f2:	2300      	movs	r3, #0
}
 80110f4:	4618      	mov	r0, r3
 80110f6:	3710      	adds	r7, #16
 80110f8:	46bd      	mov	sp, r7
 80110fa:	bd80      	pop	{r7, pc}

080110fc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b084      	sub	sp, #16
 8011100:	af00      	add	r7, sp, #0
 8011102:	60f8      	str	r0, [r7, #12]
 8011104:	60b9      	str	r1, [r7, #8]
 8011106:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	68ba      	ldr	r2, [r7, #8]
 801110c:	2100      	movs	r1, #0
 801110e:	68f8      	ldr	r0, [r7, #12]
 8011110:	f000 fcf5 	bl	8011afe <USBD_LL_Transmit>

  return USBD_OK;
 8011114:	2300      	movs	r3, #0
}
 8011116:	4618      	mov	r0, r3
 8011118:	3710      	adds	r7, #16
 801111a:	46bd      	mov	sp, r7
 801111c:	bd80      	pop	{r7, pc}

0801111e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801111e:	b580      	push	{r7, lr}
 8011120:	b084      	sub	sp, #16
 8011122:	af00      	add	r7, sp, #0
 8011124:	60f8      	str	r0, [r7, #12]
 8011126:	60b9      	str	r1, [r7, #8]
 8011128:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	2203      	movs	r2, #3
 801112e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	687a      	ldr	r2, [r7, #4]
 8011136:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	68ba      	ldr	r2, [r7, #8]
 801113e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	687a      	ldr	r2, [r7, #4]
 8011146:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	68ba      	ldr	r2, [r7, #8]
 801114e:	2100      	movs	r1, #0
 8011150:	68f8      	ldr	r0, [r7, #12]
 8011152:	f000 fcf5 	bl	8011b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011156:	2300      	movs	r3, #0
}
 8011158:	4618      	mov	r0, r3
 801115a:	3710      	adds	r7, #16
 801115c:	46bd      	mov	sp, r7
 801115e:	bd80      	pop	{r7, pc}

08011160 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b084      	sub	sp, #16
 8011164:	af00      	add	r7, sp, #0
 8011166:	60f8      	str	r0, [r7, #12]
 8011168:	60b9      	str	r1, [r7, #8]
 801116a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	68ba      	ldr	r2, [r7, #8]
 8011170:	2100      	movs	r1, #0
 8011172:	68f8      	ldr	r0, [r7, #12]
 8011174:	f000 fce4 	bl	8011b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011178:	2300      	movs	r3, #0
}
 801117a:	4618      	mov	r0, r3
 801117c:	3710      	adds	r7, #16
 801117e:	46bd      	mov	sp, r7
 8011180:	bd80      	pop	{r7, pc}

08011182 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011182:	b580      	push	{r7, lr}
 8011184:	b082      	sub	sp, #8
 8011186:	af00      	add	r7, sp, #0
 8011188:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	2204      	movs	r2, #4
 801118e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011192:	2300      	movs	r3, #0
 8011194:	2200      	movs	r2, #0
 8011196:	2100      	movs	r1, #0
 8011198:	6878      	ldr	r0, [r7, #4]
 801119a:	f000 fcb0 	bl	8011afe <USBD_LL_Transmit>

  return USBD_OK;
 801119e:	2300      	movs	r3, #0
}
 80111a0:	4618      	mov	r0, r3
 80111a2:	3708      	adds	r7, #8
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}

080111a8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b082      	sub	sp, #8
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2205      	movs	r2, #5
 80111b4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80111b8:	2300      	movs	r3, #0
 80111ba:	2200      	movs	r2, #0
 80111bc:	2100      	movs	r1, #0
 80111be:	6878      	ldr	r0, [r7, #4]
 80111c0:	f000 fcbe 	bl	8011b40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80111c4:	2300      	movs	r3, #0
}
 80111c6:	4618      	mov	r0, r3
 80111c8:	3708      	adds	r7, #8
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}
	...

080111d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80111d4:	2200      	movs	r2, #0
 80111d6:	4912      	ldr	r1, [pc, #72]	@ (8011220 <MX_USB_DEVICE_Init+0x50>)
 80111d8:	4812      	ldr	r0, [pc, #72]	@ (8011224 <MX_USB_DEVICE_Init+0x54>)
 80111da:	f7fe fcd9 	bl	800fb90 <USBD_Init>
 80111de:	4603      	mov	r3, r0
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d001      	beq.n	80111e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80111e4:	f7f1 fd10 	bl	8002c08 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80111e8:	490f      	ldr	r1, [pc, #60]	@ (8011228 <MX_USB_DEVICE_Init+0x58>)
 80111ea:	480e      	ldr	r0, [pc, #56]	@ (8011224 <MX_USB_DEVICE_Init+0x54>)
 80111ec:	f7fe fd00 	bl	800fbf0 <USBD_RegisterClass>
 80111f0:	4603      	mov	r3, r0
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d001      	beq.n	80111fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80111f6:	f7f1 fd07 	bl	8002c08 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80111fa:	490c      	ldr	r1, [pc, #48]	@ (801122c <MX_USB_DEVICE_Init+0x5c>)
 80111fc:	4809      	ldr	r0, [pc, #36]	@ (8011224 <MX_USB_DEVICE_Init+0x54>)
 80111fe:	f7fe fbf7 	bl	800f9f0 <USBD_CDC_RegisterInterface>
 8011202:	4603      	mov	r3, r0
 8011204:	2b00      	cmp	r3, #0
 8011206:	d001      	beq.n	801120c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011208:	f7f1 fcfe 	bl	8002c08 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801120c:	4805      	ldr	r0, [pc, #20]	@ (8011224 <MX_USB_DEVICE_Init+0x54>)
 801120e:	f7fe fd25 	bl	800fc5c <USBD_Start>
 8011212:	4603      	mov	r3, r0
 8011214:	2b00      	cmp	r3, #0
 8011216:	d001      	beq.n	801121c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011218:	f7f1 fcf6 	bl	8002c08 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801121c:	bf00      	nop
 801121e:	bd80      	pop	{r7, pc}
 8011220:	200000d0 	.word	0x200000d0
 8011224:	20004224 	.word	0x20004224
 8011228:	2000003c 	.word	0x2000003c
 801122c:	200000bc 	.word	0x200000bc

08011230 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011234:	2200      	movs	r2, #0
 8011236:	4905      	ldr	r1, [pc, #20]	@ (801124c <CDC_Init_FS+0x1c>)
 8011238:	4805      	ldr	r0, [pc, #20]	@ (8011250 <CDC_Init_FS+0x20>)
 801123a:	f7fe fbf3 	bl	800fa24 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801123e:	4905      	ldr	r1, [pc, #20]	@ (8011254 <CDC_Init_FS+0x24>)
 8011240:	4803      	ldr	r0, [pc, #12]	@ (8011250 <CDC_Init_FS+0x20>)
 8011242:	f7fe fc11 	bl	800fa68 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011246:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011248:	4618      	mov	r0, r3
 801124a:	bd80      	pop	{r7, pc}
 801124c:	20004d00 	.word	0x20004d00
 8011250:	20004224 	.word	0x20004224
 8011254:	20004500 	.word	0x20004500

08011258 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011258:	b480      	push	{r7}
 801125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801125c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801125e:	4618      	mov	r0, r3
 8011260:	46bd      	mov	sp, r7
 8011262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011266:	4770      	bx	lr

08011268 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011268:	b480      	push	{r7}
 801126a:	b083      	sub	sp, #12
 801126c:	af00      	add	r7, sp, #0
 801126e:	4603      	mov	r3, r0
 8011270:	6039      	str	r1, [r7, #0]
 8011272:	71fb      	strb	r3, [r7, #7]
 8011274:	4613      	mov	r3, r2
 8011276:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011278:	79fb      	ldrb	r3, [r7, #7]
 801127a:	2b23      	cmp	r3, #35	@ 0x23
 801127c:	d84a      	bhi.n	8011314 <CDC_Control_FS+0xac>
 801127e:	a201      	add	r2, pc, #4	@ (adr r2, 8011284 <CDC_Control_FS+0x1c>)
 8011280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011284:	08011315 	.word	0x08011315
 8011288:	08011315 	.word	0x08011315
 801128c:	08011315 	.word	0x08011315
 8011290:	08011315 	.word	0x08011315
 8011294:	08011315 	.word	0x08011315
 8011298:	08011315 	.word	0x08011315
 801129c:	08011315 	.word	0x08011315
 80112a0:	08011315 	.word	0x08011315
 80112a4:	08011315 	.word	0x08011315
 80112a8:	08011315 	.word	0x08011315
 80112ac:	08011315 	.word	0x08011315
 80112b0:	08011315 	.word	0x08011315
 80112b4:	08011315 	.word	0x08011315
 80112b8:	08011315 	.word	0x08011315
 80112bc:	08011315 	.word	0x08011315
 80112c0:	08011315 	.word	0x08011315
 80112c4:	08011315 	.word	0x08011315
 80112c8:	08011315 	.word	0x08011315
 80112cc:	08011315 	.word	0x08011315
 80112d0:	08011315 	.word	0x08011315
 80112d4:	08011315 	.word	0x08011315
 80112d8:	08011315 	.word	0x08011315
 80112dc:	08011315 	.word	0x08011315
 80112e0:	08011315 	.word	0x08011315
 80112e4:	08011315 	.word	0x08011315
 80112e8:	08011315 	.word	0x08011315
 80112ec:	08011315 	.word	0x08011315
 80112f0:	08011315 	.word	0x08011315
 80112f4:	08011315 	.word	0x08011315
 80112f8:	08011315 	.word	0x08011315
 80112fc:	08011315 	.word	0x08011315
 8011300:	08011315 	.word	0x08011315
 8011304:	08011315 	.word	0x08011315
 8011308:	08011315 	.word	0x08011315
 801130c:	08011315 	.word	0x08011315
 8011310:	08011315 	.word	0x08011315
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011314:	bf00      	nop
  }

  return (USBD_OK);
 8011316:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011318:	4618      	mov	r0, r3
 801131a:	370c      	adds	r7, #12
 801131c:	46bd      	mov	sp, r7
 801131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011322:	4770      	bx	lr

08011324 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b084      	sub	sp, #16
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
 801132c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	// Copy received data to comm.c ring buffer (handle wrap-around)
	for (uint32_t i = 0; i < *Len; i++) {
 801132e:	2300      	movs	r3, #0
 8011330:	60fb      	str	r3, [r7, #12]
 8011332:	e00a      	b.n	801134a <CDC_Receive_FS+0x26>
		comm_feed_byte(CH_USB, Buf[i]);
 8011334:	687a      	ldr	r2, [r7, #4]
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	4413      	add	r3, r2
 801133a:	781b      	ldrb	r3, [r3, #0]
 801133c:	4619      	mov	r1, r3
 801133e:	2001      	movs	r0, #1
 8011340:	f7f0 f80c 	bl	800135c <comm_feed_byte>
	for (uint32_t i = 0; i < *Len; i++) {
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	3301      	adds	r3, #1
 8011348:	60fb      	str	r3, [r7, #12]
 801134a:	683b      	ldr	r3, [r7, #0]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	68fa      	ldr	r2, [r7, #12]
 8011350:	429a      	cmp	r2, r3
 8011352:	d3ef      	bcc.n	8011334 <CDC_Receive_FS+0x10>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011354:	6879      	ldr	r1, [r7, #4]
 8011356:	4805      	ldr	r0, [pc, #20]	@ (801136c <CDC_Receive_FS+0x48>)
 8011358:	f7fe fb86 	bl	800fa68 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801135c:	4803      	ldr	r0, [pc, #12]	@ (801136c <CDC_Receive_FS+0x48>)
 801135e:	f7fe fbe1 	bl	800fb24 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011362:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011364:	4618      	mov	r0, r3
 8011366:	3710      	adds	r7, #16
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	20004224 	.word	0x20004224

08011370 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b084      	sub	sp, #16
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
 8011378:	460b      	mov	r3, r1
 801137a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801137c:	2300      	movs	r3, #0
 801137e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011380:	4b0d      	ldr	r3, [pc, #52]	@ (80113b8 <CDC_Transmit_FS+0x48>)
 8011382:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011386:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801138e:	2b00      	cmp	r3, #0
 8011390:	d001      	beq.n	8011396 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011392:	2301      	movs	r3, #1
 8011394:	e00b      	b.n	80113ae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011396:	887b      	ldrh	r3, [r7, #2]
 8011398:	461a      	mov	r2, r3
 801139a:	6879      	ldr	r1, [r7, #4]
 801139c:	4806      	ldr	r0, [pc, #24]	@ (80113b8 <CDC_Transmit_FS+0x48>)
 801139e:	f7fe fb41 	bl	800fa24 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80113a2:	4805      	ldr	r0, [pc, #20]	@ (80113b8 <CDC_Transmit_FS+0x48>)
 80113a4:	f7fe fb7e 	bl	800faa4 <USBD_CDC_TransmitPacket>
 80113a8:	4603      	mov	r3, r0
 80113aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80113ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80113ae:	4618      	mov	r0, r3
 80113b0:	3710      	adds	r7, #16
 80113b2:	46bd      	mov	sp, r7
 80113b4:	bd80      	pop	{r7, pc}
 80113b6:	bf00      	nop
 80113b8:	20004224 	.word	0x20004224

080113bc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80113bc:	b480      	push	{r7}
 80113be:	b087      	sub	sp, #28
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	60f8      	str	r0, [r7, #12]
 80113c4:	60b9      	str	r1, [r7, #8]
 80113c6:	4613      	mov	r3, r2
 80113c8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80113ca:	2300      	movs	r3, #0
 80113cc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  usb_tx_busy = false;  // Clear busy on TX complete
 80113ce:	4b05      	ldr	r3, [pc, #20]	@ (80113e4 <CDC_TransmitCplt_FS+0x28>)
 80113d0:	2200      	movs	r2, #0
 80113d2:	701a      	strb	r2, [r3, #0]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80113d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80113d8:	4618      	mov	r0, r3
 80113da:	371c      	adds	r7, #28
 80113dc:	46bd      	mov	sp, r7
 80113de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e2:	4770      	bx	lr
 80113e4:	20000e93 	.word	0x20000e93

080113e8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80113e8:	b480      	push	{r7}
 80113ea:	b083      	sub	sp, #12
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	4603      	mov	r3, r0
 80113f0:	6039      	str	r1, [r7, #0]
 80113f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80113f4:	683b      	ldr	r3, [r7, #0]
 80113f6:	2212      	movs	r2, #18
 80113f8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80113fa:	4b03      	ldr	r3, [pc, #12]	@ (8011408 <USBD_FS_DeviceDescriptor+0x20>)
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	370c      	adds	r7, #12
 8011400:	46bd      	mov	sp, r7
 8011402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011406:	4770      	bx	lr
 8011408:	200000ec 	.word	0x200000ec

0801140c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801140c:	b480      	push	{r7}
 801140e:	b083      	sub	sp, #12
 8011410:	af00      	add	r7, sp, #0
 8011412:	4603      	mov	r3, r0
 8011414:	6039      	str	r1, [r7, #0]
 8011416:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	2204      	movs	r2, #4
 801141c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801141e:	4b03      	ldr	r3, [pc, #12]	@ (801142c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011420:	4618      	mov	r0, r3
 8011422:	370c      	adds	r7, #12
 8011424:	46bd      	mov	sp, r7
 8011426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142a:	4770      	bx	lr
 801142c:	20000100 	.word	0x20000100

08011430 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b082      	sub	sp, #8
 8011434:	af00      	add	r7, sp, #0
 8011436:	4603      	mov	r3, r0
 8011438:	6039      	str	r1, [r7, #0]
 801143a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801143c:	79fb      	ldrb	r3, [r7, #7]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d105      	bne.n	801144e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011442:	683a      	ldr	r2, [r7, #0]
 8011444:	4907      	ldr	r1, [pc, #28]	@ (8011464 <USBD_FS_ProductStrDescriptor+0x34>)
 8011446:	4808      	ldr	r0, [pc, #32]	@ (8011468 <USBD_FS_ProductStrDescriptor+0x38>)
 8011448:	f7ff fdce 	bl	8010fe8 <USBD_GetString>
 801144c:	e004      	b.n	8011458 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801144e:	683a      	ldr	r2, [r7, #0]
 8011450:	4904      	ldr	r1, [pc, #16]	@ (8011464 <USBD_FS_ProductStrDescriptor+0x34>)
 8011452:	4805      	ldr	r0, [pc, #20]	@ (8011468 <USBD_FS_ProductStrDescriptor+0x38>)
 8011454:	f7ff fdc8 	bl	8010fe8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011458:	4b02      	ldr	r3, [pc, #8]	@ (8011464 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801145a:	4618      	mov	r0, r3
 801145c:	3708      	adds	r7, #8
 801145e:	46bd      	mov	sp, r7
 8011460:	bd80      	pop	{r7, pc}
 8011462:	bf00      	nop
 8011464:	20005500 	.word	0x20005500
 8011468:	08013720 	.word	0x08013720

0801146c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b082      	sub	sp, #8
 8011470:	af00      	add	r7, sp, #0
 8011472:	4603      	mov	r3, r0
 8011474:	6039      	str	r1, [r7, #0]
 8011476:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011478:	683a      	ldr	r2, [r7, #0]
 801147a:	4904      	ldr	r1, [pc, #16]	@ (801148c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801147c:	4804      	ldr	r0, [pc, #16]	@ (8011490 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801147e:	f7ff fdb3 	bl	8010fe8 <USBD_GetString>
  return USBD_StrDesc;
 8011482:	4b02      	ldr	r3, [pc, #8]	@ (801148c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011484:	4618      	mov	r0, r3
 8011486:	3708      	adds	r7, #8
 8011488:	46bd      	mov	sp, r7
 801148a:	bd80      	pop	{r7, pc}
 801148c:	20005500 	.word	0x20005500
 8011490:	08013738 	.word	0x08013738

08011494 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011494:	b580      	push	{r7, lr}
 8011496:	b082      	sub	sp, #8
 8011498:	af00      	add	r7, sp, #0
 801149a:	4603      	mov	r3, r0
 801149c:	6039      	str	r1, [r7, #0]
 801149e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80114a0:	683b      	ldr	r3, [r7, #0]
 80114a2:	221a      	movs	r2, #26
 80114a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80114a6:	f000 f843 	bl	8011530 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80114aa:	4b02      	ldr	r3, [pc, #8]	@ (80114b4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3708      	adds	r7, #8
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}
 80114b4:	20000104 	.word	0x20000104

080114b8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b082      	sub	sp, #8
 80114bc:	af00      	add	r7, sp, #0
 80114be:	4603      	mov	r3, r0
 80114c0:	6039      	str	r1, [r7, #0]
 80114c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80114c4:	79fb      	ldrb	r3, [r7, #7]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d105      	bne.n	80114d6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80114ca:	683a      	ldr	r2, [r7, #0]
 80114cc:	4907      	ldr	r1, [pc, #28]	@ (80114ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80114ce:	4808      	ldr	r0, [pc, #32]	@ (80114f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80114d0:	f7ff fd8a 	bl	8010fe8 <USBD_GetString>
 80114d4:	e004      	b.n	80114e0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80114d6:	683a      	ldr	r2, [r7, #0]
 80114d8:	4904      	ldr	r1, [pc, #16]	@ (80114ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80114da:	4805      	ldr	r0, [pc, #20]	@ (80114f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80114dc:	f7ff fd84 	bl	8010fe8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80114e0:	4b02      	ldr	r3, [pc, #8]	@ (80114ec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80114e2:	4618      	mov	r0, r3
 80114e4:	3708      	adds	r7, #8
 80114e6:	46bd      	mov	sp, r7
 80114e8:	bd80      	pop	{r7, pc}
 80114ea:	bf00      	nop
 80114ec:	20005500 	.word	0x20005500
 80114f0:	0801374c 	.word	0x0801374c

080114f4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b082      	sub	sp, #8
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	4603      	mov	r3, r0
 80114fc:	6039      	str	r1, [r7, #0]
 80114fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011500:	79fb      	ldrb	r3, [r7, #7]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d105      	bne.n	8011512 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011506:	683a      	ldr	r2, [r7, #0]
 8011508:	4907      	ldr	r1, [pc, #28]	@ (8011528 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801150a:	4808      	ldr	r0, [pc, #32]	@ (801152c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801150c:	f7ff fd6c 	bl	8010fe8 <USBD_GetString>
 8011510:	e004      	b.n	801151c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011512:	683a      	ldr	r2, [r7, #0]
 8011514:	4904      	ldr	r1, [pc, #16]	@ (8011528 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011516:	4805      	ldr	r0, [pc, #20]	@ (801152c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011518:	f7ff fd66 	bl	8010fe8 <USBD_GetString>
  }
  return USBD_StrDesc;
 801151c:	4b02      	ldr	r3, [pc, #8]	@ (8011528 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801151e:	4618      	mov	r0, r3
 8011520:	3708      	adds	r7, #8
 8011522:	46bd      	mov	sp, r7
 8011524:	bd80      	pop	{r7, pc}
 8011526:	bf00      	nop
 8011528:	20005500 	.word	0x20005500
 801152c:	08013758 	.word	0x08013758

08011530 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b084      	sub	sp, #16
 8011534:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011536:	4b0f      	ldr	r3, [pc, #60]	@ (8011574 <Get_SerialNum+0x44>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801153c:	4b0e      	ldr	r3, [pc, #56]	@ (8011578 <Get_SerialNum+0x48>)
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011542:	4b0e      	ldr	r3, [pc, #56]	@ (801157c <Get_SerialNum+0x4c>)
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011548:	68fa      	ldr	r2, [r7, #12]
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	4413      	add	r3, r2
 801154e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d009      	beq.n	801156a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011556:	2208      	movs	r2, #8
 8011558:	4909      	ldr	r1, [pc, #36]	@ (8011580 <Get_SerialNum+0x50>)
 801155a:	68f8      	ldr	r0, [r7, #12]
 801155c:	f000 f814 	bl	8011588 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011560:	2204      	movs	r2, #4
 8011562:	4908      	ldr	r1, [pc, #32]	@ (8011584 <Get_SerialNum+0x54>)
 8011564:	68b8      	ldr	r0, [r7, #8]
 8011566:	f000 f80f 	bl	8011588 <IntToUnicode>
  }
}
 801156a:	bf00      	nop
 801156c:	3710      	adds	r7, #16
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	1fff7a10 	.word	0x1fff7a10
 8011578:	1fff7a14 	.word	0x1fff7a14
 801157c:	1fff7a18 	.word	0x1fff7a18
 8011580:	20000106 	.word	0x20000106
 8011584:	20000116 	.word	0x20000116

08011588 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011588:	b480      	push	{r7}
 801158a:	b087      	sub	sp, #28
 801158c:	af00      	add	r7, sp, #0
 801158e:	60f8      	str	r0, [r7, #12]
 8011590:	60b9      	str	r1, [r7, #8]
 8011592:	4613      	mov	r3, r2
 8011594:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011596:	2300      	movs	r3, #0
 8011598:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801159a:	2300      	movs	r3, #0
 801159c:	75fb      	strb	r3, [r7, #23]
 801159e:	e027      	b.n	80115f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	0f1b      	lsrs	r3, r3, #28
 80115a4:	2b09      	cmp	r3, #9
 80115a6:	d80b      	bhi.n	80115c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	0f1b      	lsrs	r3, r3, #28
 80115ac:	b2da      	uxtb	r2, r3
 80115ae:	7dfb      	ldrb	r3, [r7, #23]
 80115b0:	005b      	lsls	r3, r3, #1
 80115b2:	4619      	mov	r1, r3
 80115b4:	68bb      	ldr	r3, [r7, #8]
 80115b6:	440b      	add	r3, r1
 80115b8:	3230      	adds	r2, #48	@ 0x30
 80115ba:	b2d2      	uxtb	r2, r2
 80115bc:	701a      	strb	r2, [r3, #0]
 80115be:	e00a      	b.n	80115d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	0f1b      	lsrs	r3, r3, #28
 80115c4:	b2da      	uxtb	r2, r3
 80115c6:	7dfb      	ldrb	r3, [r7, #23]
 80115c8:	005b      	lsls	r3, r3, #1
 80115ca:	4619      	mov	r1, r3
 80115cc:	68bb      	ldr	r3, [r7, #8]
 80115ce:	440b      	add	r3, r1
 80115d0:	3237      	adds	r2, #55	@ 0x37
 80115d2:	b2d2      	uxtb	r2, r2
 80115d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	011b      	lsls	r3, r3, #4
 80115da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80115dc:	7dfb      	ldrb	r3, [r7, #23]
 80115de:	005b      	lsls	r3, r3, #1
 80115e0:	3301      	adds	r3, #1
 80115e2:	68ba      	ldr	r2, [r7, #8]
 80115e4:	4413      	add	r3, r2
 80115e6:	2200      	movs	r2, #0
 80115e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80115ea:	7dfb      	ldrb	r3, [r7, #23]
 80115ec:	3301      	adds	r3, #1
 80115ee:	75fb      	strb	r3, [r7, #23]
 80115f0:	7dfa      	ldrb	r2, [r7, #23]
 80115f2:	79fb      	ldrb	r3, [r7, #7]
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d3d3      	bcc.n	80115a0 <IntToUnicode+0x18>
  }
}
 80115f8:	bf00      	nop
 80115fa:	bf00      	nop
 80115fc:	371c      	adds	r7, #28
 80115fe:	46bd      	mov	sp, r7
 8011600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011604:	4770      	bx	lr
	...

08011608 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b08a      	sub	sp, #40	@ 0x28
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011610:	f107 0314 	add.w	r3, r7, #20
 8011614:	2200      	movs	r2, #0
 8011616:	601a      	str	r2, [r3, #0]
 8011618:	605a      	str	r2, [r3, #4]
 801161a:	609a      	str	r2, [r3, #8]
 801161c:	60da      	str	r2, [r3, #12]
 801161e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011628:	d13a      	bne.n	80116a0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801162a:	2300      	movs	r3, #0
 801162c:	613b      	str	r3, [r7, #16]
 801162e:	4b1e      	ldr	r3, [pc, #120]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 8011630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011632:	4a1d      	ldr	r2, [pc, #116]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 8011634:	f043 0301 	orr.w	r3, r3, #1
 8011638:	6313      	str	r3, [r2, #48]	@ 0x30
 801163a:	4b1b      	ldr	r3, [pc, #108]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 801163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801163e:	f003 0301 	and.w	r3, r3, #1
 8011642:	613b      	str	r3, [r7, #16]
 8011644:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011646:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801164a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801164c:	2302      	movs	r3, #2
 801164e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011650:	2300      	movs	r3, #0
 8011652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011654:	2303      	movs	r3, #3
 8011656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011658:	230a      	movs	r3, #10
 801165a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801165c:	f107 0314 	add.w	r3, r7, #20
 8011660:	4619      	mov	r1, r3
 8011662:	4812      	ldr	r0, [pc, #72]	@ (80116ac <HAL_PCD_MspInit+0xa4>)
 8011664:	f7f7 fbc8 	bl	8008df8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011668:	4b0f      	ldr	r3, [pc, #60]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 801166a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801166c:	4a0e      	ldr	r2, [pc, #56]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 801166e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011672:	6353      	str	r3, [r2, #52]	@ 0x34
 8011674:	2300      	movs	r3, #0
 8011676:	60fb      	str	r3, [r7, #12]
 8011678:	4b0b      	ldr	r3, [pc, #44]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 801167a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801167c:	4a0a      	ldr	r2, [pc, #40]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 801167e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011682:	6453      	str	r3, [r2, #68]	@ 0x44
 8011684:	4b08      	ldr	r3, [pc, #32]	@ (80116a8 <HAL_PCD_MspInit+0xa0>)
 8011686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011688:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801168c:	60fb      	str	r3, [r7, #12]
 801168e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011690:	2200      	movs	r2, #0
 8011692:	2100      	movs	r1, #0
 8011694:	2043      	movs	r0, #67	@ 0x43
 8011696:	f7f6 fc80 	bl	8007f9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801169a:	2043      	movs	r0, #67	@ 0x43
 801169c:	f7f6 fc99 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80116a0:	bf00      	nop
 80116a2:	3728      	adds	r7, #40	@ 0x28
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}
 80116a8:	40023800 	.word	0x40023800
 80116ac:	40020000 	.word	0x40020000

080116b0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b082      	sub	sp, #8
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80116c4:	4619      	mov	r1, r3
 80116c6:	4610      	mov	r0, r2
 80116c8:	f7fe fb15 	bl	800fcf6 <USBD_LL_SetupStage>
}
 80116cc:	bf00      	nop
 80116ce:	3708      	adds	r7, #8
 80116d0:	46bd      	mov	sp, r7
 80116d2:	bd80      	pop	{r7, pc}

080116d4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b082      	sub	sp, #8
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
 80116dc:	460b      	mov	r3, r1
 80116de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80116e6:	78fa      	ldrb	r2, [r7, #3]
 80116e8:	6879      	ldr	r1, [r7, #4]
 80116ea:	4613      	mov	r3, r2
 80116ec:	00db      	lsls	r3, r3, #3
 80116ee:	4413      	add	r3, r2
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	440b      	add	r3, r1
 80116f4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	78fb      	ldrb	r3, [r7, #3]
 80116fc:	4619      	mov	r1, r3
 80116fe:	f7fe fb4f 	bl	800fda0 <USBD_LL_DataOutStage>
}
 8011702:	bf00      	nop
 8011704:	3708      	adds	r7, #8
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}

0801170a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801170a:	b580      	push	{r7, lr}
 801170c:	b082      	sub	sp, #8
 801170e:	af00      	add	r7, sp, #0
 8011710:	6078      	str	r0, [r7, #4]
 8011712:	460b      	mov	r3, r1
 8011714:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801171c:	78fa      	ldrb	r2, [r7, #3]
 801171e:	6879      	ldr	r1, [r7, #4]
 8011720:	4613      	mov	r3, r2
 8011722:	00db      	lsls	r3, r3, #3
 8011724:	4413      	add	r3, r2
 8011726:	009b      	lsls	r3, r3, #2
 8011728:	440b      	add	r3, r1
 801172a:	3320      	adds	r3, #32
 801172c:	681a      	ldr	r2, [r3, #0]
 801172e:	78fb      	ldrb	r3, [r7, #3]
 8011730:	4619      	mov	r1, r3
 8011732:	f7fe fbf1 	bl	800ff18 <USBD_LL_DataInStage>
}
 8011736:	bf00      	nop
 8011738:	3708      	adds	r7, #8
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}

0801173e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801173e:	b580      	push	{r7, lr}
 8011740:	b082      	sub	sp, #8
 8011742:	af00      	add	r7, sp, #0
 8011744:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801174c:	4618      	mov	r0, r3
 801174e:	f7fe fd35 	bl	80101bc <USBD_LL_SOF>
}
 8011752:	bf00      	nop
 8011754:	3708      	adds	r7, #8
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}

0801175a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801175a:	b580      	push	{r7, lr}
 801175c:	b084      	sub	sp, #16
 801175e:	af00      	add	r7, sp, #0
 8011760:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011762:	2301      	movs	r3, #1
 8011764:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	79db      	ldrb	r3, [r3, #7]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d102      	bne.n	8011774 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801176e:	2300      	movs	r3, #0
 8011770:	73fb      	strb	r3, [r7, #15]
 8011772:	e008      	b.n	8011786 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	79db      	ldrb	r3, [r3, #7]
 8011778:	2b02      	cmp	r3, #2
 801177a:	d102      	bne.n	8011782 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801177c:	2301      	movs	r3, #1
 801177e:	73fb      	strb	r3, [r7, #15]
 8011780:	e001      	b.n	8011786 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011782:	f7f1 fa41 	bl	8002c08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801178c:	7bfa      	ldrb	r2, [r7, #15]
 801178e:	4611      	mov	r1, r2
 8011790:	4618      	mov	r0, r3
 8011792:	f7fe fccf 	bl	8010134 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801179c:	4618      	mov	r0, r3
 801179e:	f7fe fc76 	bl	801008e <USBD_LL_Reset>
}
 80117a2:	bf00      	nop
 80117a4:	3710      	adds	r7, #16
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bd80      	pop	{r7, pc}
	...

080117ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b082      	sub	sp, #8
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80117ba:	4618      	mov	r0, r3
 80117bc:	f7fe fcca 	bl	8010154 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	687a      	ldr	r2, [r7, #4]
 80117cc:	6812      	ldr	r2, [r2, #0]
 80117ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80117d2:	f043 0301 	orr.w	r3, r3, #1
 80117d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	7adb      	ldrb	r3, [r3, #11]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d005      	beq.n	80117ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80117e0:	4b04      	ldr	r3, [pc, #16]	@ (80117f4 <HAL_PCD_SuspendCallback+0x48>)
 80117e2:	691b      	ldr	r3, [r3, #16]
 80117e4:	4a03      	ldr	r2, [pc, #12]	@ (80117f4 <HAL_PCD_SuspendCallback+0x48>)
 80117e6:	f043 0306 	orr.w	r3, r3, #6
 80117ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80117ec:	bf00      	nop
 80117ee:	3708      	adds	r7, #8
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}
 80117f4:	e000ed00 	.word	0xe000ed00

080117f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b082      	sub	sp, #8
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011806:	4618      	mov	r0, r3
 8011808:	f7fe fcc0 	bl	801018c <USBD_LL_Resume>
}
 801180c:	bf00      	nop
 801180e:	3708      	adds	r7, #8
 8011810:	46bd      	mov	sp, r7
 8011812:	bd80      	pop	{r7, pc}

08011814 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011814:	b580      	push	{r7, lr}
 8011816:	b082      	sub	sp, #8
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
 801181c:	460b      	mov	r3, r1
 801181e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011826:	78fa      	ldrb	r2, [r7, #3]
 8011828:	4611      	mov	r1, r2
 801182a:	4618      	mov	r0, r3
 801182c:	f7fe fd18 	bl	8010260 <USBD_LL_IsoOUTIncomplete>
}
 8011830:	bf00      	nop
 8011832:	3708      	adds	r7, #8
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}

08011838 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b082      	sub	sp, #8
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
 8011840:	460b      	mov	r3, r1
 8011842:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801184a:	78fa      	ldrb	r2, [r7, #3]
 801184c:	4611      	mov	r1, r2
 801184e:	4618      	mov	r0, r3
 8011850:	f7fe fcd4 	bl	80101fc <USBD_LL_IsoINIncomplete>
}
 8011854:	bf00      	nop
 8011856:	3708      	adds	r7, #8
 8011858:	46bd      	mov	sp, r7
 801185a:	bd80      	pop	{r7, pc}

0801185c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b082      	sub	sp, #8
 8011860:	af00      	add	r7, sp, #0
 8011862:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801186a:	4618      	mov	r0, r3
 801186c:	f7fe fd2a 	bl	80102c4 <USBD_LL_DevConnected>
}
 8011870:	bf00      	nop
 8011872:	3708      	adds	r7, #8
 8011874:	46bd      	mov	sp, r7
 8011876:	bd80      	pop	{r7, pc}

08011878 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b082      	sub	sp, #8
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011886:	4618      	mov	r0, r3
 8011888:	f7fe fd27 	bl	80102da <USBD_LL_DevDisconnected>
}
 801188c:	bf00      	nop
 801188e:	3708      	adds	r7, #8
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}

08011894 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b082      	sub	sp, #8
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	781b      	ldrb	r3, [r3, #0]
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d13c      	bne.n	801191e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80118a4:	4a20      	ldr	r2, [pc, #128]	@ (8011928 <USBD_LL_Init+0x94>)
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	4a1e      	ldr	r2, [pc, #120]	@ (8011928 <USBD_LL_Init+0x94>)
 80118b0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80118b4:	4b1c      	ldr	r3, [pc, #112]	@ (8011928 <USBD_LL_Init+0x94>)
 80118b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80118ba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80118bc:	4b1a      	ldr	r3, [pc, #104]	@ (8011928 <USBD_LL_Init+0x94>)
 80118be:	2204      	movs	r2, #4
 80118c0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80118c2:	4b19      	ldr	r3, [pc, #100]	@ (8011928 <USBD_LL_Init+0x94>)
 80118c4:	2202      	movs	r2, #2
 80118c6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80118c8:	4b17      	ldr	r3, [pc, #92]	@ (8011928 <USBD_LL_Init+0x94>)
 80118ca:	2200      	movs	r2, #0
 80118cc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80118ce:	4b16      	ldr	r3, [pc, #88]	@ (8011928 <USBD_LL_Init+0x94>)
 80118d0:	2202      	movs	r2, #2
 80118d2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80118d4:	4b14      	ldr	r3, [pc, #80]	@ (8011928 <USBD_LL_Init+0x94>)
 80118d6:	2200      	movs	r2, #0
 80118d8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80118da:	4b13      	ldr	r3, [pc, #76]	@ (8011928 <USBD_LL_Init+0x94>)
 80118dc:	2200      	movs	r2, #0
 80118de:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80118e0:	4b11      	ldr	r3, [pc, #68]	@ (8011928 <USBD_LL_Init+0x94>)
 80118e2:	2200      	movs	r2, #0
 80118e4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80118e6:	4b10      	ldr	r3, [pc, #64]	@ (8011928 <USBD_LL_Init+0x94>)
 80118e8:	2200      	movs	r2, #0
 80118ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80118ec:	4b0e      	ldr	r3, [pc, #56]	@ (8011928 <USBD_LL_Init+0x94>)
 80118ee:	2200      	movs	r2, #0
 80118f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80118f2:	480d      	ldr	r0, [pc, #52]	@ (8011928 <USBD_LL_Init+0x94>)
 80118f4:	f7f7 fc5d 	bl	80091b2 <HAL_PCD_Init>
 80118f8:	4603      	mov	r3, r0
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d001      	beq.n	8011902 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80118fe:	f7f1 f983 	bl	8002c08 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011902:	2180      	movs	r1, #128	@ 0x80
 8011904:	4808      	ldr	r0, [pc, #32]	@ (8011928 <USBD_LL_Init+0x94>)
 8011906:	f7f8 fe8a 	bl	800a61e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801190a:	2240      	movs	r2, #64	@ 0x40
 801190c:	2100      	movs	r1, #0
 801190e:	4806      	ldr	r0, [pc, #24]	@ (8011928 <USBD_LL_Init+0x94>)
 8011910:	f7f8 fe3e 	bl	800a590 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011914:	2280      	movs	r2, #128	@ 0x80
 8011916:	2101      	movs	r1, #1
 8011918:	4803      	ldr	r0, [pc, #12]	@ (8011928 <USBD_LL_Init+0x94>)
 801191a:	f7f8 fe39 	bl	800a590 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801191e:	2300      	movs	r3, #0
}
 8011920:	4618      	mov	r0, r3
 8011922:	3708      	adds	r7, #8
 8011924:	46bd      	mov	sp, r7
 8011926:	bd80      	pop	{r7, pc}
 8011928:	20005700 	.word	0x20005700

0801192c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b084      	sub	sp, #16
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011934:	2300      	movs	r3, #0
 8011936:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011938:	2300      	movs	r3, #0
 801193a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011942:	4618      	mov	r0, r3
 8011944:	f7f7 fd44 	bl	80093d0 <HAL_PCD_Start>
 8011948:	4603      	mov	r3, r0
 801194a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801194c:	7bfb      	ldrb	r3, [r7, #15]
 801194e:	4618      	mov	r0, r3
 8011950:	f000 f942 	bl	8011bd8 <USBD_Get_USB_Status>
 8011954:	4603      	mov	r3, r0
 8011956:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011958:	7bbb      	ldrb	r3, [r7, #14]
}
 801195a:	4618      	mov	r0, r3
 801195c:	3710      	adds	r7, #16
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}

08011962 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011962:	b580      	push	{r7, lr}
 8011964:	b084      	sub	sp, #16
 8011966:	af00      	add	r7, sp, #0
 8011968:	6078      	str	r0, [r7, #4]
 801196a:	4608      	mov	r0, r1
 801196c:	4611      	mov	r1, r2
 801196e:	461a      	mov	r2, r3
 8011970:	4603      	mov	r3, r0
 8011972:	70fb      	strb	r3, [r7, #3]
 8011974:	460b      	mov	r3, r1
 8011976:	70bb      	strb	r3, [r7, #2]
 8011978:	4613      	mov	r3, r2
 801197a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801197c:	2300      	movs	r3, #0
 801197e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011980:	2300      	movs	r3, #0
 8011982:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801198a:	78bb      	ldrb	r3, [r7, #2]
 801198c:	883a      	ldrh	r2, [r7, #0]
 801198e:	78f9      	ldrb	r1, [r7, #3]
 8011990:	f7f8 fa18 	bl	8009dc4 <HAL_PCD_EP_Open>
 8011994:	4603      	mov	r3, r0
 8011996:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011998:	7bfb      	ldrb	r3, [r7, #15]
 801199a:	4618      	mov	r0, r3
 801199c:	f000 f91c 	bl	8011bd8 <USBD_Get_USB_Status>
 80119a0:	4603      	mov	r3, r0
 80119a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80119a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80119a6:	4618      	mov	r0, r3
 80119a8:	3710      	adds	r7, #16
 80119aa:	46bd      	mov	sp, r7
 80119ac:	bd80      	pop	{r7, pc}

080119ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80119ae:	b580      	push	{r7, lr}
 80119b0:	b084      	sub	sp, #16
 80119b2:	af00      	add	r7, sp, #0
 80119b4:	6078      	str	r0, [r7, #4]
 80119b6:	460b      	mov	r3, r1
 80119b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80119ba:	2300      	movs	r3, #0
 80119bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80119be:	2300      	movs	r3, #0
 80119c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80119c8:	78fa      	ldrb	r2, [r7, #3]
 80119ca:	4611      	mov	r1, r2
 80119cc:	4618      	mov	r0, r3
 80119ce:	f7f8 fa63 	bl	8009e98 <HAL_PCD_EP_Close>
 80119d2:	4603      	mov	r3, r0
 80119d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80119d6:	7bfb      	ldrb	r3, [r7, #15]
 80119d8:	4618      	mov	r0, r3
 80119da:	f000 f8fd 	bl	8011bd8 <USBD_Get_USB_Status>
 80119de:	4603      	mov	r3, r0
 80119e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80119e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3710      	adds	r7, #16
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}

080119ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b084      	sub	sp, #16
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
 80119f4:	460b      	mov	r3, r1
 80119f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80119f8:	2300      	movs	r3, #0
 80119fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80119fc:	2300      	movs	r3, #0
 80119fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011a06:	78fa      	ldrb	r2, [r7, #3]
 8011a08:	4611      	mov	r1, r2
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	f7f8 fb1b 	bl	800a046 <HAL_PCD_EP_SetStall>
 8011a10:	4603      	mov	r3, r0
 8011a12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a14:	7bfb      	ldrb	r3, [r7, #15]
 8011a16:	4618      	mov	r0, r3
 8011a18:	f000 f8de 	bl	8011bd8 <USBD_Get_USB_Status>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a20:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	3710      	adds	r7, #16
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}

08011a2a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011a2a:	b580      	push	{r7, lr}
 8011a2c:	b084      	sub	sp, #16
 8011a2e:	af00      	add	r7, sp, #0
 8011a30:	6078      	str	r0, [r7, #4]
 8011a32:	460b      	mov	r3, r1
 8011a34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a36:	2300      	movs	r3, #0
 8011a38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011a44:	78fa      	ldrb	r2, [r7, #3]
 8011a46:	4611      	mov	r1, r2
 8011a48:	4618      	mov	r0, r3
 8011a4a:	f7f8 fb5f 	bl	800a10c <HAL_PCD_EP_ClrStall>
 8011a4e:	4603      	mov	r3, r0
 8011a50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a52:	7bfb      	ldrb	r3, [r7, #15]
 8011a54:	4618      	mov	r0, r3
 8011a56:	f000 f8bf 	bl	8011bd8 <USBD_Get_USB_Status>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3710      	adds	r7, #16
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}

08011a68 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011a68:	b480      	push	{r7}
 8011a6a:	b085      	sub	sp, #20
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
 8011a70:	460b      	mov	r3, r1
 8011a72:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011a7a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011a7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	da0b      	bge.n	8011a9c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011a84:	78fb      	ldrb	r3, [r7, #3]
 8011a86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011a8a:	68f9      	ldr	r1, [r7, #12]
 8011a8c:	4613      	mov	r3, r2
 8011a8e:	00db      	lsls	r3, r3, #3
 8011a90:	4413      	add	r3, r2
 8011a92:	009b      	lsls	r3, r3, #2
 8011a94:	440b      	add	r3, r1
 8011a96:	3316      	adds	r3, #22
 8011a98:	781b      	ldrb	r3, [r3, #0]
 8011a9a:	e00b      	b.n	8011ab4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011a9c:	78fb      	ldrb	r3, [r7, #3]
 8011a9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011aa2:	68f9      	ldr	r1, [r7, #12]
 8011aa4:	4613      	mov	r3, r2
 8011aa6:	00db      	lsls	r3, r3, #3
 8011aa8:	4413      	add	r3, r2
 8011aaa:	009b      	lsls	r3, r3, #2
 8011aac:	440b      	add	r3, r1
 8011aae:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8011ab2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	3714      	adds	r7, #20
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011abe:	4770      	bx	lr

08011ac0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b084      	sub	sp, #16
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
 8011ac8:	460b      	mov	r3, r1
 8011aca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011acc:	2300      	movs	r3, #0
 8011ace:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011ada:	78fa      	ldrb	r2, [r7, #3]
 8011adc:	4611      	mov	r1, r2
 8011ade:	4618      	mov	r0, r3
 8011ae0:	f7f8 f94c 	bl	8009d7c <HAL_PCD_SetAddress>
 8011ae4:	4603      	mov	r3, r0
 8011ae6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ae8:	7bfb      	ldrb	r3, [r7, #15]
 8011aea:	4618      	mov	r0, r3
 8011aec:	f000 f874 	bl	8011bd8 <USBD_Get_USB_Status>
 8011af0:	4603      	mov	r3, r0
 8011af2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011af4:	7bbb      	ldrb	r3, [r7, #14]
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3710      	adds	r7, #16
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}

08011afe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011afe:	b580      	push	{r7, lr}
 8011b00:	b086      	sub	sp, #24
 8011b02:	af00      	add	r7, sp, #0
 8011b04:	60f8      	str	r0, [r7, #12]
 8011b06:	607a      	str	r2, [r7, #4]
 8011b08:	603b      	str	r3, [r7, #0]
 8011b0a:	460b      	mov	r3, r1
 8011b0c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b12:	2300      	movs	r3, #0
 8011b14:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011b1c:	7af9      	ldrb	r1, [r7, #11]
 8011b1e:	683b      	ldr	r3, [r7, #0]
 8011b20:	687a      	ldr	r2, [r7, #4]
 8011b22:	f7f8 fa56 	bl	8009fd2 <HAL_PCD_EP_Transmit>
 8011b26:	4603      	mov	r3, r0
 8011b28:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b2a:	7dfb      	ldrb	r3, [r7, #23]
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f000 f853 	bl	8011bd8 <USBD_Get_USB_Status>
 8011b32:	4603      	mov	r3, r0
 8011b34:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011b36:	7dbb      	ldrb	r3, [r7, #22]
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3718      	adds	r7, #24
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	bd80      	pop	{r7, pc}

08011b40 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b086      	sub	sp, #24
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	60f8      	str	r0, [r7, #12]
 8011b48:	607a      	str	r2, [r7, #4]
 8011b4a:	603b      	str	r3, [r7, #0]
 8011b4c:	460b      	mov	r3, r1
 8011b4e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b50:	2300      	movs	r3, #0
 8011b52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b54:	2300      	movs	r3, #0
 8011b56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011b5e:	7af9      	ldrb	r1, [r7, #11]
 8011b60:	683b      	ldr	r3, [r7, #0]
 8011b62:	687a      	ldr	r2, [r7, #4]
 8011b64:	f7f8 f9e2 	bl	8009f2c <HAL_PCD_EP_Receive>
 8011b68:	4603      	mov	r3, r0
 8011b6a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b6c:	7dfb      	ldrb	r3, [r7, #23]
 8011b6e:	4618      	mov	r0, r3
 8011b70:	f000 f832 	bl	8011bd8 <USBD_Get_USB_Status>
 8011b74:	4603      	mov	r3, r0
 8011b76:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011b78:	7dbb      	ldrb	r3, [r7, #22]
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	3718      	adds	r7, #24
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	bd80      	pop	{r7, pc}

08011b82 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011b82:	b580      	push	{r7, lr}
 8011b84:	b082      	sub	sp, #8
 8011b86:	af00      	add	r7, sp, #0
 8011b88:	6078      	str	r0, [r7, #4]
 8011b8a:	460b      	mov	r3, r1
 8011b8c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011b94:	78fa      	ldrb	r2, [r7, #3]
 8011b96:	4611      	mov	r1, r2
 8011b98:	4618      	mov	r0, r3
 8011b9a:	f7f8 fa02 	bl	8009fa2 <HAL_PCD_EP_GetRxCount>
 8011b9e:	4603      	mov	r3, r0
}
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	3708      	adds	r7, #8
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}

08011ba8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011ba8:	b480      	push	{r7}
 8011baa:	b083      	sub	sp, #12
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011bb0:	4b03      	ldr	r3, [pc, #12]	@ (8011bc0 <USBD_static_malloc+0x18>)
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	370c      	adds	r7, #12
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bbc:	4770      	bx	lr
 8011bbe:	bf00      	nop
 8011bc0:	20005be4 	.word	0x20005be4

08011bc4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011bc4:	b480      	push	{r7}
 8011bc6:	b083      	sub	sp, #12
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	6078      	str	r0, [r7, #4]

}
 8011bcc:	bf00      	nop
 8011bce:	370c      	adds	r7, #12
 8011bd0:	46bd      	mov	sp, r7
 8011bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd6:	4770      	bx	lr

08011bd8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011bd8:	b480      	push	{r7}
 8011bda:	b085      	sub	sp, #20
 8011bdc:	af00      	add	r7, sp, #0
 8011bde:	4603      	mov	r3, r0
 8011be0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011be2:	2300      	movs	r3, #0
 8011be4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011be6:	79fb      	ldrb	r3, [r7, #7]
 8011be8:	2b03      	cmp	r3, #3
 8011bea:	d817      	bhi.n	8011c1c <USBD_Get_USB_Status+0x44>
 8011bec:	a201      	add	r2, pc, #4	@ (adr r2, 8011bf4 <USBD_Get_USB_Status+0x1c>)
 8011bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bf2:	bf00      	nop
 8011bf4:	08011c05 	.word	0x08011c05
 8011bf8:	08011c0b 	.word	0x08011c0b
 8011bfc:	08011c11 	.word	0x08011c11
 8011c00:	08011c17 	.word	0x08011c17
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011c04:	2300      	movs	r3, #0
 8011c06:	73fb      	strb	r3, [r7, #15]
    break;
 8011c08:	e00b      	b.n	8011c22 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011c0a:	2303      	movs	r3, #3
 8011c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8011c0e:	e008      	b.n	8011c22 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011c10:	2301      	movs	r3, #1
 8011c12:	73fb      	strb	r3, [r7, #15]
    break;
 8011c14:	e005      	b.n	8011c22 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011c16:	2303      	movs	r3, #3
 8011c18:	73fb      	strb	r3, [r7, #15]
    break;
 8011c1a:	e002      	b.n	8011c22 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011c1c:	2303      	movs	r3, #3
 8011c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8011c20:	bf00      	nop
  }
  return usb_status;
 8011c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c24:	4618      	mov	r0, r3
 8011c26:	3714      	adds	r7, #20
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2e:	4770      	bx	lr

08011c30 <atoi>:
 8011c30:	220a      	movs	r2, #10
 8011c32:	2100      	movs	r1, #0
 8011c34:	f000 b92a 	b.w	8011e8c <strtol>

08011c38 <sbrk_aligned>:
 8011c38:	b570      	push	{r4, r5, r6, lr}
 8011c3a:	4e0f      	ldr	r6, [pc, #60]	@ (8011c78 <sbrk_aligned+0x40>)
 8011c3c:	460c      	mov	r4, r1
 8011c3e:	6831      	ldr	r1, [r6, #0]
 8011c40:	4605      	mov	r5, r0
 8011c42:	b911      	cbnz	r1, 8011c4a <sbrk_aligned+0x12>
 8011c44:	f000 f9f0 	bl	8012028 <_sbrk_r>
 8011c48:	6030      	str	r0, [r6, #0]
 8011c4a:	4621      	mov	r1, r4
 8011c4c:	4628      	mov	r0, r5
 8011c4e:	f000 f9eb 	bl	8012028 <_sbrk_r>
 8011c52:	1c43      	adds	r3, r0, #1
 8011c54:	d103      	bne.n	8011c5e <sbrk_aligned+0x26>
 8011c56:	f04f 34ff 	mov.w	r4, #4294967295
 8011c5a:	4620      	mov	r0, r4
 8011c5c:	bd70      	pop	{r4, r5, r6, pc}
 8011c5e:	1cc4      	adds	r4, r0, #3
 8011c60:	f024 0403 	bic.w	r4, r4, #3
 8011c64:	42a0      	cmp	r0, r4
 8011c66:	d0f8      	beq.n	8011c5a <sbrk_aligned+0x22>
 8011c68:	1a21      	subs	r1, r4, r0
 8011c6a:	4628      	mov	r0, r5
 8011c6c:	f000 f9dc 	bl	8012028 <_sbrk_r>
 8011c70:	3001      	adds	r0, #1
 8011c72:	d1f2      	bne.n	8011c5a <sbrk_aligned+0x22>
 8011c74:	e7ef      	b.n	8011c56 <sbrk_aligned+0x1e>
 8011c76:	bf00      	nop
 8011c78:	20005e04 	.word	0x20005e04

08011c7c <_malloc_r>:
 8011c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c80:	1ccd      	adds	r5, r1, #3
 8011c82:	f025 0503 	bic.w	r5, r5, #3
 8011c86:	3508      	adds	r5, #8
 8011c88:	2d0c      	cmp	r5, #12
 8011c8a:	bf38      	it	cc
 8011c8c:	250c      	movcc	r5, #12
 8011c8e:	2d00      	cmp	r5, #0
 8011c90:	4606      	mov	r6, r0
 8011c92:	db01      	blt.n	8011c98 <_malloc_r+0x1c>
 8011c94:	42a9      	cmp	r1, r5
 8011c96:	d904      	bls.n	8011ca2 <_malloc_r+0x26>
 8011c98:	230c      	movs	r3, #12
 8011c9a:	6033      	str	r3, [r6, #0]
 8011c9c:	2000      	movs	r0, #0
 8011c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ca2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011d78 <_malloc_r+0xfc>
 8011ca6:	f000 f869 	bl	8011d7c <__malloc_lock>
 8011caa:	f8d8 3000 	ldr.w	r3, [r8]
 8011cae:	461c      	mov	r4, r3
 8011cb0:	bb44      	cbnz	r4, 8011d04 <_malloc_r+0x88>
 8011cb2:	4629      	mov	r1, r5
 8011cb4:	4630      	mov	r0, r6
 8011cb6:	f7ff ffbf 	bl	8011c38 <sbrk_aligned>
 8011cba:	1c43      	adds	r3, r0, #1
 8011cbc:	4604      	mov	r4, r0
 8011cbe:	d158      	bne.n	8011d72 <_malloc_r+0xf6>
 8011cc0:	f8d8 4000 	ldr.w	r4, [r8]
 8011cc4:	4627      	mov	r7, r4
 8011cc6:	2f00      	cmp	r7, #0
 8011cc8:	d143      	bne.n	8011d52 <_malloc_r+0xd6>
 8011cca:	2c00      	cmp	r4, #0
 8011ccc:	d04b      	beq.n	8011d66 <_malloc_r+0xea>
 8011cce:	6823      	ldr	r3, [r4, #0]
 8011cd0:	4639      	mov	r1, r7
 8011cd2:	4630      	mov	r0, r6
 8011cd4:	eb04 0903 	add.w	r9, r4, r3
 8011cd8:	f000 f9a6 	bl	8012028 <_sbrk_r>
 8011cdc:	4581      	cmp	r9, r0
 8011cde:	d142      	bne.n	8011d66 <_malloc_r+0xea>
 8011ce0:	6821      	ldr	r1, [r4, #0]
 8011ce2:	1a6d      	subs	r5, r5, r1
 8011ce4:	4629      	mov	r1, r5
 8011ce6:	4630      	mov	r0, r6
 8011ce8:	f7ff ffa6 	bl	8011c38 <sbrk_aligned>
 8011cec:	3001      	adds	r0, #1
 8011cee:	d03a      	beq.n	8011d66 <_malloc_r+0xea>
 8011cf0:	6823      	ldr	r3, [r4, #0]
 8011cf2:	442b      	add	r3, r5
 8011cf4:	6023      	str	r3, [r4, #0]
 8011cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8011cfa:	685a      	ldr	r2, [r3, #4]
 8011cfc:	bb62      	cbnz	r2, 8011d58 <_malloc_r+0xdc>
 8011cfe:	f8c8 7000 	str.w	r7, [r8]
 8011d02:	e00f      	b.n	8011d24 <_malloc_r+0xa8>
 8011d04:	6822      	ldr	r2, [r4, #0]
 8011d06:	1b52      	subs	r2, r2, r5
 8011d08:	d420      	bmi.n	8011d4c <_malloc_r+0xd0>
 8011d0a:	2a0b      	cmp	r2, #11
 8011d0c:	d917      	bls.n	8011d3e <_malloc_r+0xc2>
 8011d0e:	1961      	adds	r1, r4, r5
 8011d10:	42a3      	cmp	r3, r4
 8011d12:	6025      	str	r5, [r4, #0]
 8011d14:	bf18      	it	ne
 8011d16:	6059      	strne	r1, [r3, #4]
 8011d18:	6863      	ldr	r3, [r4, #4]
 8011d1a:	bf08      	it	eq
 8011d1c:	f8c8 1000 	streq.w	r1, [r8]
 8011d20:	5162      	str	r2, [r4, r5]
 8011d22:	604b      	str	r3, [r1, #4]
 8011d24:	4630      	mov	r0, r6
 8011d26:	f000 f82f 	bl	8011d88 <__malloc_unlock>
 8011d2a:	f104 000b 	add.w	r0, r4, #11
 8011d2e:	1d23      	adds	r3, r4, #4
 8011d30:	f020 0007 	bic.w	r0, r0, #7
 8011d34:	1ac2      	subs	r2, r0, r3
 8011d36:	bf1c      	itt	ne
 8011d38:	1a1b      	subne	r3, r3, r0
 8011d3a:	50a3      	strne	r3, [r4, r2]
 8011d3c:	e7af      	b.n	8011c9e <_malloc_r+0x22>
 8011d3e:	6862      	ldr	r2, [r4, #4]
 8011d40:	42a3      	cmp	r3, r4
 8011d42:	bf0c      	ite	eq
 8011d44:	f8c8 2000 	streq.w	r2, [r8]
 8011d48:	605a      	strne	r2, [r3, #4]
 8011d4a:	e7eb      	b.n	8011d24 <_malloc_r+0xa8>
 8011d4c:	4623      	mov	r3, r4
 8011d4e:	6864      	ldr	r4, [r4, #4]
 8011d50:	e7ae      	b.n	8011cb0 <_malloc_r+0x34>
 8011d52:	463c      	mov	r4, r7
 8011d54:	687f      	ldr	r7, [r7, #4]
 8011d56:	e7b6      	b.n	8011cc6 <_malloc_r+0x4a>
 8011d58:	461a      	mov	r2, r3
 8011d5a:	685b      	ldr	r3, [r3, #4]
 8011d5c:	42a3      	cmp	r3, r4
 8011d5e:	d1fb      	bne.n	8011d58 <_malloc_r+0xdc>
 8011d60:	2300      	movs	r3, #0
 8011d62:	6053      	str	r3, [r2, #4]
 8011d64:	e7de      	b.n	8011d24 <_malloc_r+0xa8>
 8011d66:	230c      	movs	r3, #12
 8011d68:	6033      	str	r3, [r6, #0]
 8011d6a:	4630      	mov	r0, r6
 8011d6c:	f000 f80c 	bl	8011d88 <__malloc_unlock>
 8011d70:	e794      	b.n	8011c9c <_malloc_r+0x20>
 8011d72:	6005      	str	r5, [r0, #0]
 8011d74:	e7d6      	b.n	8011d24 <_malloc_r+0xa8>
 8011d76:	bf00      	nop
 8011d78:	20005e08 	.word	0x20005e08

08011d7c <__malloc_lock>:
 8011d7c:	4801      	ldr	r0, [pc, #4]	@ (8011d84 <__malloc_lock+0x8>)
 8011d7e:	f000 b98d 	b.w	801209c <__retarget_lock_acquire_recursive>
 8011d82:	bf00      	nop
 8011d84:	20005f48 	.word	0x20005f48

08011d88 <__malloc_unlock>:
 8011d88:	4801      	ldr	r0, [pc, #4]	@ (8011d90 <__malloc_unlock+0x8>)
 8011d8a:	f000 b988 	b.w	801209e <__retarget_lock_release_recursive>
 8011d8e:	bf00      	nop
 8011d90:	20005f48 	.word	0x20005f48

08011d94 <_strtol_l.isra.0>:
 8011d94:	2b24      	cmp	r3, #36	@ 0x24
 8011d96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d9a:	4686      	mov	lr, r0
 8011d9c:	4690      	mov	r8, r2
 8011d9e:	d801      	bhi.n	8011da4 <_strtol_l.isra.0+0x10>
 8011da0:	2b01      	cmp	r3, #1
 8011da2:	d106      	bne.n	8011db2 <_strtol_l.isra.0+0x1e>
 8011da4:	f000 f950 	bl	8012048 <__errno>
 8011da8:	2316      	movs	r3, #22
 8011daa:	6003      	str	r3, [r0, #0]
 8011dac:	2000      	movs	r0, #0
 8011dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011db2:	4834      	ldr	r0, [pc, #208]	@ (8011e84 <_strtol_l.isra.0+0xf0>)
 8011db4:	460d      	mov	r5, r1
 8011db6:	462a      	mov	r2, r5
 8011db8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011dbc:	5d06      	ldrb	r6, [r0, r4]
 8011dbe:	f016 0608 	ands.w	r6, r6, #8
 8011dc2:	d1f8      	bne.n	8011db6 <_strtol_l.isra.0+0x22>
 8011dc4:	2c2d      	cmp	r4, #45	@ 0x2d
 8011dc6:	d110      	bne.n	8011dea <_strtol_l.isra.0+0x56>
 8011dc8:	782c      	ldrb	r4, [r5, #0]
 8011dca:	2601      	movs	r6, #1
 8011dcc:	1c95      	adds	r5, r2, #2
 8011dce:	f033 0210 	bics.w	r2, r3, #16
 8011dd2:	d115      	bne.n	8011e00 <_strtol_l.isra.0+0x6c>
 8011dd4:	2c30      	cmp	r4, #48	@ 0x30
 8011dd6:	d10d      	bne.n	8011df4 <_strtol_l.isra.0+0x60>
 8011dd8:	782a      	ldrb	r2, [r5, #0]
 8011dda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011dde:	2a58      	cmp	r2, #88	@ 0x58
 8011de0:	d108      	bne.n	8011df4 <_strtol_l.isra.0+0x60>
 8011de2:	786c      	ldrb	r4, [r5, #1]
 8011de4:	3502      	adds	r5, #2
 8011de6:	2310      	movs	r3, #16
 8011de8:	e00a      	b.n	8011e00 <_strtol_l.isra.0+0x6c>
 8011dea:	2c2b      	cmp	r4, #43	@ 0x2b
 8011dec:	bf04      	itt	eq
 8011dee:	782c      	ldrbeq	r4, [r5, #0]
 8011df0:	1c95      	addeq	r5, r2, #2
 8011df2:	e7ec      	b.n	8011dce <_strtol_l.isra.0+0x3a>
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d1f6      	bne.n	8011de6 <_strtol_l.isra.0+0x52>
 8011df8:	2c30      	cmp	r4, #48	@ 0x30
 8011dfa:	bf14      	ite	ne
 8011dfc:	230a      	movne	r3, #10
 8011dfe:	2308      	moveq	r3, #8
 8011e00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011e04:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011e08:	2200      	movs	r2, #0
 8011e0a:	fbbc f9f3 	udiv	r9, ip, r3
 8011e0e:	4610      	mov	r0, r2
 8011e10:	fb03 ca19 	mls	sl, r3, r9, ip
 8011e14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011e18:	2f09      	cmp	r7, #9
 8011e1a:	d80f      	bhi.n	8011e3c <_strtol_l.isra.0+0xa8>
 8011e1c:	463c      	mov	r4, r7
 8011e1e:	42a3      	cmp	r3, r4
 8011e20:	dd1b      	ble.n	8011e5a <_strtol_l.isra.0+0xc6>
 8011e22:	1c57      	adds	r7, r2, #1
 8011e24:	d007      	beq.n	8011e36 <_strtol_l.isra.0+0xa2>
 8011e26:	4581      	cmp	r9, r0
 8011e28:	d314      	bcc.n	8011e54 <_strtol_l.isra.0+0xc0>
 8011e2a:	d101      	bne.n	8011e30 <_strtol_l.isra.0+0x9c>
 8011e2c:	45a2      	cmp	sl, r4
 8011e2e:	db11      	blt.n	8011e54 <_strtol_l.isra.0+0xc0>
 8011e30:	fb00 4003 	mla	r0, r0, r3, r4
 8011e34:	2201      	movs	r2, #1
 8011e36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011e3a:	e7eb      	b.n	8011e14 <_strtol_l.isra.0+0x80>
 8011e3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011e40:	2f19      	cmp	r7, #25
 8011e42:	d801      	bhi.n	8011e48 <_strtol_l.isra.0+0xb4>
 8011e44:	3c37      	subs	r4, #55	@ 0x37
 8011e46:	e7ea      	b.n	8011e1e <_strtol_l.isra.0+0x8a>
 8011e48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011e4c:	2f19      	cmp	r7, #25
 8011e4e:	d804      	bhi.n	8011e5a <_strtol_l.isra.0+0xc6>
 8011e50:	3c57      	subs	r4, #87	@ 0x57
 8011e52:	e7e4      	b.n	8011e1e <_strtol_l.isra.0+0x8a>
 8011e54:	f04f 32ff 	mov.w	r2, #4294967295
 8011e58:	e7ed      	b.n	8011e36 <_strtol_l.isra.0+0xa2>
 8011e5a:	1c53      	adds	r3, r2, #1
 8011e5c:	d108      	bne.n	8011e70 <_strtol_l.isra.0+0xdc>
 8011e5e:	2322      	movs	r3, #34	@ 0x22
 8011e60:	f8ce 3000 	str.w	r3, [lr]
 8011e64:	4660      	mov	r0, ip
 8011e66:	f1b8 0f00 	cmp.w	r8, #0
 8011e6a:	d0a0      	beq.n	8011dae <_strtol_l.isra.0+0x1a>
 8011e6c:	1e69      	subs	r1, r5, #1
 8011e6e:	e006      	b.n	8011e7e <_strtol_l.isra.0+0xea>
 8011e70:	b106      	cbz	r6, 8011e74 <_strtol_l.isra.0+0xe0>
 8011e72:	4240      	negs	r0, r0
 8011e74:	f1b8 0f00 	cmp.w	r8, #0
 8011e78:	d099      	beq.n	8011dae <_strtol_l.isra.0+0x1a>
 8011e7a:	2a00      	cmp	r2, #0
 8011e7c:	d1f6      	bne.n	8011e6c <_strtol_l.isra.0+0xd8>
 8011e7e:	f8c8 1000 	str.w	r1, [r8]
 8011e82:	e794      	b.n	8011dae <_strtol_l.isra.0+0x1a>
 8011e84:	080172c1 	.word	0x080172c1

08011e88 <_strtol_r>:
 8011e88:	f7ff bf84 	b.w	8011d94 <_strtol_l.isra.0>

08011e8c <strtol>:
 8011e8c:	4613      	mov	r3, r2
 8011e8e:	460a      	mov	r2, r1
 8011e90:	4601      	mov	r1, r0
 8011e92:	4802      	ldr	r0, [pc, #8]	@ (8011e9c <strtol+0x10>)
 8011e94:	6800      	ldr	r0, [r0, #0]
 8011e96:	f7ff bf7d 	b.w	8011d94 <_strtol_l.isra.0>
 8011e9a:	bf00      	nop
 8011e9c:	20000120 	.word	0x20000120

08011ea0 <sniprintf>:
 8011ea0:	b40c      	push	{r2, r3}
 8011ea2:	b530      	push	{r4, r5, lr}
 8011ea4:	4b18      	ldr	r3, [pc, #96]	@ (8011f08 <sniprintf+0x68>)
 8011ea6:	1e0c      	subs	r4, r1, #0
 8011ea8:	681d      	ldr	r5, [r3, #0]
 8011eaa:	b09d      	sub	sp, #116	@ 0x74
 8011eac:	da08      	bge.n	8011ec0 <sniprintf+0x20>
 8011eae:	238b      	movs	r3, #139	@ 0x8b
 8011eb0:	602b      	str	r3, [r5, #0]
 8011eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8011eb6:	b01d      	add	sp, #116	@ 0x74
 8011eb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011ebc:	b002      	add	sp, #8
 8011ebe:	4770      	bx	lr
 8011ec0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011ec4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011ec8:	f04f 0300 	mov.w	r3, #0
 8011ecc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011ece:	bf14      	ite	ne
 8011ed0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011ed4:	4623      	moveq	r3, r4
 8011ed6:	9304      	str	r3, [sp, #16]
 8011ed8:	9307      	str	r3, [sp, #28]
 8011eda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011ede:	9002      	str	r0, [sp, #8]
 8011ee0:	9006      	str	r0, [sp, #24]
 8011ee2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011ee6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011ee8:	ab21      	add	r3, sp, #132	@ 0x84
 8011eea:	a902      	add	r1, sp, #8
 8011eec:	4628      	mov	r0, r5
 8011eee:	9301      	str	r3, [sp, #4]
 8011ef0:	f000 f98a 	bl	8012208 <_svfiprintf_r>
 8011ef4:	1c43      	adds	r3, r0, #1
 8011ef6:	bfbc      	itt	lt
 8011ef8:	238b      	movlt	r3, #139	@ 0x8b
 8011efa:	602b      	strlt	r3, [r5, #0]
 8011efc:	2c00      	cmp	r4, #0
 8011efe:	d0da      	beq.n	8011eb6 <sniprintf+0x16>
 8011f00:	9b02      	ldr	r3, [sp, #8]
 8011f02:	2200      	movs	r2, #0
 8011f04:	701a      	strb	r2, [r3, #0]
 8011f06:	e7d6      	b.n	8011eb6 <sniprintf+0x16>
 8011f08:	20000120 	.word	0x20000120

08011f0c <siscanf>:
 8011f0c:	b40e      	push	{r1, r2, r3}
 8011f0e:	b570      	push	{r4, r5, r6, lr}
 8011f10:	b09d      	sub	sp, #116	@ 0x74
 8011f12:	ac21      	add	r4, sp, #132	@ 0x84
 8011f14:	2500      	movs	r5, #0
 8011f16:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011f1a:	f854 6b04 	ldr.w	r6, [r4], #4
 8011f1e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011f22:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011f24:	9002      	str	r0, [sp, #8]
 8011f26:	9006      	str	r0, [sp, #24]
 8011f28:	f7ee f9c2 	bl	80002b0 <strlen>
 8011f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8011f5c <siscanf+0x50>)
 8011f2e:	9003      	str	r0, [sp, #12]
 8011f30:	9007      	str	r0, [sp, #28]
 8011f32:	480b      	ldr	r0, [pc, #44]	@ (8011f60 <siscanf+0x54>)
 8011f34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011f3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011f3e:	4632      	mov	r2, r6
 8011f40:	4623      	mov	r3, r4
 8011f42:	a902      	add	r1, sp, #8
 8011f44:	6800      	ldr	r0, [r0, #0]
 8011f46:	950f      	str	r5, [sp, #60]	@ 0x3c
 8011f48:	9514      	str	r5, [sp, #80]	@ 0x50
 8011f4a:	9401      	str	r4, [sp, #4]
 8011f4c:	f000 fab2 	bl	80124b4 <__ssvfiscanf_r>
 8011f50:	b01d      	add	sp, #116	@ 0x74
 8011f52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011f56:	b003      	add	sp, #12
 8011f58:	4770      	bx	lr
 8011f5a:	bf00      	nop
 8011f5c:	08011f65 	.word	0x08011f65
 8011f60:	20000120 	.word	0x20000120

08011f64 <__seofread>:
 8011f64:	2000      	movs	r0, #0
 8011f66:	4770      	bx	lr

08011f68 <memcmp>:
 8011f68:	b510      	push	{r4, lr}
 8011f6a:	3901      	subs	r1, #1
 8011f6c:	4402      	add	r2, r0
 8011f6e:	4290      	cmp	r0, r2
 8011f70:	d101      	bne.n	8011f76 <memcmp+0xe>
 8011f72:	2000      	movs	r0, #0
 8011f74:	e005      	b.n	8011f82 <memcmp+0x1a>
 8011f76:	7803      	ldrb	r3, [r0, #0]
 8011f78:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011f7c:	42a3      	cmp	r3, r4
 8011f7e:	d001      	beq.n	8011f84 <memcmp+0x1c>
 8011f80:	1b18      	subs	r0, r3, r4
 8011f82:	bd10      	pop	{r4, pc}
 8011f84:	3001      	adds	r0, #1
 8011f86:	e7f2      	b.n	8011f6e <memcmp+0x6>

08011f88 <memset>:
 8011f88:	4402      	add	r2, r0
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	4293      	cmp	r3, r2
 8011f8e:	d100      	bne.n	8011f92 <memset+0xa>
 8011f90:	4770      	bx	lr
 8011f92:	f803 1b01 	strb.w	r1, [r3], #1
 8011f96:	e7f9      	b.n	8011f8c <memset+0x4>

08011f98 <strchr>:
 8011f98:	b2c9      	uxtb	r1, r1
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fa2:	b112      	cbz	r2, 8011faa <strchr+0x12>
 8011fa4:	428a      	cmp	r2, r1
 8011fa6:	d1f9      	bne.n	8011f9c <strchr+0x4>
 8011fa8:	4770      	bx	lr
 8011faa:	2900      	cmp	r1, #0
 8011fac:	bf18      	it	ne
 8011fae:	2000      	movne	r0, #0
 8011fb0:	4770      	bx	lr

08011fb2 <strncmp>:
 8011fb2:	b510      	push	{r4, lr}
 8011fb4:	b16a      	cbz	r2, 8011fd2 <strncmp+0x20>
 8011fb6:	3901      	subs	r1, #1
 8011fb8:	1884      	adds	r4, r0, r2
 8011fba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fbe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011fc2:	429a      	cmp	r2, r3
 8011fc4:	d103      	bne.n	8011fce <strncmp+0x1c>
 8011fc6:	42a0      	cmp	r0, r4
 8011fc8:	d001      	beq.n	8011fce <strncmp+0x1c>
 8011fca:	2a00      	cmp	r2, #0
 8011fcc:	d1f5      	bne.n	8011fba <strncmp+0x8>
 8011fce:	1ad0      	subs	r0, r2, r3
 8011fd0:	bd10      	pop	{r4, pc}
 8011fd2:	4610      	mov	r0, r2
 8011fd4:	e7fc      	b.n	8011fd0 <strncmp+0x1e>

08011fd6 <strncpy>:
 8011fd6:	b510      	push	{r4, lr}
 8011fd8:	3901      	subs	r1, #1
 8011fda:	4603      	mov	r3, r0
 8011fdc:	b132      	cbz	r2, 8011fec <strncpy+0x16>
 8011fde:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011fe2:	f803 4b01 	strb.w	r4, [r3], #1
 8011fe6:	3a01      	subs	r2, #1
 8011fe8:	2c00      	cmp	r4, #0
 8011fea:	d1f7      	bne.n	8011fdc <strncpy+0x6>
 8011fec:	441a      	add	r2, r3
 8011fee:	2100      	movs	r1, #0
 8011ff0:	4293      	cmp	r3, r2
 8011ff2:	d100      	bne.n	8011ff6 <strncpy+0x20>
 8011ff4:	bd10      	pop	{r4, pc}
 8011ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8011ffa:	e7f9      	b.n	8011ff0 <strncpy+0x1a>

08011ffc <strstr>:
 8011ffc:	780a      	ldrb	r2, [r1, #0]
 8011ffe:	b570      	push	{r4, r5, r6, lr}
 8012000:	b96a      	cbnz	r2, 801201e <strstr+0x22>
 8012002:	bd70      	pop	{r4, r5, r6, pc}
 8012004:	429a      	cmp	r2, r3
 8012006:	d109      	bne.n	801201c <strstr+0x20>
 8012008:	460c      	mov	r4, r1
 801200a:	4605      	mov	r5, r0
 801200c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8012010:	2b00      	cmp	r3, #0
 8012012:	d0f6      	beq.n	8012002 <strstr+0x6>
 8012014:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8012018:	429e      	cmp	r6, r3
 801201a:	d0f7      	beq.n	801200c <strstr+0x10>
 801201c:	3001      	adds	r0, #1
 801201e:	7803      	ldrb	r3, [r0, #0]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d1ef      	bne.n	8012004 <strstr+0x8>
 8012024:	4618      	mov	r0, r3
 8012026:	e7ec      	b.n	8012002 <strstr+0x6>

08012028 <_sbrk_r>:
 8012028:	b538      	push	{r3, r4, r5, lr}
 801202a:	4d06      	ldr	r5, [pc, #24]	@ (8012044 <_sbrk_r+0x1c>)
 801202c:	2300      	movs	r3, #0
 801202e:	4604      	mov	r4, r0
 8012030:	4608      	mov	r0, r1
 8012032:	602b      	str	r3, [r5, #0]
 8012034:	f7f2 f988 	bl	8004348 <_sbrk>
 8012038:	1c43      	adds	r3, r0, #1
 801203a:	d102      	bne.n	8012042 <_sbrk_r+0x1a>
 801203c:	682b      	ldr	r3, [r5, #0]
 801203e:	b103      	cbz	r3, 8012042 <_sbrk_r+0x1a>
 8012040:	6023      	str	r3, [r4, #0]
 8012042:	bd38      	pop	{r3, r4, r5, pc}
 8012044:	20005f44 	.word	0x20005f44

08012048 <__errno>:
 8012048:	4b01      	ldr	r3, [pc, #4]	@ (8012050 <__errno+0x8>)
 801204a:	6818      	ldr	r0, [r3, #0]
 801204c:	4770      	bx	lr
 801204e:	bf00      	nop
 8012050:	20000120 	.word	0x20000120

08012054 <__libc_init_array>:
 8012054:	b570      	push	{r4, r5, r6, lr}
 8012056:	4d0d      	ldr	r5, [pc, #52]	@ (801208c <__libc_init_array+0x38>)
 8012058:	4c0d      	ldr	r4, [pc, #52]	@ (8012090 <__libc_init_array+0x3c>)
 801205a:	1b64      	subs	r4, r4, r5
 801205c:	10a4      	asrs	r4, r4, #2
 801205e:	2600      	movs	r6, #0
 8012060:	42a6      	cmp	r6, r4
 8012062:	d109      	bne.n	8012078 <__libc_init_array+0x24>
 8012064:	4d0b      	ldr	r5, [pc, #44]	@ (8012094 <__libc_init_array+0x40>)
 8012066:	4c0c      	ldr	r4, [pc, #48]	@ (8012098 <__libc_init_array+0x44>)
 8012068:	f000 ffa8 	bl	8012fbc <_init>
 801206c:	1b64      	subs	r4, r4, r5
 801206e:	10a4      	asrs	r4, r4, #2
 8012070:	2600      	movs	r6, #0
 8012072:	42a6      	cmp	r6, r4
 8012074:	d105      	bne.n	8012082 <__libc_init_array+0x2e>
 8012076:	bd70      	pop	{r4, r5, r6, pc}
 8012078:	f855 3b04 	ldr.w	r3, [r5], #4
 801207c:	4798      	blx	r3
 801207e:	3601      	adds	r6, #1
 8012080:	e7ee      	b.n	8012060 <__libc_init_array+0xc>
 8012082:	f855 3b04 	ldr.w	r3, [r5], #4
 8012086:	4798      	blx	r3
 8012088:	3601      	adds	r6, #1
 801208a:	e7f2      	b.n	8012072 <__libc_init_array+0x1e>
 801208c:	08017418 	.word	0x08017418
 8012090:	08017418 	.word	0x08017418
 8012094:	08017418 	.word	0x08017418
 8012098:	0801741c 	.word	0x0801741c

0801209c <__retarget_lock_acquire_recursive>:
 801209c:	4770      	bx	lr

0801209e <__retarget_lock_release_recursive>:
 801209e:	4770      	bx	lr

080120a0 <memcpy>:
 80120a0:	440a      	add	r2, r1
 80120a2:	4291      	cmp	r1, r2
 80120a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80120a8:	d100      	bne.n	80120ac <memcpy+0xc>
 80120aa:	4770      	bx	lr
 80120ac:	b510      	push	{r4, lr}
 80120ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80120b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80120b6:	4291      	cmp	r1, r2
 80120b8:	d1f9      	bne.n	80120ae <memcpy+0xe>
 80120ba:	bd10      	pop	{r4, pc}

080120bc <_free_r>:
 80120bc:	b538      	push	{r3, r4, r5, lr}
 80120be:	4605      	mov	r5, r0
 80120c0:	2900      	cmp	r1, #0
 80120c2:	d041      	beq.n	8012148 <_free_r+0x8c>
 80120c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80120c8:	1f0c      	subs	r4, r1, #4
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	bfb8      	it	lt
 80120ce:	18e4      	addlt	r4, r4, r3
 80120d0:	f7ff fe54 	bl	8011d7c <__malloc_lock>
 80120d4:	4a1d      	ldr	r2, [pc, #116]	@ (801214c <_free_r+0x90>)
 80120d6:	6813      	ldr	r3, [r2, #0]
 80120d8:	b933      	cbnz	r3, 80120e8 <_free_r+0x2c>
 80120da:	6063      	str	r3, [r4, #4]
 80120dc:	6014      	str	r4, [r2, #0]
 80120de:	4628      	mov	r0, r5
 80120e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120e4:	f7ff be50 	b.w	8011d88 <__malloc_unlock>
 80120e8:	42a3      	cmp	r3, r4
 80120ea:	d908      	bls.n	80120fe <_free_r+0x42>
 80120ec:	6820      	ldr	r0, [r4, #0]
 80120ee:	1821      	adds	r1, r4, r0
 80120f0:	428b      	cmp	r3, r1
 80120f2:	bf01      	itttt	eq
 80120f4:	6819      	ldreq	r1, [r3, #0]
 80120f6:	685b      	ldreq	r3, [r3, #4]
 80120f8:	1809      	addeq	r1, r1, r0
 80120fa:	6021      	streq	r1, [r4, #0]
 80120fc:	e7ed      	b.n	80120da <_free_r+0x1e>
 80120fe:	461a      	mov	r2, r3
 8012100:	685b      	ldr	r3, [r3, #4]
 8012102:	b10b      	cbz	r3, 8012108 <_free_r+0x4c>
 8012104:	42a3      	cmp	r3, r4
 8012106:	d9fa      	bls.n	80120fe <_free_r+0x42>
 8012108:	6811      	ldr	r1, [r2, #0]
 801210a:	1850      	adds	r0, r2, r1
 801210c:	42a0      	cmp	r0, r4
 801210e:	d10b      	bne.n	8012128 <_free_r+0x6c>
 8012110:	6820      	ldr	r0, [r4, #0]
 8012112:	4401      	add	r1, r0
 8012114:	1850      	adds	r0, r2, r1
 8012116:	4283      	cmp	r3, r0
 8012118:	6011      	str	r1, [r2, #0]
 801211a:	d1e0      	bne.n	80120de <_free_r+0x22>
 801211c:	6818      	ldr	r0, [r3, #0]
 801211e:	685b      	ldr	r3, [r3, #4]
 8012120:	6053      	str	r3, [r2, #4]
 8012122:	4408      	add	r0, r1
 8012124:	6010      	str	r0, [r2, #0]
 8012126:	e7da      	b.n	80120de <_free_r+0x22>
 8012128:	d902      	bls.n	8012130 <_free_r+0x74>
 801212a:	230c      	movs	r3, #12
 801212c:	602b      	str	r3, [r5, #0]
 801212e:	e7d6      	b.n	80120de <_free_r+0x22>
 8012130:	6820      	ldr	r0, [r4, #0]
 8012132:	1821      	adds	r1, r4, r0
 8012134:	428b      	cmp	r3, r1
 8012136:	bf04      	itt	eq
 8012138:	6819      	ldreq	r1, [r3, #0]
 801213a:	685b      	ldreq	r3, [r3, #4]
 801213c:	6063      	str	r3, [r4, #4]
 801213e:	bf04      	itt	eq
 8012140:	1809      	addeq	r1, r1, r0
 8012142:	6021      	streq	r1, [r4, #0]
 8012144:	6054      	str	r4, [r2, #4]
 8012146:	e7ca      	b.n	80120de <_free_r+0x22>
 8012148:	bd38      	pop	{r3, r4, r5, pc}
 801214a:	bf00      	nop
 801214c:	20005e08 	.word	0x20005e08

08012150 <__ssputs_r>:
 8012150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012154:	688e      	ldr	r6, [r1, #8]
 8012156:	461f      	mov	r7, r3
 8012158:	42be      	cmp	r6, r7
 801215a:	680b      	ldr	r3, [r1, #0]
 801215c:	4682      	mov	sl, r0
 801215e:	460c      	mov	r4, r1
 8012160:	4690      	mov	r8, r2
 8012162:	d82d      	bhi.n	80121c0 <__ssputs_r+0x70>
 8012164:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012168:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801216c:	d026      	beq.n	80121bc <__ssputs_r+0x6c>
 801216e:	6965      	ldr	r5, [r4, #20]
 8012170:	6909      	ldr	r1, [r1, #16]
 8012172:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012176:	eba3 0901 	sub.w	r9, r3, r1
 801217a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801217e:	1c7b      	adds	r3, r7, #1
 8012180:	444b      	add	r3, r9
 8012182:	106d      	asrs	r5, r5, #1
 8012184:	429d      	cmp	r5, r3
 8012186:	bf38      	it	cc
 8012188:	461d      	movcc	r5, r3
 801218a:	0553      	lsls	r3, r2, #21
 801218c:	d527      	bpl.n	80121de <__ssputs_r+0x8e>
 801218e:	4629      	mov	r1, r5
 8012190:	f7ff fd74 	bl	8011c7c <_malloc_r>
 8012194:	4606      	mov	r6, r0
 8012196:	b360      	cbz	r0, 80121f2 <__ssputs_r+0xa2>
 8012198:	6921      	ldr	r1, [r4, #16]
 801219a:	464a      	mov	r2, r9
 801219c:	f7ff ff80 	bl	80120a0 <memcpy>
 80121a0:	89a3      	ldrh	r3, [r4, #12]
 80121a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80121a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121aa:	81a3      	strh	r3, [r4, #12]
 80121ac:	6126      	str	r6, [r4, #16]
 80121ae:	6165      	str	r5, [r4, #20]
 80121b0:	444e      	add	r6, r9
 80121b2:	eba5 0509 	sub.w	r5, r5, r9
 80121b6:	6026      	str	r6, [r4, #0]
 80121b8:	60a5      	str	r5, [r4, #8]
 80121ba:	463e      	mov	r6, r7
 80121bc:	42be      	cmp	r6, r7
 80121be:	d900      	bls.n	80121c2 <__ssputs_r+0x72>
 80121c0:	463e      	mov	r6, r7
 80121c2:	6820      	ldr	r0, [r4, #0]
 80121c4:	4632      	mov	r2, r6
 80121c6:	4641      	mov	r1, r8
 80121c8:	f000 fe37 	bl	8012e3a <memmove>
 80121cc:	68a3      	ldr	r3, [r4, #8]
 80121ce:	1b9b      	subs	r3, r3, r6
 80121d0:	60a3      	str	r3, [r4, #8]
 80121d2:	6823      	ldr	r3, [r4, #0]
 80121d4:	4433      	add	r3, r6
 80121d6:	6023      	str	r3, [r4, #0]
 80121d8:	2000      	movs	r0, #0
 80121da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121de:	462a      	mov	r2, r5
 80121e0:	f000 fe45 	bl	8012e6e <_realloc_r>
 80121e4:	4606      	mov	r6, r0
 80121e6:	2800      	cmp	r0, #0
 80121e8:	d1e0      	bne.n	80121ac <__ssputs_r+0x5c>
 80121ea:	6921      	ldr	r1, [r4, #16]
 80121ec:	4650      	mov	r0, sl
 80121ee:	f7ff ff65 	bl	80120bc <_free_r>
 80121f2:	230c      	movs	r3, #12
 80121f4:	f8ca 3000 	str.w	r3, [sl]
 80121f8:	89a3      	ldrh	r3, [r4, #12]
 80121fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121fe:	81a3      	strh	r3, [r4, #12]
 8012200:	f04f 30ff 	mov.w	r0, #4294967295
 8012204:	e7e9      	b.n	80121da <__ssputs_r+0x8a>
	...

08012208 <_svfiprintf_r>:
 8012208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801220c:	4698      	mov	r8, r3
 801220e:	898b      	ldrh	r3, [r1, #12]
 8012210:	061b      	lsls	r3, r3, #24
 8012212:	b09d      	sub	sp, #116	@ 0x74
 8012214:	4607      	mov	r7, r0
 8012216:	460d      	mov	r5, r1
 8012218:	4614      	mov	r4, r2
 801221a:	d510      	bpl.n	801223e <_svfiprintf_r+0x36>
 801221c:	690b      	ldr	r3, [r1, #16]
 801221e:	b973      	cbnz	r3, 801223e <_svfiprintf_r+0x36>
 8012220:	2140      	movs	r1, #64	@ 0x40
 8012222:	f7ff fd2b 	bl	8011c7c <_malloc_r>
 8012226:	6028      	str	r0, [r5, #0]
 8012228:	6128      	str	r0, [r5, #16]
 801222a:	b930      	cbnz	r0, 801223a <_svfiprintf_r+0x32>
 801222c:	230c      	movs	r3, #12
 801222e:	603b      	str	r3, [r7, #0]
 8012230:	f04f 30ff 	mov.w	r0, #4294967295
 8012234:	b01d      	add	sp, #116	@ 0x74
 8012236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801223a:	2340      	movs	r3, #64	@ 0x40
 801223c:	616b      	str	r3, [r5, #20]
 801223e:	2300      	movs	r3, #0
 8012240:	9309      	str	r3, [sp, #36]	@ 0x24
 8012242:	2320      	movs	r3, #32
 8012244:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012248:	f8cd 800c 	str.w	r8, [sp, #12]
 801224c:	2330      	movs	r3, #48	@ 0x30
 801224e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80123ec <_svfiprintf_r+0x1e4>
 8012252:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012256:	f04f 0901 	mov.w	r9, #1
 801225a:	4623      	mov	r3, r4
 801225c:	469a      	mov	sl, r3
 801225e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012262:	b10a      	cbz	r2, 8012268 <_svfiprintf_r+0x60>
 8012264:	2a25      	cmp	r2, #37	@ 0x25
 8012266:	d1f9      	bne.n	801225c <_svfiprintf_r+0x54>
 8012268:	ebba 0b04 	subs.w	fp, sl, r4
 801226c:	d00b      	beq.n	8012286 <_svfiprintf_r+0x7e>
 801226e:	465b      	mov	r3, fp
 8012270:	4622      	mov	r2, r4
 8012272:	4629      	mov	r1, r5
 8012274:	4638      	mov	r0, r7
 8012276:	f7ff ff6b 	bl	8012150 <__ssputs_r>
 801227a:	3001      	adds	r0, #1
 801227c:	f000 80a7 	beq.w	80123ce <_svfiprintf_r+0x1c6>
 8012280:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012282:	445a      	add	r2, fp
 8012284:	9209      	str	r2, [sp, #36]	@ 0x24
 8012286:	f89a 3000 	ldrb.w	r3, [sl]
 801228a:	2b00      	cmp	r3, #0
 801228c:	f000 809f 	beq.w	80123ce <_svfiprintf_r+0x1c6>
 8012290:	2300      	movs	r3, #0
 8012292:	f04f 32ff 	mov.w	r2, #4294967295
 8012296:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801229a:	f10a 0a01 	add.w	sl, sl, #1
 801229e:	9304      	str	r3, [sp, #16]
 80122a0:	9307      	str	r3, [sp, #28]
 80122a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80122a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80122a8:	4654      	mov	r4, sl
 80122aa:	2205      	movs	r2, #5
 80122ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122b0:	484e      	ldr	r0, [pc, #312]	@ (80123ec <_svfiprintf_r+0x1e4>)
 80122b2:	f7ed ffad 	bl	8000210 <memchr>
 80122b6:	9a04      	ldr	r2, [sp, #16]
 80122b8:	b9d8      	cbnz	r0, 80122f2 <_svfiprintf_r+0xea>
 80122ba:	06d0      	lsls	r0, r2, #27
 80122bc:	bf44      	itt	mi
 80122be:	2320      	movmi	r3, #32
 80122c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122c4:	0711      	lsls	r1, r2, #28
 80122c6:	bf44      	itt	mi
 80122c8:	232b      	movmi	r3, #43	@ 0x2b
 80122ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122ce:	f89a 3000 	ldrb.w	r3, [sl]
 80122d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80122d4:	d015      	beq.n	8012302 <_svfiprintf_r+0xfa>
 80122d6:	9a07      	ldr	r2, [sp, #28]
 80122d8:	4654      	mov	r4, sl
 80122da:	2000      	movs	r0, #0
 80122dc:	f04f 0c0a 	mov.w	ip, #10
 80122e0:	4621      	mov	r1, r4
 80122e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80122e6:	3b30      	subs	r3, #48	@ 0x30
 80122e8:	2b09      	cmp	r3, #9
 80122ea:	d94b      	bls.n	8012384 <_svfiprintf_r+0x17c>
 80122ec:	b1b0      	cbz	r0, 801231c <_svfiprintf_r+0x114>
 80122ee:	9207      	str	r2, [sp, #28]
 80122f0:	e014      	b.n	801231c <_svfiprintf_r+0x114>
 80122f2:	eba0 0308 	sub.w	r3, r0, r8
 80122f6:	fa09 f303 	lsl.w	r3, r9, r3
 80122fa:	4313      	orrs	r3, r2
 80122fc:	9304      	str	r3, [sp, #16]
 80122fe:	46a2      	mov	sl, r4
 8012300:	e7d2      	b.n	80122a8 <_svfiprintf_r+0xa0>
 8012302:	9b03      	ldr	r3, [sp, #12]
 8012304:	1d19      	adds	r1, r3, #4
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	9103      	str	r1, [sp, #12]
 801230a:	2b00      	cmp	r3, #0
 801230c:	bfbb      	ittet	lt
 801230e:	425b      	neglt	r3, r3
 8012310:	f042 0202 	orrlt.w	r2, r2, #2
 8012314:	9307      	strge	r3, [sp, #28]
 8012316:	9307      	strlt	r3, [sp, #28]
 8012318:	bfb8      	it	lt
 801231a:	9204      	strlt	r2, [sp, #16]
 801231c:	7823      	ldrb	r3, [r4, #0]
 801231e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012320:	d10a      	bne.n	8012338 <_svfiprintf_r+0x130>
 8012322:	7863      	ldrb	r3, [r4, #1]
 8012324:	2b2a      	cmp	r3, #42	@ 0x2a
 8012326:	d132      	bne.n	801238e <_svfiprintf_r+0x186>
 8012328:	9b03      	ldr	r3, [sp, #12]
 801232a:	1d1a      	adds	r2, r3, #4
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	9203      	str	r2, [sp, #12]
 8012330:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012334:	3402      	adds	r4, #2
 8012336:	9305      	str	r3, [sp, #20]
 8012338:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80123fc <_svfiprintf_r+0x1f4>
 801233c:	7821      	ldrb	r1, [r4, #0]
 801233e:	2203      	movs	r2, #3
 8012340:	4650      	mov	r0, sl
 8012342:	f7ed ff65 	bl	8000210 <memchr>
 8012346:	b138      	cbz	r0, 8012358 <_svfiprintf_r+0x150>
 8012348:	9b04      	ldr	r3, [sp, #16]
 801234a:	eba0 000a 	sub.w	r0, r0, sl
 801234e:	2240      	movs	r2, #64	@ 0x40
 8012350:	4082      	lsls	r2, r0
 8012352:	4313      	orrs	r3, r2
 8012354:	3401      	adds	r4, #1
 8012356:	9304      	str	r3, [sp, #16]
 8012358:	f814 1b01 	ldrb.w	r1, [r4], #1
 801235c:	4824      	ldr	r0, [pc, #144]	@ (80123f0 <_svfiprintf_r+0x1e8>)
 801235e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012362:	2206      	movs	r2, #6
 8012364:	f7ed ff54 	bl	8000210 <memchr>
 8012368:	2800      	cmp	r0, #0
 801236a:	d036      	beq.n	80123da <_svfiprintf_r+0x1d2>
 801236c:	4b21      	ldr	r3, [pc, #132]	@ (80123f4 <_svfiprintf_r+0x1ec>)
 801236e:	bb1b      	cbnz	r3, 80123b8 <_svfiprintf_r+0x1b0>
 8012370:	9b03      	ldr	r3, [sp, #12]
 8012372:	3307      	adds	r3, #7
 8012374:	f023 0307 	bic.w	r3, r3, #7
 8012378:	3308      	adds	r3, #8
 801237a:	9303      	str	r3, [sp, #12]
 801237c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801237e:	4433      	add	r3, r6
 8012380:	9309      	str	r3, [sp, #36]	@ 0x24
 8012382:	e76a      	b.n	801225a <_svfiprintf_r+0x52>
 8012384:	fb0c 3202 	mla	r2, ip, r2, r3
 8012388:	460c      	mov	r4, r1
 801238a:	2001      	movs	r0, #1
 801238c:	e7a8      	b.n	80122e0 <_svfiprintf_r+0xd8>
 801238e:	2300      	movs	r3, #0
 8012390:	3401      	adds	r4, #1
 8012392:	9305      	str	r3, [sp, #20]
 8012394:	4619      	mov	r1, r3
 8012396:	f04f 0c0a 	mov.w	ip, #10
 801239a:	4620      	mov	r0, r4
 801239c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80123a0:	3a30      	subs	r2, #48	@ 0x30
 80123a2:	2a09      	cmp	r2, #9
 80123a4:	d903      	bls.n	80123ae <_svfiprintf_r+0x1a6>
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d0c6      	beq.n	8012338 <_svfiprintf_r+0x130>
 80123aa:	9105      	str	r1, [sp, #20]
 80123ac:	e7c4      	b.n	8012338 <_svfiprintf_r+0x130>
 80123ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80123b2:	4604      	mov	r4, r0
 80123b4:	2301      	movs	r3, #1
 80123b6:	e7f0      	b.n	801239a <_svfiprintf_r+0x192>
 80123b8:	ab03      	add	r3, sp, #12
 80123ba:	9300      	str	r3, [sp, #0]
 80123bc:	462a      	mov	r2, r5
 80123be:	4b0e      	ldr	r3, [pc, #56]	@ (80123f8 <_svfiprintf_r+0x1f0>)
 80123c0:	a904      	add	r1, sp, #16
 80123c2:	4638      	mov	r0, r7
 80123c4:	f3af 8000 	nop.w
 80123c8:	1c42      	adds	r2, r0, #1
 80123ca:	4606      	mov	r6, r0
 80123cc:	d1d6      	bne.n	801237c <_svfiprintf_r+0x174>
 80123ce:	89ab      	ldrh	r3, [r5, #12]
 80123d0:	065b      	lsls	r3, r3, #25
 80123d2:	f53f af2d 	bmi.w	8012230 <_svfiprintf_r+0x28>
 80123d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123d8:	e72c      	b.n	8012234 <_svfiprintf_r+0x2c>
 80123da:	ab03      	add	r3, sp, #12
 80123dc:	9300      	str	r3, [sp, #0]
 80123de:	462a      	mov	r2, r5
 80123e0:	4b05      	ldr	r3, [pc, #20]	@ (80123f8 <_svfiprintf_r+0x1f0>)
 80123e2:	a904      	add	r1, sp, #16
 80123e4:	4638      	mov	r0, r7
 80123e6:	f000 fa49 	bl	801287c <_printf_i>
 80123ea:	e7ed      	b.n	80123c8 <_svfiprintf_r+0x1c0>
 80123ec:	080173c1 	.word	0x080173c1
 80123f0:	080173cb 	.word	0x080173cb
 80123f4:	00000000 	.word	0x00000000
 80123f8:	08012151 	.word	0x08012151
 80123fc:	080173c7 	.word	0x080173c7

08012400 <_sungetc_r>:
 8012400:	b538      	push	{r3, r4, r5, lr}
 8012402:	1c4b      	adds	r3, r1, #1
 8012404:	4614      	mov	r4, r2
 8012406:	d103      	bne.n	8012410 <_sungetc_r+0x10>
 8012408:	f04f 35ff 	mov.w	r5, #4294967295
 801240c:	4628      	mov	r0, r5
 801240e:	bd38      	pop	{r3, r4, r5, pc}
 8012410:	8993      	ldrh	r3, [r2, #12]
 8012412:	f023 0320 	bic.w	r3, r3, #32
 8012416:	8193      	strh	r3, [r2, #12]
 8012418:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801241a:	6852      	ldr	r2, [r2, #4]
 801241c:	b2cd      	uxtb	r5, r1
 801241e:	b18b      	cbz	r3, 8012444 <_sungetc_r+0x44>
 8012420:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012422:	4293      	cmp	r3, r2
 8012424:	dd08      	ble.n	8012438 <_sungetc_r+0x38>
 8012426:	6823      	ldr	r3, [r4, #0]
 8012428:	1e5a      	subs	r2, r3, #1
 801242a:	6022      	str	r2, [r4, #0]
 801242c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012430:	6863      	ldr	r3, [r4, #4]
 8012432:	3301      	adds	r3, #1
 8012434:	6063      	str	r3, [r4, #4]
 8012436:	e7e9      	b.n	801240c <_sungetc_r+0xc>
 8012438:	4621      	mov	r1, r4
 801243a:	f000 fcc4 	bl	8012dc6 <__submore>
 801243e:	2800      	cmp	r0, #0
 8012440:	d0f1      	beq.n	8012426 <_sungetc_r+0x26>
 8012442:	e7e1      	b.n	8012408 <_sungetc_r+0x8>
 8012444:	6921      	ldr	r1, [r4, #16]
 8012446:	6823      	ldr	r3, [r4, #0]
 8012448:	b151      	cbz	r1, 8012460 <_sungetc_r+0x60>
 801244a:	4299      	cmp	r1, r3
 801244c:	d208      	bcs.n	8012460 <_sungetc_r+0x60>
 801244e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012452:	42a9      	cmp	r1, r5
 8012454:	d104      	bne.n	8012460 <_sungetc_r+0x60>
 8012456:	3b01      	subs	r3, #1
 8012458:	3201      	adds	r2, #1
 801245a:	6023      	str	r3, [r4, #0]
 801245c:	6062      	str	r2, [r4, #4]
 801245e:	e7d5      	b.n	801240c <_sungetc_r+0xc>
 8012460:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012468:	6363      	str	r3, [r4, #52]	@ 0x34
 801246a:	2303      	movs	r3, #3
 801246c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801246e:	4623      	mov	r3, r4
 8012470:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012474:	6023      	str	r3, [r4, #0]
 8012476:	2301      	movs	r3, #1
 8012478:	e7dc      	b.n	8012434 <_sungetc_r+0x34>

0801247a <__ssrefill_r>:
 801247a:	b510      	push	{r4, lr}
 801247c:	460c      	mov	r4, r1
 801247e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012480:	b169      	cbz	r1, 801249e <__ssrefill_r+0x24>
 8012482:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012486:	4299      	cmp	r1, r3
 8012488:	d001      	beq.n	801248e <__ssrefill_r+0x14>
 801248a:	f7ff fe17 	bl	80120bc <_free_r>
 801248e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012490:	6063      	str	r3, [r4, #4]
 8012492:	2000      	movs	r0, #0
 8012494:	6360      	str	r0, [r4, #52]	@ 0x34
 8012496:	b113      	cbz	r3, 801249e <__ssrefill_r+0x24>
 8012498:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801249a:	6023      	str	r3, [r4, #0]
 801249c:	bd10      	pop	{r4, pc}
 801249e:	6923      	ldr	r3, [r4, #16]
 80124a0:	6023      	str	r3, [r4, #0]
 80124a2:	2300      	movs	r3, #0
 80124a4:	6063      	str	r3, [r4, #4]
 80124a6:	89a3      	ldrh	r3, [r4, #12]
 80124a8:	f043 0320 	orr.w	r3, r3, #32
 80124ac:	81a3      	strh	r3, [r4, #12]
 80124ae:	f04f 30ff 	mov.w	r0, #4294967295
 80124b2:	e7f3      	b.n	801249c <__ssrefill_r+0x22>

080124b4 <__ssvfiscanf_r>:
 80124b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124b8:	460c      	mov	r4, r1
 80124ba:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80124be:	2100      	movs	r1, #0
 80124c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80124c4:	49a6      	ldr	r1, [pc, #664]	@ (8012760 <__ssvfiscanf_r+0x2ac>)
 80124c6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80124c8:	f10d 0804 	add.w	r8, sp, #4
 80124cc:	49a5      	ldr	r1, [pc, #660]	@ (8012764 <__ssvfiscanf_r+0x2b0>)
 80124ce:	4fa6      	ldr	r7, [pc, #664]	@ (8012768 <__ssvfiscanf_r+0x2b4>)
 80124d0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80124d4:	4606      	mov	r6, r0
 80124d6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80124d8:	9300      	str	r3, [sp, #0]
 80124da:	f892 9000 	ldrb.w	r9, [r2]
 80124de:	f1b9 0f00 	cmp.w	r9, #0
 80124e2:	f000 8158 	beq.w	8012796 <__ssvfiscanf_r+0x2e2>
 80124e6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80124ea:	f013 0308 	ands.w	r3, r3, #8
 80124ee:	f102 0501 	add.w	r5, r2, #1
 80124f2:	d019      	beq.n	8012528 <__ssvfiscanf_r+0x74>
 80124f4:	6863      	ldr	r3, [r4, #4]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	dd0f      	ble.n	801251a <__ssvfiscanf_r+0x66>
 80124fa:	6823      	ldr	r3, [r4, #0]
 80124fc:	781a      	ldrb	r2, [r3, #0]
 80124fe:	5cba      	ldrb	r2, [r7, r2]
 8012500:	0712      	lsls	r2, r2, #28
 8012502:	d401      	bmi.n	8012508 <__ssvfiscanf_r+0x54>
 8012504:	462a      	mov	r2, r5
 8012506:	e7e8      	b.n	80124da <__ssvfiscanf_r+0x26>
 8012508:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801250a:	3201      	adds	r2, #1
 801250c:	9245      	str	r2, [sp, #276]	@ 0x114
 801250e:	6862      	ldr	r2, [r4, #4]
 8012510:	3301      	adds	r3, #1
 8012512:	3a01      	subs	r2, #1
 8012514:	6062      	str	r2, [r4, #4]
 8012516:	6023      	str	r3, [r4, #0]
 8012518:	e7ec      	b.n	80124f4 <__ssvfiscanf_r+0x40>
 801251a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801251c:	4621      	mov	r1, r4
 801251e:	4630      	mov	r0, r6
 8012520:	4798      	blx	r3
 8012522:	2800      	cmp	r0, #0
 8012524:	d0e9      	beq.n	80124fa <__ssvfiscanf_r+0x46>
 8012526:	e7ed      	b.n	8012504 <__ssvfiscanf_r+0x50>
 8012528:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801252c:	f040 8085 	bne.w	801263a <__ssvfiscanf_r+0x186>
 8012530:	9341      	str	r3, [sp, #260]	@ 0x104
 8012532:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012534:	7853      	ldrb	r3, [r2, #1]
 8012536:	2b2a      	cmp	r3, #42	@ 0x2a
 8012538:	bf02      	ittt	eq
 801253a:	2310      	moveq	r3, #16
 801253c:	1c95      	addeq	r5, r2, #2
 801253e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012540:	220a      	movs	r2, #10
 8012542:	46aa      	mov	sl, r5
 8012544:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8012548:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801254c:	2b09      	cmp	r3, #9
 801254e:	d91e      	bls.n	801258e <__ssvfiscanf_r+0xda>
 8012550:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801276c <__ssvfiscanf_r+0x2b8>
 8012554:	2203      	movs	r2, #3
 8012556:	4658      	mov	r0, fp
 8012558:	f7ed fe5a 	bl	8000210 <memchr>
 801255c:	b138      	cbz	r0, 801256e <__ssvfiscanf_r+0xba>
 801255e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012560:	eba0 000b 	sub.w	r0, r0, fp
 8012564:	2301      	movs	r3, #1
 8012566:	4083      	lsls	r3, r0
 8012568:	4313      	orrs	r3, r2
 801256a:	9341      	str	r3, [sp, #260]	@ 0x104
 801256c:	4655      	mov	r5, sl
 801256e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012572:	2b78      	cmp	r3, #120	@ 0x78
 8012574:	d806      	bhi.n	8012584 <__ssvfiscanf_r+0xd0>
 8012576:	2b57      	cmp	r3, #87	@ 0x57
 8012578:	d810      	bhi.n	801259c <__ssvfiscanf_r+0xe8>
 801257a:	2b25      	cmp	r3, #37	@ 0x25
 801257c:	d05d      	beq.n	801263a <__ssvfiscanf_r+0x186>
 801257e:	d857      	bhi.n	8012630 <__ssvfiscanf_r+0x17c>
 8012580:	2b00      	cmp	r3, #0
 8012582:	d075      	beq.n	8012670 <__ssvfiscanf_r+0x1bc>
 8012584:	2303      	movs	r3, #3
 8012586:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012588:	230a      	movs	r3, #10
 801258a:	9342      	str	r3, [sp, #264]	@ 0x108
 801258c:	e088      	b.n	80126a0 <__ssvfiscanf_r+0x1ec>
 801258e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012590:	fb02 1103 	mla	r1, r2, r3, r1
 8012594:	3930      	subs	r1, #48	@ 0x30
 8012596:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012598:	4655      	mov	r5, sl
 801259a:	e7d2      	b.n	8012542 <__ssvfiscanf_r+0x8e>
 801259c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80125a0:	2a20      	cmp	r2, #32
 80125a2:	d8ef      	bhi.n	8012584 <__ssvfiscanf_r+0xd0>
 80125a4:	a101      	add	r1, pc, #4	@ (adr r1, 80125ac <__ssvfiscanf_r+0xf8>)
 80125a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80125aa:	bf00      	nop
 80125ac:	0801267f 	.word	0x0801267f
 80125b0:	08012585 	.word	0x08012585
 80125b4:	08012585 	.word	0x08012585
 80125b8:	080126d9 	.word	0x080126d9
 80125bc:	08012585 	.word	0x08012585
 80125c0:	08012585 	.word	0x08012585
 80125c4:	08012585 	.word	0x08012585
 80125c8:	08012585 	.word	0x08012585
 80125cc:	08012585 	.word	0x08012585
 80125d0:	08012585 	.word	0x08012585
 80125d4:	08012585 	.word	0x08012585
 80125d8:	080126ef 	.word	0x080126ef
 80125dc:	080126d5 	.word	0x080126d5
 80125e0:	08012637 	.word	0x08012637
 80125e4:	08012637 	.word	0x08012637
 80125e8:	08012637 	.word	0x08012637
 80125ec:	08012585 	.word	0x08012585
 80125f0:	08012691 	.word	0x08012691
 80125f4:	08012585 	.word	0x08012585
 80125f8:	08012585 	.word	0x08012585
 80125fc:	08012585 	.word	0x08012585
 8012600:	08012585 	.word	0x08012585
 8012604:	080126ff 	.word	0x080126ff
 8012608:	08012699 	.word	0x08012699
 801260c:	08012677 	.word	0x08012677
 8012610:	08012585 	.word	0x08012585
 8012614:	08012585 	.word	0x08012585
 8012618:	080126fb 	.word	0x080126fb
 801261c:	08012585 	.word	0x08012585
 8012620:	080126d5 	.word	0x080126d5
 8012624:	08012585 	.word	0x08012585
 8012628:	08012585 	.word	0x08012585
 801262c:	0801267f 	.word	0x0801267f
 8012630:	3b45      	subs	r3, #69	@ 0x45
 8012632:	2b02      	cmp	r3, #2
 8012634:	d8a6      	bhi.n	8012584 <__ssvfiscanf_r+0xd0>
 8012636:	2305      	movs	r3, #5
 8012638:	e031      	b.n	801269e <__ssvfiscanf_r+0x1ea>
 801263a:	6863      	ldr	r3, [r4, #4]
 801263c:	2b00      	cmp	r3, #0
 801263e:	dd0d      	ble.n	801265c <__ssvfiscanf_r+0x1a8>
 8012640:	6823      	ldr	r3, [r4, #0]
 8012642:	781a      	ldrb	r2, [r3, #0]
 8012644:	454a      	cmp	r2, r9
 8012646:	f040 80a6 	bne.w	8012796 <__ssvfiscanf_r+0x2e2>
 801264a:	3301      	adds	r3, #1
 801264c:	6862      	ldr	r2, [r4, #4]
 801264e:	6023      	str	r3, [r4, #0]
 8012650:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012652:	3a01      	subs	r2, #1
 8012654:	3301      	adds	r3, #1
 8012656:	6062      	str	r2, [r4, #4]
 8012658:	9345      	str	r3, [sp, #276]	@ 0x114
 801265a:	e753      	b.n	8012504 <__ssvfiscanf_r+0x50>
 801265c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801265e:	4621      	mov	r1, r4
 8012660:	4630      	mov	r0, r6
 8012662:	4798      	blx	r3
 8012664:	2800      	cmp	r0, #0
 8012666:	d0eb      	beq.n	8012640 <__ssvfiscanf_r+0x18c>
 8012668:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801266a:	2800      	cmp	r0, #0
 801266c:	f040 808b 	bne.w	8012786 <__ssvfiscanf_r+0x2d2>
 8012670:	f04f 30ff 	mov.w	r0, #4294967295
 8012674:	e08b      	b.n	801278e <__ssvfiscanf_r+0x2da>
 8012676:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012678:	f042 0220 	orr.w	r2, r2, #32
 801267c:	9241      	str	r2, [sp, #260]	@ 0x104
 801267e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012680:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012684:	9241      	str	r2, [sp, #260]	@ 0x104
 8012686:	2210      	movs	r2, #16
 8012688:	2b6e      	cmp	r3, #110	@ 0x6e
 801268a:	9242      	str	r2, [sp, #264]	@ 0x108
 801268c:	d902      	bls.n	8012694 <__ssvfiscanf_r+0x1e0>
 801268e:	e005      	b.n	801269c <__ssvfiscanf_r+0x1e8>
 8012690:	2300      	movs	r3, #0
 8012692:	9342      	str	r3, [sp, #264]	@ 0x108
 8012694:	2303      	movs	r3, #3
 8012696:	e002      	b.n	801269e <__ssvfiscanf_r+0x1ea>
 8012698:	2308      	movs	r3, #8
 801269a:	9342      	str	r3, [sp, #264]	@ 0x108
 801269c:	2304      	movs	r3, #4
 801269e:	9347      	str	r3, [sp, #284]	@ 0x11c
 80126a0:	6863      	ldr	r3, [r4, #4]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	dd39      	ble.n	801271a <__ssvfiscanf_r+0x266>
 80126a6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80126a8:	0659      	lsls	r1, r3, #25
 80126aa:	d404      	bmi.n	80126b6 <__ssvfiscanf_r+0x202>
 80126ac:	6823      	ldr	r3, [r4, #0]
 80126ae:	781a      	ldrb	r2, [r3, #0]
 80126b0:	5cba      	ldrb	r2, [r7, r2]
 80126b2:	0712      	lsls	r2, r2, #28
 80126b4:	d438      	bmi.n	8012728 <__ssvfiscanf_r+0x274>
 80126b6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80126b8:	2b02      	cmp	r3, #2
 80126ba:	dc47      	bgt.n	801274c <__ssvfiscanf_r+0x298>
 80126bc:	466b      	mov	r3, sp
 80126be:	4622      	mov	r2, r4
 80126c0:	a941      	add	r1, sp, #260	@ 0x104
 80126c2:	4630      	mov	r0, r6
 80126c4:	f000 f9f8 	bl	8012ab8 <_scanf_chars>
 80126c8:	2801      	cmp	r0, #1
 80126ca:	d064      	beq.n	8012796 <__ssvfiscanf_r+0x2e2>
 80126cc:	2802      	cmp	r0, #2
 80126ce:	f47f af19 	bne.w	8012504 <__ssvfiscanf_r+0x50>
 80126d2:	e7c9      	b.n	8012668 <__ssvfiscanf_r+0x1b4>
 80126d4:	220a      	movs	r2, #10
 80126d6:	e7d7      	b.n	8012688 <__ssvfiscanf_r+0x1d4>
 80126d8:	4629      	mov	r1, r5
 80126da:	4640      	mov	r0, r8
 80126dc:	f000 fb3a 	bl	8012d54 <__sccl>
 80126e0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80126e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126e6:	9341      	str	r3, [sp, #260]	@ 0x104
 80126e8:	4605      	mov	r5, r0
 80126ea:	2301      	movs	r3, #1
 80126ec:	e7d7      	b.n	801269e <__ssvfiscanf_r+0x1ea>
 80126ee:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80126f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126f4:	9341      	str	r3, [sp, #260]	@ 0x104
 80126f6:	2300      	movs	r3, #0
 80126f8:	e7d1      	b.n	801269e <__ssvfiscanf_r+0x1ea>
 80126fa:	2302      	movs	r3, #2
 80126fc:	e7cf      	b.n	801269e <__ssvfiscanf_r+0x1ea>
 80126fe:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012700:	06c3      	lsls	r3, r0, #27
 8012702:	f53f aeff 	bmi.w	8012504 <__ssvfiscanf_r+0x50>
 8012706:	9b00      	ldr	r3, [sp, #0]
 8012708:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801270a:	1d19      	adds	r1, r3, #4
 801270c:	9100      	str	r1, [sp, #0]
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	07c0      	lsls	r0, r0, #31
 8012712:	bf4c      	ite	mi
 8012714:	801a      	strhmi	r2, [r3, #0]
 8012716:	601a      	strpl	r2, [r3, #0]
 8012718:	e6f4      	b.n	8012504 <__ssvfiscanf_r+0x50>
 801271a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801271c:	4621      	mov	r1, r4
 801271e:	4630      	mov	r0, r6
 8012720:	4798      	blx	r3
 8012722:	2800      	cmp	r0, #0
 8012724:	d0bf      	beq.n	80126a6 <__ssvfiscanf_r+0x1f2>
 8012726:	e79f      	b.n	8012668 <__ssvfiscanf_r+0x1b4>
 8012728:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801272a:	3201      	adds	r2, #1
 801272c:	9245      	str	r2, [sp, #276]	@ 0x114
 801272e:	6862      	ldr	r2, [r4, #4]
 8012730:	3a01      	subs	r2, #1
 8012732:	2a00      	cmp	r2, #0
 8012734:	6062      	str	r2, [r4, #4]
 8012736:	dd02      	ble.n	801273e <__ssvfiscanf_r+0x28a>
 8012738:	3301      	adds	r3, #1
 801273a:	6023      	str	r3, [r4, #0]
 801273c:	e7b6      	b.n	80126ac <__ssvfiscanf_r+0x1f8>
 801273e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012740:	4621      	mov	r1, r4
 8012742:	4630      	mov	r0, r6
 8012744:	4798      	blx	r3
 8012746:	2800      	cmp	r0, #0
 8012748:	d0b0      	beq.n	80126ac <__ssvfiscanf_r+0x1f8>
 801274a:	e78d      	b.n	8012668 <__ssvfiscanf_r+0x1b4>
 801274c:	2b04      	cmp	r3, #4
 801274e:	dc0f      	bgt.n	8012770 <__ssvfiscanf_r+0x2bc>
 8012750:	466b      	mov	r3, sp
 8012752:	4622      	mov	r2, r4
 8012754:	a941      	add	r1, sp, #260	@ 0x104
 8012756:	4630      	mov	r0, r6
 8012758:	f000 fa08 	bl	8012b6c <_scanf_i>
 801275c:	e7b4      	b.n	80126c8 <__ssvfiscanf_r+0x214>
 801275e:	bf00      	nop
 8012760:	08012401 	.word	0x08012401
 8012764:	0801247b 	.word	0x0801247b
 8012768:	080172c1 	.word	0x080172c1
 801276c:	080173c7 	.word	0x080173c7
 8012770:	4b0a      	ldr	r3, [pc, #40]	@ (801279c <__ssvfiscanf_r+0x2e8>)
 8012772:	2b00      	cmp	r3, #0
 8012774:	f43f aec6 	beq.w	8012504 <__ssvfiscanf_r+0x50>
 8012778:	466b      	mov	r3, sp
 801277a:	4622      	mov	r2, r4
 801277c:	a941      	add	r1, sp, #260	@ 0x104
 801277e:	4630      	mov	r0, r6
 8012780:	f3af 8000 	nop.w
 8012784:	e7a0      	b.n	80126c8 <__ssvfiscanf_r+0x214>
 8012786:	89a3      	ldrh	r3, [r4, #12]
 8012788:	065b      	lsls	r3, r3, #25
 801278a:	f53f af71 	bmi.w	8012670 <__ssvfiscanf_r+0x1bc>
 801278e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8012792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012796:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012798:	e7f9      	b.n	801278e <__ssvfiscanf_r+0x2da>
 801279a:	bf00      	nop
 801279c:	00000000 	.word	0x00000000

080127a0 <_printf_common>:
 80127a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127a4:	4616      	mov	r6, r2
 80127a6:	4698      	mov	r8, r3
 80127a8:	688a      	ldr	r2, [r1, #8]
 80127aa:	690b      	ldr	r3, [r1, #16]
 80127ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80127b0:	4293      	cmp	r3, r2
 80127b2:	bfb8      	it	lt
 80127b4:	4613      	movlt	r3, r2
 80127b6:	6033      	str	r3, [r6, #0]
 80127b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80127bc:	4607      	mov	r7, r0
 80127be:	460c      	mov	r4, r1
 80127c0:	b10a      	cbz	r2, 80127c6 <_printf_common+0x26>
 80127c2:	3301      	adds	r3, #1
 80127c4:	6033      	str	r3, [r6, #0]
 80127c6:	6823      	ldr	r3, [r4, #0]
 80127c8:	0699      	lsls	r1, r3, #26
 80127ca:	bf42      	ittt	mi
 80127cc:	6833      	ldrmi	r3, [r6, #0]
 80127ce:	3302      	addmi	r3, #2
 80127d0:	6033      	strmi	r3, [r6, #0]
 80127d2:	6825      	ldr	r5, [r4, #0]
 80127d4:	f015 0506 	ands.w	r5, r5, #6
 80127d8:	d106      	bne.n	80127e8 <_printf_common+0x48>
 80127da:	f104 0a19 	add.w	sl, r4, #25
 80127de:	68e3      	ldr	r3, [r4, #12]
 80127e0:	6832      	ldr	r2, [r6, #0]
 80127e2:	1a9b      	subs	r3, r3, r2
 80127e4:	42ab      	cmp	r3, r5
 80127e6:	dc26      	bgt.n	8012836 <_printf_common+0x96>
 80127e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80127ec:	6822      	ldr	r2, [r4, #0]
 80127ee:	3b00      	subs	r3, #0
 80127f0:	bf18      	it	ne
 80127f2:	2301      	movne	r3, #1
 80127f4:	0692      	lsls	r2, r2, #26
 80127f6:	d42b      	bmi.n	8012850 <_printf_common+0xb0>
 80127f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80127fc:	4641      	mov	r1, r8
 80127fe:	4638      	mov	r0, r7
 8012800:	47c8      	blx	r9
 8012802:	3001      	adds	r0, #1
 8012804:	d01e      	beq.n	8012844 <_printf_common+0xa4>
 8012806:	6823      	ldr	r3, [r4, #0]
 8012808:	6922      	ldr	r2, [r4, #16]
 801280a:	f003 0306 	and.w	r3, r3, #6
 801280e:	2b04      	cmp	r3, #4
 8012810:	bf02      	ittt	eq
 8012812:	68e5      	ldreq	r5, [r4, #12]
 8012814:	6833      	ldreq	r3, [r6, #0]
 8012816:	1aed      	subeq	r5, r5, r3
 8012818:	68a3      	ldr	r3, [r4, #8]
 801281a:	bf0c      	ite	eq
 801281c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012820:	2500      	movne	r5, #0
 8012822:	4293      	cmp	r3, r2
 8012824:	bfc4      	itt	gt
 8012826:	1a9b      	subgt	r3, r3, r2
 8012828:	18ed      	addgt	r5, r5, r3
 801282a:	2600      	movs	r6, #0
 801282c:	341a      	adds	r4, #26
 801282e:	42b5      	cmp	r5, r6
 8012830:	d11a      	bne.n	8012868 <_printf_common+0xc8>
 8012832:	2000      	movs	r0, #0
 8012834:	e008      	b.n	8012848 <_printf_common+0xa8>
 8012836:	2301      	movs	r3, #1
 8012838:	4652      	mov	r2, sl
 801283a:	4641      	mov	r1, r8
 801283c:	4638      	mov	r0, r7
 801283e:	47c8      	blx	r9
 8012840:	3001      	adds	r0, #1
 8012842:	d103      	bne.n	801284c <_printf_common+0xac>
 8012844:	f04f 30ff 	mov.w	r0, #4294967295
 8012848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801284c:	3501      	adds	r5, #1
 801284e:	e7c6      	b.n	80127de <_printf_common+0x3e>
 8012850:	18e1      	adds	r1, r4, r3
 8012852:	1c5a      	adds	r2, r3, #1
 8012854:	2030      	movs	r0, #48	@ 0x30
 8012856:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801285a:	4422      	add	r2, r4
 801285c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012860:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012864:	3302      	adds	r3, #2
 8012866:	e7c7      	b.n	80127f8 <_printf_common+0x58>
 8012868:	2301      	movs	r3, #1
 801286a:	4622      	mov	r2, r4
 801286c:	4641      	mov	r1, r8
 801286e:	4638      	mov	r0, r7
 8012870:	47c8      	blx	r9
 8012872:	3001      	adds	r0, #1
 8012874:	d0e6      	beq.n	8012844 <_printf_common+0xa4>
 8012876:	3601      	adds	r6, #1
 8012878:	e7d9      	b.n	801282e <_printf_common+0x8e>
	...

0801287c <_printf_i>:
 801287c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012880:	7e0f      	ldrb	r7, [r1, #24]
 8012882:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012884:	2f78      	cmp	r7, #120	@ 0x78
 8012886:	4691      	mov	r9, r2
 8012888:	4680      	mov	r8, r0
 801288a:	460c      	mov	r4, r1
 801288c:	469a      	mov	sl, r3
 801288e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012892:	d807      	bhi.n	80128a4 <_printf_i+0x28>
 8012894:	2f62      	cmp	r7, #98	@ 0x62
 8012896:	d80a      	bhi.n	80128ae <_printf_i+0x32>
 8012898:	2f00      	cmp	r7, #0
 801289a:	f000 80d1 	beq.w	8012a40 <_printf_i+0x1c4>
 801289e:	2f58      	cmp	r7, #88	@ 0x58
 80128a0:	f000 80b8 	beq.w	8012a14 <_printf_i+0x198>
 80128a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80128a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80128ac:	e03a      	b.n	8012924 <_printf_i+0xa8>
 80128ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80128b2:	2b15      	cmp	r3, #21
 80128b4:	d8f6      	bhi.n	80128a4 <_printf_i+0x28>
 80128b6:	a101      	add	r1, pc, #4	@ (adr r1, 80128bc <_printf_i+0x40>)
 80128b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80128bc:	08012915 	.word	0x08012915
 80128c0:	08012929 	.word	0x08012929
 80128c4:	080128a5 	.word	0x080128a5
 80128c8:	080128a5 	.word	0x080128a5
 80128cc:	080128a5 	.word	0x080128a5
 80128d0:	080128a5 	.word	0x080128a5
 80128d4:	08012929 	.word	0x08012929
 80128d8:	080128a5 	.word	0x080128a5
 80128dc:	080128a5 	.word	0x080128a5
 80128e0:	080128a5 	.word	0x080128a5
 80128e4:	080128a5 	.word	0x080128a5
 80128e8:	08012a27 	.word	0x08012a27
 80128ec:	08012953 	.word	0x08012953
 80128f0:	080129e1 	.word	0x080129e1
 80128f4:	080128a5 	.word	0x080128a5
 80128f8:	080128a5 	.word	0x080128a5
 80128fc:	08012a49 	.word	0x08012a49
 8012900:	080128a5 	.word	0x080128a5
 8012904:	08012953 	.word	0x08012953
 8012908:	080128a5 	.word	0x080128a5
 801290c:	080128a5 	.word	0x080128a5
 8012910:	080129e9 	.word	0x080129e9
 8012914:	6833      	ldr	r3, [r6, #0]
 8012916:	1d1a      	adds	r2, r3, #4
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	6032      	str	r2, [r6, #0]
 801291c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012920:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012924:	2301      	movs	r3, #1
 8012926:	e09c      	b.n	8012a62 <_printf_i+0x1e6>
 8012928:	6833      	ldr	r3, [r6, #0]
 801292a:	6820      	ldr	r0, [r4, #0]
 801292c:	1d19      	adds	r1, r3, #4
 801292e:	6031      	str	r1, [r6, #0]
 8012930:	0606      	lsls	r6, r0, #24
 8012932:	d501      	bpl.n	8012938 <_printf_i+0xbc>
 8012934:	681d      	ldr	r5, [r3, #0]
 8012936:	e003      	b.n	8012940 <_printf_i+0xc4>
 8012938:	0645      	lsls	r5, r0, #25
 801293a:	d5fb      	bpl.n	8012934 <_printf_i+0xb8>
 801293c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012940:	2d00      	cmp	r5, #0
 8012942:	da03      	bge.n	801294c <_printf_i+0xd0>
 8012944:	232d      	movs	r3, #45	@ 0x2d
 8012946:	426d      	negs	r5, r5
 8012948:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801294c:	4858      	ldr	r0, [pc, #352]	@ (8012ab0 <_printf_i+0x234>)
 801294e:	230a      	movs	r3, #10
 8012950:	e011      	b.n	8012976 <_printf_i+0xfa>
 8012952:	6821      	ldr	r1, [r4, #0]
 8012954:	6833      	ldr	r3, [r6, #0]
 8012956:	0608      	lsls	r0, r1, #24
 8012958:	f853 5b04 	ldr.w	r5, [r3], #4
 801295c:	d402      	bmi.n	8012964 <_printf_i+0xe8>
 801295e:	0649      	lsls	r1, r1, #25
 8012960:	bf48      	it	mi
 8012962:	b2ad      	uxthmi	r5, r5
 8012964:	2f6f      	cmp	r7, #111	@ 0x6f
 8012966:	4852      	ldr	r0, [pc, #328]	@ (8012ab0 <_printf_i+0x234>)
 8012968:	6033      	str	r3, [r6, #0]
 801296a:	bf14      	ite	ne
 801296c:	230a      	movne	r3, #10
 801296e:	2308      	moveq	r3, #8
 8012970:	2100      	movs	r1, #0
 8012972:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012976:	6866      	ldr	r6, [r4, #4]
 8012978:	60a6      	str	r6, [r4, #8]
 801297a:	2e00      	cmp	r6, #0
 801297c:	db05      	blt.n	801298a <_printf_i+0x10e>
 801297e:	6821      	ldr	r1, [r4, #0]
 8012980:	432e      	orrs	r6, r5
 8012982:	f021 0104 	bic.w	r1, r1, #4
 8012986:	6021      	str	r1, [r4, #0]
 8012988:	d04b      	beq.n	8012a22 <_printf_i+0x1a6>
 801298a:	4616      	mov	r6, r2
 801298c:	fbb5 f1f3 	udiv	r1, r5, r3
 8012990:	fb03 5711 	mls	r7, r3, r1, r5
 8012994:	5dc7      	ldrb	r7, [r0, r7]
 8012996:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801299a:	462f      	mov	r7, r5
 801299c:	42bb      	cmp	r3, r7
 801299e:	460d      	mov	r5, r1
 80129a0:	d9f4      	bls.n	801298c <_printf_i+0x110>
 80129a2:	2b08      	cmp	r3, #8
 80129a4:	d10b      	bne.n	80129be <_printf_i+0x142>
 80129a6:	6823      	ldr	r3, [r4, #0]
 80129a8:	07df      	lsls	r7, r3, #31
 80129aa:	d508      	bpl.n	80129be <_printf_i+0x142>
 80129ac:	6923      	ldr	r3, [r4, #16]
 80129ae:	6861      	ldr	r1, [r4, #4]
 80129b0:	4299      	cmp	r1, r3
 80129b2:	bfde      	ittt	le
 80129b4:	2330      	movle	r3, #48	@ 0x30
 80129b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80129ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80129be:	1b92      	subs	r2, r2, r6
 80129c0:	6122      	str	r2, [r4, #16]
 80129c2:	f8cd a000 	str.w	sl, [sp]
 80129c6:	464b      	mov	r3, r9
 80129c8:	aa03      	add	r2, sp, #12
 80129ca:	4621      	mov	r1, r4
 80129cc:	4640      	mov	r0, r8
 80129ce:	f7ff fee7 	bl	80127a0 <_printf_common>
 80129d2:	3001      	adds	r0, #1
 80129d4:	d14a      	bne.n	8012a6c <_printf_i+0x1f0>
 80129d6:	f04f 30ff 	mov.w	r0, #4294967295
 80129da:	b004      	add	sp, #16
 80129dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129e0:	6823      	ldr	r3, [r4, #0]
 80129e2:	f043 0320 	orr.w	r3, r3, #32
 80129e6:	6023      	str	r3, [r4, #0]
 80129e8:	4832      	ldr	r0, [pc, #200]	@ (8012ab4 <_printf_i+0x238>)
 80129ea:	2778      	movs	r7, #120	@ 0x78
 80129ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80129f0:	6823      	ldr	r3, [r4, #0]
 80129f2:	6831      	ldr	r1, [r6, #0]
 80129f4:	061f      	lsls	r7, r3, #24
 80129f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80129fa:	d402      	bmi.n	8012a02 <_printf_i+0x186>
 80129fc:	065f      	lsls	r7, r3, #25
 80129fe:	bf48      	it	mi
 8012a00:	b2ad      	uxthmi	r5, r5
 8012a02:	6031      	str	r1, [r6, #0]
 8012a04:	07d9      	lsls	r1, r3, #31
 8012a06:	bf44      	itt	mi
 8012a08:	f043 0320 	orrmi.w	r3, r3, #32
 8012a0c:	6023      	strmi	r3, [r4, #0]
 8012a0e:	b11d      	cbz	r5, 8012a18 <_printf_i+0x19c>
 8012a10:	2310      	movs	r3, #16
 8012a12:	e7ad      	b.n	8012970 <_printf_i+0xf4>
 8012a14:	4826      	ldr	r0, [pc, #152]	@ (8012ab0 <_printf_i+0x234>)
 8012a16:	e7e9      	b.n	80129ec <_printf_i+0x170>
 8012a18:	6823      	ldr	r3, [r4, #0]
 8012a1a:	f023 0320 	bic.w	r3, r3, #32
 8012a1e:	6023      	str	r3, [r4, #0]
 8012a20:	e7f6      	b.n	8012a10 <_printf_i+0x194>
 8012a22:	4616      	mov	r6, r2
 8012a24:	e7bd      	b.n	80129a2 <_printf_i+0x126>
 8012a26:	6833      	ldr	r3, [r6, #0]
 8012a28:	6825      	ldr	r5, [r4, #0]
 8012a2a:	6961      	ldr	r1, [r4, #20]
 8012a2c:	1d18      	adds	r0, r3, #4
 8012a2e:	6030      	str	r0, [r6, #0]
 8012a30:	062e      	lsls	r6, r5, #24
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	d501      	bpl.n	8012a3a <_printf_i+0x1be>
 8012a36:	6019      	str	r1, [r3, #0]
 8012a38:	e002      	b.n	8012a40 <_printf_i+0x1c4>
 8012a3a:	0668      	lsls	r0, r5, #25
 8012a3c:	d5fb      	bpl.n	8012a36 <_printf_i+0x1ba>
 8012a3e:	8019      	strh	r1, [r3, #0]
 8012a40:	2300      	movs	r3, #0
 8012a42:	6123      	str	r3, [r4, #16]
 8012a44:	4616      	mov	r6, r2
 8012a46:	e7bc      	b.n	80129c2 <_printf_i+0x146>
 8012a48:	6833      	ldr	r3, [r6, #0]
 8012a4a:	1d1a      	adds	r2, r3, #4
 8012a4c:	6032      	str	r2, [r6, #0]
 8012a4e:	681e      	ldr	r6, [r3, #0]
 8012a50:	6862      	ldr	r2, [r4, #4]
 8012a52:	2100      	movs	r1, #0
 8012a54:	4630      	mov	r0, r6
 8012a56:	f7ed fbdb 	bl	8000210 <memchr>
 8012a5a:	b108      	cbz	r0, 8012a60 <_printf_i+0x1e4>
 8012a5c:	1b80      	subs	r0, r0, r6
 8012a5e:	6060      	str	r0, [r4, #4]
 8012a60:	6863      	ldr	r3, [r4, #4]
 8012a62:	6123      	str	r3, [r4, #16]
 8012a64:	2300      	movs	r3, #0
 8012a66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a6a:	e7aa      	b.n	80129c2 <_printf_i+0x146>
 8012a6c:	6923      	ldr	r3, [r4, #16]
 8012a6e:	4632      	mov	r2, r6
 8012a70:	4649      	mov	r1, r9
 8012a72:	4640      	mov	r0, r8
 8012a74:	47d0      	blx	sl
 8012a76:	3001      	adds	r0, #1
 8012a78:	d0ad      	beq.n	80129d6 <_printf_i+0x15a>
 8012a7a:	6823      	ldr	r3, [r4, #0]
 8012a7c:	079b      	lsls	r3, r3, #30
 8012a7e:	d413      	bmi.n	8012aa8 <_printf_i+0x22c>
 8012a80:	68e0      	ldr	r0, [r4, #12]
 8012a82:	9b03      	ldr	r3, [sp, #12]
 8012a84:	4298      	cmp	r0, r3
 8012a86:	bfb8      	it	lt
 8012a88:	4618      	movlt	r0, r3
 8012a8a:	e7a6      	b.n	80129da <_printf_i+0x15e>
 8012a8c:	2301      	movs	r3, #1
 8012a8e:	4632      	mov	r2, r6
 8012a90:	4649      	mov	r1, r9
 8012a92:	4640      	mov	r0, r8
 8012a94:	47d0      	blx	sl
 8012a96:	3001      	adds	r0, #1
 8012a98:	d09d      	beq.n	80129d6 <_printf_i+0x15a>
 8012a9a:	3501      	adds	r5, #1
 8012a9c:	68e3      	ldr	r3, [r4, #12]
 8012a9e:	9903      	ldr	r1, [sp, #12]
 8012aa0:	1a5b      	subs	r3, r3, r1
 8012aa2:	42ab      	cmp	r3, r5
 8012aa4:	dcf2      	bgt.n	8012a8c <_printf_i+0x210>
 8012aa6:	e7eb      	b.n	8012a80 <_printf_i+0x204>
 8012aa8:	2500      	movs	r5, #0
 8012aaa:	f104 0619 	add.w	r6, r4, #25
 8012aae:	e7f5      	b.n	8012a9c <_printf_i+0x220>
 8012ab0:	080173d2 	.word	0x080173d2
 8012ab4:	080173e3 	.word	0x080173e3

08012ab8 <_scanf_chars>:
 8012ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012abc:	4615      	mov	r5, r2
 8012abe:	688a      	ldr	r2, [r1, #8]
 8012ac0:	4680      	mov	r8, r0
 8012ac2:	460c      	mov	r4, r1
 8012ac4:	b932      	cbnz	r2, 8012ad4 <_scanf_chars+0x1c>
 8012ac6:	698a      	ldr	r2, [r1, #24]
 8012ac8:	2a00      	cmp	r2, #0
 8012aca:	bf14      	ite	ne
 8012acc:	f04f 32ff 	movne.w	r2, #4294967295
 8012ad0:	2201      	moveq	r2, #1
 8012ad2:	608a      	str	r2, [r1, #8]
 8012ad4:	6822      	ldr	r2, [r4, #0]
 8012ad6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8012b68 <_scanf_chars+0xb0>
 8012ada:	06d1      	lsls	r1, r2, #27
 8012adc:	bf5f      	itttt	pl
 8012ade:	681a      	ldrpl	r2, [r3, #0]
 8012ae0:	1d11      	addpl	r1, r2, #4
 8012ae2:	6019      	strpl	r1, [r3, #0]
 8012ae4:	6816      	ldrpl	r6, [r2, #0]
 8012ae6:	2700      	movs	r7, #0
 8012ae8:	69a0      	ldr	r0, [r4, #24]
 8012aea:	b188      	cbz	r0, 8012b10 <_scanf_chars+0x58>
 8012aec:	2801      	cmp	r0, #1
 8012aee:	d107      	bne.n	8012b00 <_scanf_chars+0x48>
 8012af0:	682b      	ldr	r3, [r5, #0]
 8012af2:	781a      	ldrb	r2, [r3, #0]
 8012af4:	6963      	ldr	r3, [r4, #20]
 8012af6:	5c9b      	ldrb	r3, [r3, r2]
 8012af8:	b953      	cbnz	r3, 8012b10 <_scanf_chars+0x58>
 8012afa:	2f00      	cmp	r7, #0
 8012afc:	d031      	beq.n	8012b62 <_scanf_chars+0xaa>
 8012afe:	e022      	b.n	8012b46 <_scanf_chars+0x8e>
 8012b00:	2802      	cmp	r0, #2
 8012b02:	d120      	bne.n	8012b46 <_scanf_chars+0x8e>
 8012b04:	682b      	ldr	r3, [r5, #0]
 8012b06:	781b      	ldrb	r3, [r3, #0]
 8012b08:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012b0c:	071b      	lsls	r3, r3, #28
 8012b0e:	d41a      	bmi.n	8012b46 <_scanf_chars+0x8e>
 8012b10:	6823      	ldr	r3, [r4, #0]
 8012b12:	06da      	lsls	r2, r3, #27
 8012b14:	bf5e      	ittt	pl
 8012b16:	682b      	ldrpl	r3, [r5, #0]
 8012b18:	781b      	ldrbpl	r3, [r3, #0]
 8012b1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012b1e:	682a      	ldr	r2, [r5, #0]
 8012b20:	686b      	ldr	r3, [r5, #4]
 8012b22:	3201      	adds	r2, #1
 8012b24:	602a      	str	r2, [r5, #0]
 8012b26:	68a2      	ldr	r2, [r4, #8]
 8012b28:	3b01      	subs	r3, #1
 8012b2a:	3a01      	subs	r2, #1
 8012b2c:	606b      	str	r3, [r5, #4]
 8012b2e:	3701      	adds	r7, #1
 8012b30:	60a2      	str	r2, [r4, #8]
 8012b32:	b142      	cbz	r2, 8012b46 <_scanf_chars+0x8e>
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	dcd7      	bgt.n	8012ae8 <_scanf_chars+0x30>
 8012b38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012b3c:	4629      	mov	r1, r5
 8012b3e:	4640      	mov	r0, r8
 8012b40:	4798      	blx	r3
 8012b42:	2800      	cmp	r0, #0
 8012b44:	d0d0      	beq.n	8012ae8 <_scanf_chars+0x30>
 8012b46:	6823      	ldr	r3, [r4, #0]
 8012b48:	f013 0310 	ands.w	r3, r3, #16
 8012b4c:	d105      	bne.n	8012b5a <_scanf_chars+0xa2>
 8012b4e:	68e2      	ldr	r2, [r4, #12]
 8012b50:	3201      	adds	r2, #1
 8012b52:	60e2      	str	r2, [r4, #12]
 8012b54:	69a2      	ldr	r2, [r4, #24]
 8012b56:	b102      	cbz	r2, 8012b5a <_scanf_chars+0xa2>
 8012b58:	7033      	strb	r3, [r6, #0]
 8012b5a:	6923      	ldr	r3, [r4, #16]
 8012b5c:	443b      	add	r3, r7
 8012b5e:	6123      	str	r3, [r4, #16]
 8012b60:	2000      	movs	r0, #0
 8012b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b66:	bf00      	nop
 8012b68:	080172c1 	.word	0x080172c1

08012b6c <_scanf_i>:
 8012b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b70:	4698      	mov	r8, r3
 8012b72:	4b74      	ldr	r3, [pc, #464]	@ (8012d44 <_scanf_i+0x1d8>)
 8012b74:	460c      	mov	r4, r1
 8012b76:	4682      	mov	sl, r0
 8012b78:	4616      	mov	r6, r2
 8012b7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012b7e:	b087      	sub	sp, #28
 8012b80:	ab03      	add	r3, sp, #12
 8012b82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012b86:	4b70      	ldr	r3, [pc, #448]	@ (8012d48 <_scanf_i+0x1dc>)
 8012b88:	69a1      	ldr	r1, [r4, #24]
 8012b8a:	4a70      	ldr	r2, [pc, #448]	@ (8012d4c <_scanf_i+0x1e0>)
 8012b8c:	2903      	cmp	r1, #3
 8012b8e:	bf08      	it	eq
 8012b90:	461a      	moveq	r2, r3
 8012b92:	68a3      	ldr	r3, [r4, #8]
 8012b94:	9201      	str	r2, [sp, #4]
 8012b96:	1e5a      	subs	r2, r3, #1
 8012b98:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012b9c:	bf88      	it	hi
 8012b9e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012ba2:	4627      	mov	r7, r4
 8012ba4:	bf82      	ittt	hi
 8012ba6:	eb03 0905 	addhi.w	r9, r3, r5
 8012baa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012bae:	60a3      	strhi	r3, [r4, #8]
 8012bb0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012bb4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8012bb8:	bf98      	it	ls
 8012bba:	f04f 0900 	movls.w	r9, #0
 8012bbe:	6023      	str	r3, [r4, #0]
 8012bc0:	463d      	mov	r5, r7
 8012bc2:	f04f 0b00 	mov.w	fp, #0
 8012bc6:	6831      	ldr	r1, [r6, #0]
 8012bc8:	ab03      	add	r3, sp, #12
 8012bca:	7809      	ldrb	r1, [r1, #0]
 8012bcc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012bd0:	2202      	movs	r2, #2
 8012bd2:	f7ed fb1d 	bl	8000210 <memchr>
 8012bd6:	b328      	cbz	r0, 8012c24 <_scanf_i+0xb8>
 8012bd8:	f1bb 0f01 	cmp.w	fp, #1
 8012bdc:	d159      	bne.n	8012c92 <_scanf_i+0x126>
 8012bde:	6862      	ldr	r2, [r4, #4]
 8012be0:	b92a      	cbnz	r2, 8012bee <_scanf_i+0x82>
 8012be2:	6822      	ldr	r2, [r4, #0]
 8012be4:	2108      	movs	r1, #8
 8012be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012bea:	6061      	str	r1, [r4, #4]
 8012bec:	6022      	str	r2, [r4, #0]
 8012bee:	6822      	ldr	r2, [r4, #0]
 8012bf0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012bf4:	6022      	str	r2, [r4, #0]
 8012bf6:	68a2      	ldr	r2, [r4, #8]
 8012bf8:	1e51      	subs	r1, r2, #1
 8012bfa:	60a1      	str	r1, [r4, #8]
 8012bfc:	b192      	cbz	r2, 8012c24 <_scanf_i+0xb8>
 8012bfe:	6832      	ldr	r2, [r6, #0]
 8012c00:	1c51      	adds	r1, r2, #1
 8012c02:	6031      	str	r1, [r6, #0]
 8012c04:	7812      	ldrb	r2, [r2, #0]
 8012c06:	f805 2b01 	strb.w	r2, [r5], #1
 8012c0a:	6872      	ldr	r2, [r6, #4]
 8012c0c:	3a01      	subs	r2, #1
 8012c0e:	2a00      	cmp	r2, #0
 8012c10:	6072      	str	r2, [r6, #4]
 8012c12:	dc07      	bgt.n	8012c24 <_scanf_i+0xb8>
 8012c14:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012c18:	4631      	mov	r1, r6
 8012c1a:	4650      	mov	r0, sl
 8012c1c:	4790      	blx	r2
 8012c1e:	2800      	cmp	r0, #0
 8012c20:	f040 8085 	bne.w	8012d2e <_scanf_i+0x1c2>
 8012c24:	f10b 0b01 	add.w	fp, fp, #1
 8012c28:	f1bb 0f03 	cmp.w	fp, #3
 8012c2c:	d1cb      	bne.n	8012bc6 <_scanf_i+0x5a>
 8012c2e:	6863      	ldr	r3, [r4, #4]
 8012c30:	b90b      	cbnz	r3, 8012c36 <_scanf_i+0xca>
 8012c32:	230a      	movs	r3, #10
 8012c34:	6063      	str	r3, [r4, #4]
 8012c36:	6863      	ldr	r3, [r4, #4]
 8012c38:	4945      	ldr	r1, [pc, #276]	@ (8012d50 <_scanf_i+0x1e4>)
 8012c3a:	6960      	ldr	r0, [r4, #20]
 8012c3c:	1ac9      	subs	r1, r1, r3
 8012c3e:	f000 f889 	bl	8012d54 <__sccl>
 8012c42:	f04f 0b00 	mov.w	fp, #0
 8012c46:	68a3      	ldr	r3, [r4, #8]
 8012c48:	6822      	ldr	r2, [r4, #0]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d03d      	beq.n	8012cca <_scanf_i+0x15e>
 8012c4e:	6831      	ldr	r1, [r6, #0]
 8012c50:	6960      	ldr	r0, [r4, #20]
 8012c52:	f891 c000 	ldrb.w	ip, [r1]
 8012c56:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	d035      	beq.n	8012cca <_scanf_i+0x15e>
 8012c5e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012c62:	d124      	bne.n	8012cae <_scanf_i+0x142>
 8012c64:	0510      	lsls	r0, r2, #20
 8012c66:	d522      	bpl.n	8012cae <_scanf_i+0x142>
 8012c68:	f10b 0b01 	add.w	fp, fp, #1
 8012c6c:	f1b9 0f00 	cmp.w	r9, #0
 8012c70:	d003      	beq.n	8012c7a <_scanf_i+0x10e>
 8012c72:	3301      	adds	r3, #1
 8012c74:	f109 39ff 	add.w	r9, r9, #4294967295
 8012c78:	60a3      	str	r3, [r4, #8]
 8012c7a:	6873      	ldr	r3, [r6, #4]
 8012c7c:	3b01      	subs	r3, #1
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	6073      	str	r3, [r6, #4]
 8012c82:	dd1b      	ble.n	8012cbc <_scanf_i+0x150>
 8012c84:	6833      	ldr	r3, [r6, #0]
 8012c86:	3301      	adds	r3, #1
 8012c88:	6033      	str	r3, [r6, #0]
 8012c8a:	68a3      	ldr	r3, [r4, #8]
 8012c8c:	3b01      	subs	r3, #1
 8012c8e:	60a3      	str	r3, [r4, #8]
 8012c90:	e7d9      	b.n	8012c46 <_scanf_i+0xda>
 8012c92:	f1bb 0f02 	cmp.w	fp, #2
 8012c96:	d1ae      	bne.n	8012bf6 <_scanf_i+0x8a>
 8012c98:	6822      	ldr	r2, [r4, #0]
 8012c9a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012c9e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012ca2:	d1c4      	bne.n	8012c2e <_scanf_i+0xc2>
 8012ca4:	2110      	movs	r1, #16
 8012ca6:	6061      	str	r1, [r4, #4]
 8012ca8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012cac:	e7a2      	b.n	8012bf4 <_scanf_i+0x88>
 8012cae:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012cb2:	6022      	str	r2, [r4, #0]
 8012cb4:	780b      	ldrb	r3, [r1, #0]
 8012cb6:	f805 3b01 	strb.w	r3, [r5], #1
 8012cba:	e7de      	b.n	8012c7a <_scanf_i+0x10e>
 8012cbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012cc0:	4631      	mov	r1, r6
 8012cc2:	4650      	mov	r0, sl
 8012cc4:	4798      	blx	r3
 8012cc6:	2800      	cmp	r0, #0
 8012cc8:	d0df      	beq.n	8012c8a <_scanf_i+0x11e>
 8012cca:	6823      	ldr	r3, [r4, #0]
 8012ccc:	05d9      	lsls	r1, r3, #23
 8012cce:	d50d      	bpl.n	8012cec <_scanf_i+0x180>
 8012cd0:	42bd      	cmp	r5, r7
 8012cd2:	d909      	bls.n	8012ce8 <_scanf_i+0x17c>
 8012cd4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012cd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012cdc:	4632      	mov	r2, r6
 8012cde:	4650      	mov	r0, sl
 8012ce0:	4798      	blx	r3
 8012ce2:	f105 39ff 	add.w	r9, r5, #4294967295
 8012ce6:	464d      	mov	r5, r9
 8012ce8:	42bd      	cmp	r5, r7
 8012cea:	d028      	beq.n	8012d3e <_scanf_i+0x1d2>
 8012cec:	6822      	ldr	r2, [r4, #0]
 8012cee:	f012 0210 	ands.w	r2, r2, #16
 8012cf2:	d113      	bne.n	8012d1c <_scanf_i+0x1b0>
 8012cf4:	702a      	strb	r2, [r5, #0]
 8012cf6:	6863      	ldr	r3, [r4, #4]
 8012cf8:	9e01      	ldr	r6, [sp, #4]
 8012cfa:	4639      	mov	r1, r7
 8012cfc:	4650      	mov	r0, sl
 8012cfe:	47b0      	blx	r6
 8012d00:	f8d8 3000 	ldr.w	r3, [r8]
 8012d04:	6821      	ldr	r1, [r4, #0]
 8012d06:	1d1a      	adds	r2, r3, #4
 8012d08:	f8c8 2000 	str.w	r2, [r8]
 8012d0c:	f011 0f20 	tst.w	r1, #32
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	d00f      	beq.n	8012d34 <_scanf_i+0x1c8>
 8012d14:	6018      	str	r0, [r3, #0]
 8012d16:	68e3      	ldr	r3, [r4, #12]
 8012d18:	3301      	adds	r3, #1
 8012d1a:	60e3      	str	r3, [r4, #12]
 8012d1c:	6923      	ldr	r3, [r4, #16]
 8012d1e:	1bed      	subs	r5, r5, r7
 8012d20:	445d      	add	r5, fp
 8012d22:	442b      	add	r3, r5
 8012d24:	6123      	str	r3, [r4, #16]
 8012d26:	2000      	movs	r0, #0
 8012d28:	b007      	add	sp, #28
 8012d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d2e:	f04f 0b00 	mov.w	fp, #0
 8012d32:	e7ca      	b.n	8012cca <_scanf_i+0x15e>
 8012d34:	07ca      	lsls	r2, r1, #31
 8012d36:	bf4c      	ite	mi
 8012d38:	8018      	strhmi	r0, [r3, #0]
 8012d3a:	6018      	strpl	r0, [r3, #0]
 8012d3c:	e7eb      	b.n	8012d16 <_scanf_i+0x1aa>
 8012d3e:	2001      	movs	r0, #1
 8012d40:	e7f2      	b.n	8012d28 <_scanf_i+0x1bc>
 8012d42:	bf00      	nop
 8012d44:	08013768 	.word	0x08013768
 8012d48:	08011e89 	.word	0x08011e89
 8012d4c:	08012fa9 	.word	0x08012fa9
 8012d50:	08017404 	.word	0x08017404

08012d54 <__sccl>:
 8012d54:	b570      	push	{r4, r5, r6, lr}
 8012d56:	780b      	ldrb	r3, [r1, #0]
 8012d58:	4604      	mov	r4, r0
 8012d5a:	2b5e      	cmp	r3, #94	@ 0x5e
 8012d5c:	bf0b      	itete	eq
 8012d5e:	784b      	ldrbeq	r3, [r1, #1]
 8012d60:	1c4a      	addne	r2, r1, #1
 8012d62:	1c8a      	addeq	r2, r1, #2
 8012d64:	2100      	movne	r1, #0
 8012d66:	bf08      	it	eq
 8012d68:	2101      	moveq	r1, #1
 8012d6a:	3801      	subs	r0, #1
 8012d6c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8012d70:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012d74:	42a8      	cmp	r0, r5
 8012d76:	d1fb      	bne.n	8012d70 <__sccl+0x1c>
 8012d78:	b90b      	cbnz	r3, 8012d7e <__sccl+0x2a>
 8012d7a:	1e50      	subs	r0, r2, #1
 8012d7c:	bd70      	pop	{r4, r5, r6, pc}
 8012d7e:	f081 0101 	eor.w	r1, r1, #1
 8012d82:	54e1      	strb	r1, [r4, r3]
 8012d84:	4610      	mov	r0, r2
 8012d86:	4602      	mov	r2, r0
 8012d88:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012d8c:	2d2d      	cmp	r5, #45	@ 0x2d
 8012d8e:	d005      	beq.n	8012d9c <__sccl+0x48>
 8012d90:	2d5d      	cmp	r5, #93	@ 0x5d
 8012d92:	d016      	beq.n	8012dc2 <__sccl+0x6e>
 8012d94:	2d00      	cmp	r5, #0
 8012d96:	d0f1      	beq.n	8012d7c <__sccl+0x28>
 8012d98:	462b      	mov	r3, r5
 8012d9a:	e7f2      	b.n	8012d82 <__sccl+0x2e>
 8012d9c:	7846      	ldrb	r6, [r0, #1]
 8012d9e:	2e5d      	cmp	r6, #93	@ 0x5d
 8012da0:	d0fa      	beq.n	8012d98 <__sccl+0x44>
 8012da2:	42b3      	cmp	r3, r6
 8012da4:	dcf8      	bgt.n	8012d98 <__sccl+0x44>
 8012da6:	3002      	adds	r0, #2
 8012da8:	461a      	mov	r2, r3
 8012daa:	3201      	adds	r2, #1
 8012dac:	4296      	cmp	r6, r2
 8012dae:	54a1      	strb	r1, [r4, r2]
 8012db0:	dcfb      	bgt.n	8012daa <__sccl+0x56>
 8012db2:	1af2      	subs	r2, r6, r3
 8012db4:	3a01      	subs	r2, #1
 8012db6:	1c5d      	adds	r5, r3, #1
 8012db8:	42b3      	cmp	r3, r6
 8012dba:	bfa8      	it	ge
 8012dbc:	2200      	movge	r2, #0
 8012dbe:	18ab      	adds	r3, r5, r2
 8012dc0:	e7e1      	b.n	8012d86 <__sccl+0x32>
 8012dc2:	4610      	mov	r0, r2
 8012dc4:	e7da      	b.n	8012d7c <__sccl+0x28>

08012dc6 <__submore>:
 8012dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012dca:	460c      	mov	r4, r1
 8012dcc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012dce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012dd2:	4299      	cmp	r1, r3
 8012dd4:	d11d      	bne.n	8012e12 <__submore+0x4c>
 8012dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012dda:	f7fe ff4f 	bl	8011c7c <_malloc_r>
 8012dde:	b918      	cbnz	r0, 8012de8 <__submore+0x22>
 8012de0:	f04f 30ff 	mov.w	r0, #4294967295
 8012de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012de8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012dec:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012dee:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012df2:	6360      	str	r0, [r4, #52]	@ 0x34
 8012df4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012df8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012dfc:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012e00:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012e04:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012e08:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012e0c:	6020      	str	r0, [r4, #0]
 8012e0e:	2000      	movs	r0, #0
 8012e10:	e7e8      	b.n	8012de4 <__submore+0x1e>
 8012e12:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012e14:	0077      	lsls	r7, r6, #1
 8012e16:	463a      	mov	r2, r7
 8012e18:	f000 f829 	bl	8012e6e <_realloc_r>
 8012e1c:	4605      	mov	r5, r0
 8012e1e:	2800      	cmp	r0, #0
 8012e20:	d0de      	beq.n	8012de0 <__submore+0x1a>
 8012e22:	eb00 0806 	add.w	r8, r0, r6
 8012e26:	4601      	mov	r1, r0
 8012e28:	4632      	mov	r2, r6
 8012e2a:	4640      	mov	r0, r8
 8012e2c:	f7ff f938 	bl	80120a0 <memcpy>
 8012e30:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012e34:	f8c4 8000 	str.w	r8, [r4]
 8012e38:	e7e9      	b.n	8012e0e <__submore+0x48>

08012e3a <memmove>:
 8012e3a:	4288      	cmp	r0, r1
 8012e3c:	b510      	push	{r4, lr}
 8012e3e:	eb01 0402 	add.w	r4, r1, r2
 8012e42:	d902      	bls.n	8012e4a <memmove+0x10>
 8012e44:	4284      	cmp	r4, r0
 8012e46:	4623      	mov	r3, r4
 8012e48:	d807      	bhi.n	8012e5a <memmove+0x20>
 8012e4a:	1e43      	subs	r3, r0, #1
 8012e4c:	42a1      	cmp	r1, r4
 8012e4e:	d008      	beq.n	8012e62 <memmove+0x28>
 8012e50:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012e54:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012e58:	e7f8      	b.n	8012e4c <memmove+0x12>
 8012e5a:	4402      	add	r2, r0
 8012e5c:	4601      	mov	r1, r0
 8012e5e:	428a      	cmp	r2, r1
 8012e60:	d100      	bne.n	8012e64 <memmove+0x2a>
 8012e62:	bd10      	pop	{r4, pc}
 8012e64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012e68:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012e6c:	e7f7      	b.n	8012e5e <memmove+0x24>

08012e6e <_realloc_r>:
 8012e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e72:	4607      	mov	r7, r0
 8012e74:	4614      	mov	r4, r2
 8012e76:	460d      	mov	r5, r1
 8012e78:	b921      	cbnz	r1, 8012e84 <_realloc_r+0x16>
 8012e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012e7e:	4611      	mov	r1, r2
 8012e80:	f7fe befc 	b.w	8011c7c <_malloc_r>
 8012e84:	b92a      	cbnz	r2, 8012e92 <_realloc_r+0x24>
 8012e86:	f7ff f919 	bl	80120bc <_free_r>
 8012e8a:	4625      	mov	r5, r4
 8012e8c:	4628      	mov	r0, r5
 8012e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e92:	f000 f88b 	bl	8012fac <_malloc_usable_size_r>
 8012e96:	4284      	cmp	r4, r0
 8012e98:	4606      	mov	r6, r0
 8012e9a:	d802      	bhi.n	8012ea2 <_realloc_r+0x34>
 8012e9c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012ea0:	d8f4      	bhi.n	8012e8c <_realloc_r+0x1e>
 8012ea2:	4621      	mov	r1, r4
 8012ea4:	4638      	mov	r0, r7
 8012ea6:	f7fe fee9 	bl	8011c7c <_malloc_r>
 8012eaa:	4680      	mov	r8, r0
 8012eac:	b908      	cbnz	r0, 8012eb2 <_realloc_r+0x44>
 8012eae:	4645      	mov	r5, r8
 8012eb0:	e7ec      	b.n	8012e8c <_realloc_r+0x1e>
 8012eb2:	42b4      	cmp	r4, r6
 8012eb4:	4622      	mov	r2, r4
 8012eb6:	4629      	mov	r1, r5
 8012eb8:	bf28      	it	cs
 8012eba:	4632      	movcs	r2, r6
 8012ebc:	f7ff f8f0 	bl	80120a0 <memcpy>
 8012ec0:	4629      	mov	r1, r5
 8012ec2:	4638      	mov	r0, r7
 8012ec4:	f7ff f8fa 	bl	80120bc <_free_r>
 8012ec8:	e7f1      	b.n	8012eae <_realloc_r+0x40>
	...

08012ecc <_strtoul_l.isra.0>:
 8012ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012ed0:	4e34      	ldr	r6, [pc, #208]	@ (8012fa4 <_strtoul_l.isra.0+0xd8>)
 8012ed2:	4686      	mov	lr, r0
 8012ed4:	460d      	mov	r5, r1
 8012ed6:	4628      	mov	r0, r5
 8012ed8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012edc:	5d37      	ldrb	r7, [r6, r4]
 8012ede:	f017 0708 	ands.w	r7, r7, #8
 8012ee2:	d1f8      	bne.n	8012ed6 <_strtoul_l.isra.0+0xa>
 8012ee4:	2c2d      	cmp	r4, #45	@ 0x2d
 8012ee6:	d110      	bne.n	8012f0a <_strtoul_l.isra.0+0x3e>
 8012ee8:	782c      	ldrb	r4, [r5, #0]
 8012eea:	2701      	movs	r7, #1
 8012eec:	1c85      	adds	r5, r0, #2
 8012eee:	f033 0010 	bics.w	r0, r3, #16
 8012ef2:	d115      	bne.n	8012f20 <_strtoul_l.isra.0+0x54>
 8012ef4:	2c30      	cmp	r4, #48	@ 0x30
 8012ef6:	d10d      	bne.n	8012f14 <_strtoul_l.isra.0+0x48>
 8012ef8:	7828      	ldrb	r0, [r5, #0]
 8012efa:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8012efe:	2858      	cmp	r0, #88	@ 0x58
 8012f00:	d108      	bne.n	8012f14 <_strtoul_l.isra.0+0x48>
 8012f02:	786c      	ldrb	r4, [r5, #1]
 8012f04:	3502      	adds	r5, #2
 8012f06:	2310      	movs	r3, #16
 8012f08:	e00a      	b.n	8012f20 <_strtoul_l.isra.0+0x54>
 8012f0a:	2c2b      	cmp	r4, #43	@ 0x2b
 8012f0c:	bf04      	itt	eq
 8012f0e:	782c      	ldrbeq	r4, [r5, #0]
 8012f10:	1c85      	addeq	r5, r0, #2
 8012f12:	e7ec      	b.n	8012eee <_strtoul_l.isra.0+0x22>
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d1f6      	bne.n	8012f06 <_strtoul_l.isra.0+0x3a>
 8012f18:	2c30      	cmp	r4, #48	@ 0x30
 8012f1a:	bf14      	ite	ne
 8012f1c:	230a      	movne	r3, #10
 8012f1e:	2308      	moveq	r3, #8
 8012f20:	f04f 38ff 	mov.w	r8, #4294967295
 8012f24:	2600      	movs	r6, #0
 8012f26:	fbb8 f8f3 	udiv	r8, r8, r3
 8012f2a:	fb03 f908 	mul.w	r9, r3, r8
 8012f2e:	ea6f 0909 	mvn.w	r9, r9
 8012f32:	4630      	mov	r0, r6
 8012f34:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8012f38:	f1bc 0f09 	cmp.w	ip, #9
 8012f3c:	d810      	bhi.n	8012f60 <_strtoul_l.isra.0+0x94>
 8012f3e:	4664      	mov	r4, ip
 8012f40:	42a3      	cmp	r3, r4
 8012f42:	dd1e      	ble.n	8012f82 <_strtoul_l.isra.0+0xb6>
 8012f44:	f1b6 3fff 	cmp.w	r6, #4294967295
 8012f48:	d007      	beq.n	8012f5a <_strtoul_l.isra.0+0x8e>
 8012f4a:	4580      	cmp	r8, r0
 8012f4c:	d316      	bcc.n	8012f7c <_strtoul_l.isra.0+0xb0>
 8012f4e:	d101      	bne.n	8012f54 <_strtoul_l.isra.0+0x88>
 8012f50:	45a1      	cmp	r9, r4
 8012f52:	db13      	blt.n	8012f7c <_strtoul_l.isra.0+0xb0>
 8012f54:	fb00 4003 	mla	r0, r0, r3, r4
 8012f58:	2601      	movs	r6, #1
 8012f5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012f5e:	e7e9      	b.n	8012f34 <_strtoul_l.isra.0+0x68>
 8012f60:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8012f64:	f1bc 0f19 	cmp.w	ip, #25
 8012f68:	d801      	bhi.n	8012f6e <_strtoul_l.isra.0+0xa2>
 8012f6a:	3c37      	subs	r4, #55	@ 0x37
 8012f6c:	e7e8      	b.n	8012f40 <_strtoul_l.isra.0+0x74>
 8012f6e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8012f72:	f1bc 0f19 	cmp.w	ip, #25
 8012f76:	d804      	bhi.n	8012f82 <_strtoul_l.isra.0+0xb6>
 8012f78:	3c57      	subs	r4, #87	@ 0x57
 8012f7a:	e7e1      	b.n	8012f40 <_strtoul_l.isra.0+0x74>
 8012f7c:	f04f 36ff 	mov.w	r6, #4294967295
 8012f80:	e7eb      	b.n	8012f5a <_strtoul_l.isra.0+0x8e>
 8012f82:	1c73      	adds	r3, r6, #1
 8012f84:	d106      	bne.n	8012f94 <_strtoul_l.isra.0+0xc8>
 8012f86:	2322      	movs	r3, #34	@ 0x22
 8012f88:	f8ce 3000 	str.w	r3, [lr]
 8012f8c:	4630      	mov	r0, r6
 8012f8e:	b932      	cbnz	r2, 8012f9e <_strtoul_l.isra.0+0xd2>
 8012f90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f94:	b107      	cbz	r7, 8012f98 <_strtoul_l.isra.0+0xcc>
 8012f96:	4240      	negs	r0, r0
 8012f98:	2a00      	cmp	r2, #0
 8012f9a:	d0f9      	beq.n	8012f90 <_strtoul_l.isra.0+0xc4>
 8012f9c:	b106      	cbz	r6, 8012fa0 <_strtoul_l.isra.0+0xd4>
 8012f9e:	1e69      	subs	r1, r5, #1
 8012fa0:	6011      	str	r1, [r2, #0]
 8012fa2:	e7f5      	b.n	8012f90 <_strtoul_l.isra.0+0xc4>
 8012fa4:	080172c1 	.word	0x080172c1

08012fa8 <_strtoul_r>:
 8012fa8:	f7ff bf90 	b.w	8012ecc <_strtoul_l.isra.0>

08012fac <_malloc_usable_size_r>:
 8012fac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012fb0:	1f18      	subs	r0, r3, #4
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	bfbc      	itt	lt
 8012fb6:	580b      	ldrlt	r3, [r1, r0]
 8012fb8:	18c0      	addlt	r0, r0, r3
 8012fba:	4770      	bx	lr

08012fbc <_init>:
 8012fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fbe:	bf00      	nop
 8012fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012fc2:	bc08      	pop	{r3}
 8012fc4:	469e      	mov	lr, r3
 8012fc6:	4770      	bx	lr

08012fc8 <_fini>:
 8012fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fca:	bf00      	nop
 8012fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012fce:	bc08      	pop	{r3}
 8012fd0:	469e      	mov	lr, r3
 8012fd2:	4770      	bx	lr
