\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/stm32f10x\+\_\+adc.h File Reference}
\hypertarget{stm32f10x__adc_8h}{}\label{stm32f10x__adc_8h}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/12-\/GPIO输出-\/使用固件库点亮LED/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_adc.h@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/12-\/GPIO输出-\/使用固件库点亮LED/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_adc.h}}


This file contains all the functions prototypes for the ADC firmware library.  


{\ttfamily \#include "{}stm32f10x.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___constants_gaf5d6bd0153464912e0eaccb1af1aefb2}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___constants_ga56ce1703cee9a93969fc507b985ee949}{IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Independent}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Reg\+Injec\+Simult}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Reg\+Simult\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Injec\+Simult\+\_\+\+Fast\+Interl}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Injec\+Simult\+\_\+\+Slow\+Interl}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Injec\+Simult}~((uint32\+\_\+t)0x00050000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Reg\+Simult}~((uint32\+\_\+t)0x00060000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Fast\+Interl}~((uint32\+\_\+t)0x00070000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Slow\+Interl}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries ADC\+\_\+\+Mode\+\_\+\+Alter\+Trig}~((uint32\+\_\+t)0x00090000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__mode_ga4abf4c7de28a42d7b124c9e403a6e537}{IS\+\_\+\+ADC\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC2}}~((uint32\+\_\+t)0x00060000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+CC4}}~((uint32\+\_\+t)0x000\+A0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga640de59aeac8cc3d96b6db3497975d02}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+IT11\+\_\+\+TIM8\+\_\+\+TRGO}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+CC3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga433a3845ed1792fa6359b763c955e9c2}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+None}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+CC1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+CC3}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+CC1}}~((uint32\+\_\+t)0x00060000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC1}}~((uint32\+\_\+t)0x000\+A0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d}{ADC\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+CC3}}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(REGTRIG)
\item 
\#define {\bfseries ADC\+\_\+\+Data\+Align\+\_\+\+Right}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+Data\+Align\+\_\+\+Left}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___a_d_c__data__align_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+0}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+1}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+2}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+3}~((uint8\+\_\+t)0x03)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+4}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+5}~((uint8\+\_\+t)0x05)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+6}~((uint8\+\_\+t)0x06)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+7}~((uint8\+\_\+t)0x07)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+8}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+9}~((uint8\+\_\+t)0x09)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+10}~((uint8\+\_\+t)0x0A)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+11}~((uint8\+\_\+t)0x0B)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+12}~((uint8\+\_\+t)0x0C)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+13}~((uint8\+\_\+t)0x0D)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+14}~((uint8\+\_\+t)0x0E)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+15}~((uint8\+\_\+t)0x0F)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+16}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+17}~((uint8\+\_\+t)0x11)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+\+Temp\+Sensor}~((uint8\+\_\+t)ADC\+\_\+\+Channel\+\_\+16)
\item 
\#define {\bfseries ADC\+\_\+\+Channel\+\_\+\+Vrefint}~((uint8\+\_\+t)ADC\+\_\+\+Channel\+\_\+17)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaba41910dcb2b449c613a5ef638862e77}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+1\+Cycles5}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+7\+Cycles5}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+13\+Cycles5}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+28\+Cycles5}~((uint8\+\_\+t)0x03)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+41\+Cycles5}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+55\+Cycles5}~((uint8\+\_\+t)0x05)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+71\+Cycles5}~((uint8\+\_\+t)0x06)
\item 
\#define {\bfseries ADC\+\_\+\+Sample\+Time\+\_\+239\+Cycles5}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__time_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gaaad112b2b035dfd77c9743197c51b16f}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T2\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_ga49089501c5bf2a2c22019fbca4b688e9}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T2\+\_\+\+CC1}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_ga6c9ddf9bba0cefe77dbcd601aed24f7b}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T3\+\_\+\+CC4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gab12e5503085cdb9dde4a59614e421284}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gaa23965b742e08142e5d1c453166dbcc2}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+Ext\+\_\+\+IT15\+\_\+\+TIM8\+\_\+\+CC4}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gabf47f66e60c166f6b63b805f72ad94b0}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T1\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gabd27bcc6ff5af6713a124b3801759bcf}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T1\+\_\+\+CC4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gaad11a68fca76d97b97dc2554dac5cb16}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+None}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gae342ca48595f0b2bf866943969026581}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T4\+\_\+\+CC3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gac0320df9aa5e2d378b05f8e4dcc1616a}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T8\+\_\+\+CC2}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_ga6724679fe75f87c029f268ef47841a3e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T8\+\_\+\+CC4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_ga1d92236e9eb9f3adf69371f3f698192e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T5\+\_\+\+TRGO}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_gade68a960ba05714e5f0a1f11a086884e}{ADC\+\_\+\+External\+Trig\+Injec\+Conv\+\_\+\+T5\+\_\+\+CC4}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__external__trigger__sources__for__injected__channels__conversion_ga3cb8cadbff46e432b5e000c3a7489a0b}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+INJEC\+\_\+\+TRIG}}(INJTRIG)
\item 
\#define {\bfseries ADC\+\_\+\+Injected\+Channel\+\_\+1}~((uint8\+\_\+t)0x14)
\item 
\#define {\bfseries ADC\+\_\+\+Injected\+Channel\+\_\+2}~((uint8\+\_\+t)0x18)
\item 
\#define {\bfseries ADC\+\_\+\+Injected\+Channel\+\_\+3}~((uint8\+\_\+t)0x1C)
\item 
\#define {\bfseries ADC\+\_\+\+Injected\+Channel\+\_\+4}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__channel__selection_gae0bbfb5dbad0fbac8b672db6f63cf8d0}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Reg\+Enable}~((uint32\+\_\+t)0x00800200)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Injec\+Enable}~((uint32\+\_\+t)0x00400200)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+Single\+Reg\+Or\+Injec\+Enable}~((uint32\+\_\+t)0x00\+C00200)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Reg\+Enable}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Injec\+Enable}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+All\+Reg\+All\+Injec\+Enable}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries ADC\+\_\+\+Analog\+Watchdog\+\_\+\+None}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga53ffa30f756569194342bfba80165544}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}}(WATCHDOG)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+EOC}~((uint16\+\_\+t)0x0220)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+AWD}~((uint16\+\_\+t)0x0140)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+JEOC}~((uint16\+\_\+t)0x0480)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+F81F) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gacae69f04de1a0033f065864d868c006e}{IS\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+AWD}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+EOC}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JEOC}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JSTRT}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+STRT}~((uint8\+\_\+t)0x10)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}(FLAG)~((((FLAG) \& (uint8\+\_\+t)0x\+E0) == 0x00) \&\& ((FLAG) != 0x00))
\item 
\#define \mbox{\hyperlink{group___a_d_c__flags__definition_ga597eb68dfef9dbe0928ed14a1aedc710}{IS\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+THRESHOLD}(THRESHOLD)~((THRESHOLD) $<$= 0x\+FFF)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+OFFSET}(OFFSET)~((OFFSET) $<$= 0x\+FFF)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= 0x1) \&\& ((LENGTH) $<$= 0x4))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}(RANK)~(((RANK) $>$= 0x1) \&\& ((RANK) $<$= 0x4))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= 0x1) \&\& ((LENGTH) $<$= 0x10))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(RANK)~(((RANK) $>$= 0x1) \&\& ((RANK) $<$= 0x10))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= 0x1) \&\& ((NUMBER) $<$= 0x8))
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga31fa6bc09de17125e9db2830ce77c09b}{ADC\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Deinitializes the ADCx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gabbab6038cf8691404350625e477254f9}{ADC\+\_\+\+Init}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the ADCx peripheral according to the specified parameters in the ADC\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga6c6e754d1d0a98d56e465efaf73272ec}{ADC\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADC\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each ADC\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga40882d399e3371755ed610c1134e634e}{ADC\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gac5881d5995818001584b27b137a8dbcb}{ADC\+\_\+\+DMACmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC DMA request. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gad4c84b54b539944f555488bf979f82b6}{ADC\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified ADC interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga3d542020ba28c1d16238a0defbee6d8f}{ADC\+\_\+\+Reset\+Calibration}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Resets the selected ADC calibration registers. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___exported___functions_ga113be9fe25add8d7496bed659c68e02b}{ADC\+\_\+\+Get\+Reset\+Calibration\+Status}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC reset calibration registers status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gadcba6341124a6aabfd2dd885ca8e5f14}{ADC\+\_\+\+Start\+Calibration}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Starts the selected ADC calibration process. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___exported___functions_ga7a728f699b487c7fa1694d7424967122}{ADC\+\_\+\+Get\+Calibration\+Status}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC calibration status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga694130a8d1ad3c8877b7eddb29611b30}{ADC\+\_\+\+Software\+Start\+Conv\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected ADC software start conversion . \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___exported___functions_gaf1119583782ecbcec380efcb7eb74883}{ADC\+\_\+\+Get\+Software\+Start\+Conv\+Status}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC Software start conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga6eb241ba82d67d1371136c9132083937}{ADC\+\_\+\+Disc\+Mode\+Channel\+Count\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t Number)
\begin{DoxyCompactList}\small\item\em Configures the discontinuous mode for the selected ADC regular group channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga1909649d10253ce88d986ffbb94a4be6}{ADC\+\_\+\+Disc\+Mode\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode on regular group channel for the specified ADC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gac531adb577b648d4bb8881f2ed627d52}{ADC\+\_\+\+Regular\+Channel\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t ADC\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga3ae92d7940a16c898223374a5857f509}{ADC\+\_\+\+External\+Trig\+Conv\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the ADCx conversion through external trigger. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions_gaaf74221c285ec5dab5e66baf7bec6bd3}{ADC\+\_\+\+Get\+Conversion\+Value}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Returns the last ADCx conversion result data for regular channel. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions_gac5a4792dc29ef7ff6bfbce9f37e8a668}{ADC\+\_\+\+Get\+Dual\+Mode\+Conversion\+Value}} (void)
\begin{DoxyCompactList}\small\item\em Returns the last ADC1 and ADC2 conversion result data in dual mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga1ff9c3b8e4bbdd2addfd227f1a506a66}{ADC\+\_\+\+Auto\+Injected\+Conv\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected ADC automatic injected group conversion after regular one. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga0b583b94183fa4ff287177b9ee808092}{ADC\+\_\+\+Injected\+Disc\+Mode\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode for injected group channel for the specified ADC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gafc02ce1e84e96b692adf085f61a0bca6}{ADC\+\_\+\+External\+Trig\+Injected\+Conv\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint32\+\_\+t ADC\+\_\+\+External\+Trig\+Injec\+Conv)
\begin{DoxyCompactList}\small\item\em Configures the ADCx external trigger for injected channels conversion. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gad81d134c083d8f407c819e6f4722d553}{ADC\+\_\+\+External\+Trig\+Injected\+Conv\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the ADCx injected channels conversion through external trigger. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga5b141d5dbf5f417a11dfa622c8c149d3}{ADC\+\_\+\+Software\+Start\+Injected\+Conv\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected ADC start of the injected channels conversion. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___exported___functions_ga8765f8835b8cfed13dce3d8d71767dcc}{ADC\+\_\+\+Get\+Software\+Start\+Injected\+Conv\+Cmd\+Status}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx)
\begin{DoxyCompactList}\small\item\em Gets the selected ADC Software start injected conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gae2b44bff080184e1cf6f2cb6b9bb3e59}{ADC\+\_\+\+Injected\+Channel\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t ADC\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga24eba90bc3ee955e07659a605011710d}{ADC\+\_\+\+Injected\+Sequencer\+Length\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t Length)
\begin{DoxyCompactList}\small\item\em Configures the sequencer length for injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga07a942613088ab3ecfc3d97a20475920}{ADC\+\_\+\+Set\+Injected\+Offset}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Injected\+Channel, uint16\+\_\+t Offset)
\begin{DoxyCompactList}\small\item\em Set the injected channels conversion value offset. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c___exported___functions_ga1dea5ed24571a2e0ce4cbd41c9c1ec46}{ADC\+\_\+\+Get\+Injected\+Conversion\+Value}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Injected\+Channel)
\begin{DoxyCompactList}\small\item\em Returns the ADC injected channel conversion result. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gad017d69bec6e497afd35ba25ea22d86e}{ADC\+\_\+\+Analog\+Watchdog\+Cmd}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint32\+\_\+t ADC\+\_\+\+Analog\+Watchdog)
\begin{DoxyCompactList}\small\item\em Enables or disables the analog watchdog on single/all regular or injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga79588d02aa8e4147f21cb90a4708366d}{ADC\+\_\+\+Analog\+Watchdog\+Thresholds\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t High\+Threshold, uint16\+\_\+t Low\+Threshold)
\begin{DoxyCompactList}\small\item\em Configures the high and low thresholds of the analog watchdog. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga03cef3d12292ffa2b8520524d5b0226c}{ADC\+\_\+\+Analog\+Watchdog\+Single\+Channel\+Config}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+Channel)
\begin{DoxyCompactList}\small\item\em Configures the analog watchdog guarded single channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga848682e2d7d3de9f8cf03ffa4c11f0b5}{ADC\+\_\+\+Temp\+Sensor\+Vrefint\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the temperature sensor and Vrefint channel. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___exported___functions_gaa12546e51ec905c90a3aada432bd4633}{ADC\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified ADC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_gaf34f36798f811b4a41321ea2d12118d4}{ADC\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint8\+\_\+t ADC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the ADCx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___a_d_c___exported___functions_gaa1d3b910a83dbf14d4f68c8eef058612}{ADC\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified ADC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___exported___functions_ga601c6a67bd883eb631ecc7aa5e999b9c}{ADC\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}ADCx, uint16\+\_\+t ADC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the ADCx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the ADC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }