$date
	Sat Oct 22 22:21:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#948615
b101 !
1"
#948618
b101 &
b101 %
1$
#948619
0"
#948622
b10000 &
b10000 %
#948626
b1000 &
b1000 %
#948630
b100 &
b100 %
#948634
b10 &
b10 %
#948638
b1 &
1#
b1 %
#948642
b0 &
b0 %
0#
0$
#1943424
b11101 !
1"
#1943426
b11101 &
b11101 %
1$
#1943427
0"
#1943430
b1011000 &
b1011000 %
#1943434
b101100 &
b101100 %
#1943438
b10110 &
b10110 %
#1943442
b1011 &
b1011 %
#1943446
b100010 &
b100010 %
#1943450
b10001 &
b10001 %
#1943454
b110100 &
b110100 %
#1943458
b11010 &
b11010 %
#1943462
b1101 &
b1101 %
#1943466
b101000 &
b101000 %
#1943470
b10100 &
b10100 %
#1943474
b1010 &
b1010 %
#1943478
b101 &
b101 %
#1943482
b10000 &
b10000 %
#1943486
b1000 &
b1000 %
#1943490
b100 &
b100 %
#1943494
b10 &
b10 %
#1943498
b1 &
b1 %
1#
#1943502
b0 &
0#
b0 %
0$
#2922292
b10000 !
1"
#2922294
b10000 &
b10000 %
1$
#2922295
0"
#2922298
b1000 &
b1000 %
#2922302
b100 &
b100 %
#2922306
b10 &
b10 %
#2922310
b1 &
1#
b1 %
#2922314
b0 &
b0 %
0#
0$
#4500012
