
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975572    5.975572 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975572 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975572   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127871   20.127871 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127871 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877872   clock uncertainty
                                  0.000000   19.877872   clock reconvergence pessimism
                                 -0.876493   19.001379   library recovery time
                                             19.001379   data required time
---------------------------------------------------------------------------------------------
                                             19.001379   data required time
                                             -5.975572   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025806   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975554    5.975554 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975554 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975554   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127846   20.127846 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127846 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877848   clock uncertainty
                                  0.000000   19.877848   clock reconvergence pessimism
                                 -0.876493   19.001354   library recovery time
                                             19.001354   data required time
---------------------------------------------------------------------------------------------
                                             19.001354   data required time
                                             -5.975554   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025800   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975588    5.975588 ^ rst_n (in)
                                                         rst_n (net)
                      3.437369    0.000000    5.975588 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975588   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127914   20.127914 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127914 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877914   clock uncertainty
                                  0.000000   19.877914   clock reconvergence pessimism
                                 -0.876493   19.001421   library recovery time
                                             19.001421   data required time
---------------------------------------------------------------------------------------------
                                             19.001421   data required time
                                             -5.975588   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025833   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975470    5.975470 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975470 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975470   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127940   20.127941 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127941 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877941   clock uncertainty
                                  0.000000   19.877941   clock reconvergence pessimism
                                 -0.876493   19.001448   library recovery time
                                             19.001448   data required time
---------------------------------------------------------------------------------------------
                                             19.001448   data required time
                                             -5.975470   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025978   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975343    5.975343 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975343 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128022   20.128023 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128023 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878023   clock uncertainty
                                  0.000000   19.878023   clock reconvergence pessimism
                                 -0.876492   19.001532   library recovery time
                                             19.001532   data required time
---------------------------------------------------------------------------------------------
                                             19.001532   data required time
                                             -5.975343   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026189   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975377    5.975377 ^ rst_n (in)
                                                         rst_n (net)
                      3.437367    0.000000    5.975377 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975377   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128066   20.128067 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128067 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878067   clock uncertainty
                                  0.000000   19.878067   clock reconvergence pessimism
                                 -0.876493   19.001575   library recovery time
                                             19.001575   data required time
---------------------------------------------------------------------------------------------
                                             19.001575   data required time
                                             -5.975377   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026199   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975199    5.975199 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975199 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127942   20.127943 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127943 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877943   clock uncertainty
                                  0.000000   19.877943   clock reconvergence pessimism
                                 -0.876492   19.001451   library recovery time
                                             19.001451   data required time
---------------------------------------------------------------------------------------------
                                             19.001451   data required time
                                             -5.975199   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026253   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975264    5.975264 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975264 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128031   20.128031 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128031 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878033   clock uncertainty
                                  0.000000   19.878033   clock reconvergence pessimism
                                 -0.876492   19.001541   library recovery time
                                             19.001541   data required time
---------------------------------------------------------------------------------------------
                                             19.001541   data required time
                                             -5.975264   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975177    5.975177 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975177 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975177   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127967   20.127968 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127968 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877968   clock uncertainty
                                  0.000000   19.877968   clock reconvergence pessimism
                                 -0.876492   19.001476   library recovery time
                                             19.001476   data required time
---------------------------------------------------------------------------------------------
                                             19.001476   data required time
                                             -5.975177   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026299   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975137    5.975137 ^ rst_n (in)
                                                         rst_n (net)
                      3.437366    0.000000    5.975137 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127990   20.127991 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127991 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877991   clock uncertainty
                                  0.000000   19.877991   clock reconvergence pessimism
                                 -0.876492   19.001499   library recovery time
                                             19.001499   data required time
---------------------------------------------------------------------------------------------
                                             19.001499   data required time
                                             -5.975137   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026362   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975046    5.975046 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.975046 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975046   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128002   20.128002 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878004   clock uncertainty
                                  0.000000   19.878004   clock reconvergence pessimism
                                 -0.876487   19.001516   library recovery time
                                             19.001516   data required time
---------------------------------------------------------------------------------------------
                                             19.001516   data required time
                                             -5.975046   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026470   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974855    5.974855 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974855 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974855   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.876487   19.001608   library recovery time
                                             19.001608   data required time
---------------------------------------------------------------------------------------------
                                             19.001608   data required time
                                             -5.974855   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026752   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.974835    5.974835 ^ rst_n (in)
                                                         rst_n (net)
                      3.437355    0.000000    5.974835 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.974835   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128106   20.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878107   clock uncertainty
                                  0.000000   19.878107   clock reconvergence pessimism
                                 -0.876487   19.001619   library recovery time
                                             19.001619   data required time
---------------------------------------------------------------------------------------------
                                             19.001619   data required time
                                             -5.974835   data arrival time
---------------------------------------------------------------------------------------------
                                             13.026784   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000056    4.462512 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003194    0.374100    0.313254    4.775766 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.374100    0.000003    4.775769 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775769   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.319247   19.558849   library setup time
                                             19.558849   data required time
---------------------------------------------------------------------------------------------
                                             19.558849   data required time
                                             -4.775769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783080   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000066    4.462523 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003180    0.373508    0.312906    4.775429 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.373508    0.000003    4.775432 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775432   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128106   20.128105 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128105 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878107   clock uncertainty
                                  0.000000   19.878107   clock reconvergence pessimism
                                 -0.319161   19.558945   library setup time
                                             19.558945   data required time
---------------------------------------------------------------------------------------------
                                             19.558945   data required time
                                             -4.775432   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783513   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000203    4.462660 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003258    0.262235    0.253296    4.715955 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.262235    0.000004    4.715959 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127990   20.127991 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127991 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877991   clock uncertainty
                                  0.000000   19.877991   clock reconvergence pessimism
                                 -0.299077   19.578915   library setup time
                                             19.578915   data required time
---------------------------------------------------------------------------------------------
                                             19.578915   data required time
                                             -4.715959   data arrival time
---------------------------------------------------------------------------------------------
                                             14.862956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000151    4.462608 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003236    0.261668    0.252884    4.715493 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.261668    0.000003    4.715496 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715496   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127942   20.127943 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127943 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877943   clock uncertainty
                                  0.000000   19.877943   clock reconvergence pessimism
                                 -0.298961   19.578983   library setup time
                                             19.578983   data required time
---------------------------------------------------------------------------------------------
                                             19.578983   data required time
                                             -4.715496   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863487   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000179    4.462636 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003149    0.259396    0.251238    4.713873 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.259396    0.000002    4.713875 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.713875   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127967   20.127968 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127968 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877968   clock uncertainty
                                  0.000000   19.877968   clock reconvergence pessimism
                                 -0.298495   19.579473   library setup time
                                             19.579473   data required time
---------------------------------------------------------------------------------------------
                                             19.579473   data required time
                                             -4.713875   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865597   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000214    4.462671 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003222    0.268106    0.232853    4.695524 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.268106    0.000003    4.695527 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.695527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128002   20.128002 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878004   clock uncertainty
                                  0.000000   19.878004   clock reconvergence pessimism
                                 -0.300282   19.577721   library setup time
                                             19.577721   data required time
---------------------------------------------------------------------------------------------
                                             19.577721   data required time
                                             -4.695527   data arrival time
---------------------------------------------------------------------------------------------
                                             14.882195   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111514    4.111515 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111515 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004414    0.413550    0.171304    4.282819 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.413550    0.000007    4.282826 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003164    0.338461    0.283358    4.566184 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.338461    0.000002    4.566186 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.566186   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128066   20.128067 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128067 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878067   clock uncertainty
                                  0.000000   19.878067   clock reconvergence pessimism
                                 -0.314084   19.563984   library setup time
                                             19.563984   data required time
---------------------------------------------------------------------------------------------
                                             19.563984   data required time
                                             -4.566186   data arrival time
---------------------------------------------------------------------------------------------
                                             14.997797   slack (MET)



