##########################################################################################################################
#
# SETUP SECTION
#
##########################################################################################################################
remove_design -all
1
set sh_output_log_file reports/dc.log
reports/dc.log
set REF_LIB_PATH       $env(REF_LIB_PATH)
/research/cas/public/DT2_2023/lib
set DC_ALIB_PATH       "${REF_LIB_PATH}/logic_lib/alib-52"
/research/cas/public/DT2_2023/lib/logic_lib/alib-52
set search_path        "${REF_LIB_PATH}/logic_lib $search_path"
/research/cas/public/DT2_2023/lib/logic_lib . /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/syn_ver /sw/rhel7/synopsys/syn/T-2022.03-SP5-1/dw/sim_ver
set target_library     "saed32hvt_tt1p05v25c.db"
saed32hvt_tt1p05v25c.db
set synthetic_library  "dw_foundation.sldb"
dw_foundation.sldb
set link_library       "* saed32hvt_tt1p05v25c.db dw_foundation.sldb"
* saed32hvt_tt1p05v25c.db dw_foundation.sldb
set_app_var alib_library_analysis_path $DC_ALIB_PATH
/research/cas/public/DT2_2023/lib/logic_lib/alib-52
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
define_design_lib WORK -path output/synopsys_work
1
source input/0_setup_design.tcl 
compile
set user $::env(USER)
nsreegit22
set char  [string index $user 0]
n
scan $char %c numval
1
set derate [expr { 1.0 + ( ($numval-96.0) / 500 ) } ]
1.028
echo $derate
1.028
##########################################################################################################################
#
# DESIGN IMPORT
#
##########################################################################################################################
analyze -library WORK -format sverilog ${RTL_FILES}
Running PRESTO HDLC
Compiling source file ./input/muxadd.sv
Warning:  ./input/muxadd.sv:10: Unsupported system task '$info' will be ignored for synthesis. (VER-274)
Warning:  ./input/muxadd.sv:20: Unsupported system task '$info' will be ignored for synthesis. (VER-274)
Warning:  ./input/muxadd.sv:29: Unsupported system task '$info' will be ignored for synthesis. (VER-274)
Presto compilation completed successfully.
Loading db file '/research/cas/public/DT2_2023/lib/logic_lib/saed32hvt_tt1p05v25c.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/dw_foundation.sldb'
1
elaborate $DESIGN_NAME -library WORK
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/gtech.db'
Loading db file '/sw/rhel7/synopsys/syn/T-2022.03-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (muxadd)
Elaborated 1 design.
Current design is now 'muxadd'.
1
current_design ${DESIGN_NAME}
Current design is 'muxadd'.
{muxadd}
if { [ file exists input/constraints.sdc] } {
    read_sdc input/constraints.sdc
}

Reading SDC version 2.1...
1
if { [ file exists input/constraints.tcl] } {
    source input/constraints.tcl
}
##########################################################################################################################
#
# OPTIMIZATION
#
##########################################################################################################################
set_timing_derate -max -late $derate
1
if { [info exists DC_COMPILE_COMMAND] } {
    eval "$DC_COMPILE_COMMAND"
} else {
    compile_ultra
}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 6                                      |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 2                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'muxadd'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      83.6      0.35       1.3       0.0                          
    0:00:01      83.6      0.35       1.3       0.0                          
    0:00:01      83.6      0.35       1.3       0.0                          
    0:00:01      83.6      0.35       1.3       0.0                          
    0:00:01      83.6      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      78.5      0.35       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
    0:00:01      82.3      0.34       1.3       0.0                          
Loading db file '/research/cas/public/DT2_2023/lib/logic_lib/saed32hvt_tt1p05v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##########################################################################################################################
#
# WRITE OUT RESULTS
#
##########################################################################################################################
report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : muxadd
Version: T-2022.03-SP5-1
Date   : Sun Jul 28 19:35:44 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32hvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: sel_in (input port)
  Endpoint: sum_out[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  muxadd             ForQA                 saed32hvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  sel_in (in)                              0.00       0.00 f
  U19/Y (MUX21X2_HVT)                      0.14       0.14 r
  U20/Y (OR2X1_HVT)                        0.09       0.23 r
  U26/Y (OAI21X2_HVT)                      0.11       0.34 f
  U34/Y (OAI222X1_HVT)                     0.10       0.44 r
  sum_out[3] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  max_delay                                0.10       0.10
  output external delay                    0.00       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


1
report_area -designware > reports/${DESIGN_NAME}.gatelevel.area.txt
report_timing > reports/${DESIGN_NAME}.gatelevel.timing.txt
report_qor > reports/${DESIGN_NAME}.gatelevel.qor.txt
read_saif -auto_map_names -input output/${DESIGN_NAME}.saif -instance_name ${DESIGN_NAME}_tb/DUT -verbose
Loading db file '/research/cas/public/DT2_2023/lib/logic_lib/saed32hvt_tt1p05v25c.db'
1
report_power > reports/${DESIGN_NAME}.gatelevel.power.txt
report_reference  -hierarchy > reports/${DESIGN_NAME}.gatelevel.reference.txt
change_names -rules verilog -hierarchy
1
write -hierarchy -format verilog -output output/${DESIGN_NAME}_gatelevel.v
Writing verilog file '/study/2023/521404A/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir/output/muxadd_gatelevel.v'.
1
write_sdf -version 2.1 output/${DESIGN_NAME}_gatelevel.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/study/2023/521404A/nsreegit22/DT2_2023/labs/lab3_muxadd/workdir/output/muxadd_gatelevel.sdf'. (WT-3)
1
reset_timing_derate
1
write_sdc -version 1.7 output/${DESIGN_NAME}_gatelevel.sdc
1
saif_map -write_map output/${DESIGN_NAME}_rtl.saifmap
Information: Writing SAIF name mapping information to file 'output/muxadd_rtl.saifmap'. (PWR-635)
1
gui_start
Current design is 'muxadd'.
4.1.1
gui_create_schematic
Current design is 'muxadd'.
Schematic.1
Schematic.1
