{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 15:12:22 2011 " "Info: Processing started: Mon May 30 15:12:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mult_contador -c Mult_contador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mult_contador -c Mult_contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult_contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult_contador-arq_Mult_contador " "Info: Found design unit 1: Mult_contador-arq_Mult_contador" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mult_contador " "Info: Found entity 1: Mult_contador" {  } { { "Mult_contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arq_contador " "Info: Found design unit 1: contador-arq_contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Divider " "Info: Found design unit 1: Divider-Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/seg7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mult_contador " "Info: Elaborating entity \"Mult_contador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:div_clk " "Info: Elaborating entity \"Divider\" for hierarchy \"Divider:div_clk\"" {  } { { "Mult_contador.vhd" "div_clk" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divider.vhd(35) " "Warning (10492): VHDL Process Statement warning at divider.vhd(35): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/divider.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador1 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:contador1\"" {  } { { "Mult_contador.vhd" "contador1" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(22) " "Warning (10492): VHDL Process Statement warning at contador.vhd(22): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0 contador.vhd(19) " "Warning (10631): VHDL Process Statement warning at contador.vhd(19): inferring latch(es) for signal or variable \"q0\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(36) " "Warning (10492): VHDL Process Statement warning at contador.vhd(36): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 contador.vhd(33) " "Warning (10631): VHDL Process Statement warning at contador.vhd(33): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(50) " "Warning (10492): VHDL Process Statement warning at contador.vhd(50): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q2 contador.vhd(47) " "Warning (10631): VHDL Process Statement warning at contador.vhd(47): inferring latch(es) for signal or variable \"q2\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel contador.vhd(64) " "Warning (10492): VHDL Process Statement warning at contador.vhd(64): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q3 contador.vhd(61) " "Warning (10631): VHDL Process Statement warning at contador.vhd(61): inferring latch(es) for signal or variable \"q3\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[0\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[1\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] contador.vhd(61) " "Info (10041): Inferred latch for \"q3\[2\]\" at contador.vhd(61)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[0\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[1\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] contador.vhd(47) " "Info (10041): Inferred latch for \"q2\[2\]\" at contador.vhd(47)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[0\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[1\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] contador.vhd(33) " "Info (10041): Inferred latch for \"q1\[2\]\" at contador.vhd(33)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[0\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[0\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[1\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[1\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q0\[2\] contador.vhd(19) " "Info (10041): Inferred latch for \"q0\[2\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/contador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:conversor " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:conversor\"" {  } { { "Mult_contador.vhd" "conversor" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Mult_contador/Mult_contador.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Info: Implemented 101 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 15:12:25 2011 " "Info: Processing ended: Mon May 30 15:12:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
