{
  "module_name": "uncore-memory.json",
  "hash_id": "c61108e7b9a742b5269b5efc367f06085c1180a6bce49a169b80e2536e88bfd6",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/alderlaken/uncore-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts every 64B read  request entering the Memory Controller 0 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every 64B read request entering the Memory Controller 0 to DRAM (sum of all channels).\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every 64B write request entering the Memory Controller 0 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every 64B read request entering the Memory Controller 1 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every 64B read entering the Memory Controller 1 to DRAM (sum of all channels).\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"Counts every 64B write request entering the Memory Controller 1 to DRAM (sum of all channels). Each write request counts as a new request incrementing this counter. However, same cache line write requests (both full and partial) are combined to a single 64 byte data transfer to DRAM.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"ACT command for a read request sent to DRAM\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M_ACT_COUNT_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"ACT command sent to DRAM\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_M_ACT_COUNT_TOTAL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"ACT command for a write request sent to DRAM\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M_ACT_COUNT_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read CAS command sent to DRAM\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M_CAS_COUNT_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write CAS command sent to DRAM\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M_CAS_COUNT_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of clocks\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_M_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming read request page status is Page Empty\",\n        \"EventCode\": \"0x1D\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_EMPTY_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming write request page status is Page Empty\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_EMPTY_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming read request page status is Page Hit\",\n        \"EventCode\": \"0x1C\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_HIT_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming write request page status is Page Hit\",\n        \"EventCode\": \"0x1F\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_HIT_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming read request page status is Page Miss\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_MISS_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"incoming write request page status is Page Miss\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M_DRAM_PAGE_MISS_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Any Rank at Hot state\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M_DRAM_THERMAL_HOT\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Any Rank at Warm state\",\n        \"EventCode\": \"0x1A\",\n        \"EventName\": \"UNC_M_DRAM_THERMAL_WARM\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Incoming read prefetch request from IA.\",\n        \"EventCode\": \"0x0A\",\n        \"EventName\": \"UNC_M_PREFETCH_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"PRE command sent to DRAM due to page table idle timer expiration\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M_PRE_COUNT_IDLE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"PRE command sent to DRAM for a read/write request\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M_PRE_COUNT_PAGE_MISS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Incoming VC0 read request\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_VC0_REQUESTS_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Incoming VC0 write request\",\n        \"EventCode\": \"0x03\",\n        \"EventName\": \"UNC_M_VC0_REQUESTS_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Incoming VC1 read request\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_VC1_REQUESTS_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Incoming VC1 write request\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"UNC_M_VC1_REQUESTS_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}