// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        col_sums_address0,
        col_sums_ce0,
        col_sums_q0,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_q0,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_q0,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_q0,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_q0,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_q0,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_q0,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_q0,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_q0,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_q0,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_q0,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_q0,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_q0,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_q0,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_q0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_q0,
        col_sums_16_address0,
        col_sums_16_ce0,
        col_sums_16_q0,
        col_sums_17_address0,
        col_sums_17_ce0,
        col_sums_17_q0,
        col_sums_18_address0,
        col_sums_18_ce0,
        col_sums_18_q0,
        col_sums_19_address0,
        col_sums_19_ce0,
        col_sums_19_q0,
        col_sums_20_address0,
        col_sums_20_ce0,
        col_sums_20_q0,
        col_sums_21_address0,
        col_sums_21_ce0,
        col_sums_21_q0,
        col_sums_22_address0,
        col_sums_22_ce0,
        col_sums_22_q0,
        col_sums_23_address0,
        col_sums_23_ce0,
        col_sums_23_q0,
        col_sums_24_address0,
        col_sums_24_ce0,
        col_sums_24_q0,
        col_sums_25_address0,
        col_sums_25_ce0,
        col_sums_25_q0,
        col_sums_26_address0,
        col_sums_26_ce0,
        col_sums_26_q0,
        col_sums_27_address0,
        col_sums_27_ce0,
        col_sums_27_q0,
        col_sums_28_address0,
        col_sums_28_ce0,
        col_sums_28_q0,
        col_sums_29_address0,
        col_sums_29_ce0,
        col_sums_29_q0,
        col_sums_30_address0,
        col_sums_30_ce0,
        col_sums_30_q0,
        col_sums_31_address0,
        col_sums_31_ce0,
        col_sums_31_q0,
        sext_ln225,
        A_internal_address0,
        A_internal_ce0,
        A_internal_q0,
        A_internal_1_address0,
        A_internal_1_ce0,
        A_internal_1_q0,
        A_internal_2_address0,
        A_internal_2_ce0,
        A_internal_2_q0,
        A_internal_3_address0,
        A_internal_3_ce0,
        A_internal_3_q0,
        A_internal_4_address0,
        A_internal_4_ce0,
        A_internal_4_q0,
        A_internal_5_address0,
        A_internal_5_ce0,
        A_internal_5_q0,
        A_internal_6_address0,
        A_internal_6_ce0,
        A_internal_6_q0,
        A_internal_7_address0,
        A_internal_7_ce0,
        A_internal_7_q0,
        A_internal_8_address0,
        A_internal_8_ce0,
        A_internal_8_q0,
        A_internal_9_address0,
        A_internal_9_ce0,
        A_internal_9_q0,
        A_internal_10_address0,
        A_internal_10_ce0,
        A_internal_10_q0,
        A_internal_11_address0,
        A_internal_11_ce0,
        A_internal_11_q0,
        A_internal_12_address0,
        A_internal_12_ce0,
        A_internal_12_q0,
        A_internal_13_address0,
        A_internal_13_ce0,
        A_internal_13_q0,
        A_internal_14_address0,
        A_internal_14_ce0,
        A_internal_14_q0,
        A_internal_15_address0,
        A_internal_15_ce0,
        A_internal_15_q0,
        A_internal_16_address0,
        A_internal_16_ce0,
        A_internal_16_q0,
        A_internal_17_address0,
        A_internal_17_ce0,
        A_internal_17_q0,
        A_internal_18_address0,
        A_internal_18_ce0,
        A_internal_18_q0,
        A_internal_19_address0,
        A_internal_19_ce0,
        A_internal_19_q0,
        A_internal_20_address0,
        A_internal_20_ce0,
        A_internal_20_q0,
        A_internal_21_address0,
        A_internal_21_ce0,
        A_internal_21_q0,
        A_internal_22_address0,
        A_internal_22_ce0,
        A_internal_22_q0,
        A_internal_23_address0,
        A_internal_23_ce0,
        A_internal_23_q0,
        A_internal_24_address0,
        A_internal_24_ce0,
        A_internal_24_q0,
        A_internal_25_address0,
        A_internal_25_ce0,
        A_internal_25_q0,
        A_internal_26_address0,
        A_internal_26_ce0,
        A_internal_26_q0,
        A_internal_27_address0,
        A_internal_27_ce0,
        A_internal_27_q0,
        A_internal_28_address0,
        A_internal_28_ce0,
        A_internal_28_q0,
        A_internal_29_address0,
        A_internal_29_ce0,
        A_internal_29_q0,
        A_internal_30_address0,
        A_internal_30_ce0,
        A_internal_30_q0,
        A_internal_31_address0,
        A_internal_31_ce0,
        A_internal_31_q0,
        A_internal_32_address0,
        A_internal_32_ce0,
        A_internal_32_q0,
        A_internal_33_address0,
        A_internal_33_ce0,
        A_internal_33_q0,
        A_internal_34_address0,
        A_internal_34_ce0,
        A_internal_34_q0,
        A_internal_35_address0,
        A_internal_35_ce0,
        A_internal_35_q0,
        A_internal_36_address0,
        A_internal_36_ce0,
        A_internal_36_q0,
        A_internal_37_address0,
        A_internal_37_ce0,
        A_internal_37_q0,
        A_internal_38_address0,
        A_internal_38_ce0,
        A_internal_38_q0,
        A_internal_39_address0,
        A_internal_39_ce0,
        A_internal_39_q0,
        A_internal_40_address0,
        A_internal_40_ce0,
        A_internal_40_q0,
        A_internal_41_address0,
        A_internal_41_ce0,
        A_internal_41_q0,
        A_internal_42_address0,
        A_internal_42_ce0,
        A_internal_42_q0,
        A_internal_43_address0,
        A_internal_43_ce0,
        A_internal_43_q0,
        A_internal_44_address0,
        A_internal_44_ce0,
        A_internal_44_q0,
        A_internal_45_address0,
        A_internal_45_ce0,
        A_internal_45_q0,
        A_internal_46_address0,
        A_internal_46_ce0,
        A_internal_46_q0,
        A_internal_47_address0,
        A_internal_47_ce0,
        A_internal_47_q0,
        A_internal_48_address0,
        A_internal_48_ce0,
        A_internal_48_q0,
        A_internal_49_address0,
        A_internal_49_ce0,
        A_internal_49_q0,
        A_internal_50_address0,
        A_internal_50_ce0,
        A_internal_50_q0,
        A_internal_51_address0,
        A_internal_51_ce0,
        A_internal_51_q0,
        A_internal_52_address0,
        A_internal_52_ce0,
        A_internal_52_q0,
        A_internal_53_address0,
        A_internal_53_ce0,
        A_internal_53_q0,
        A_internal_54_address0,
        A_internal_54_ce0,
        A_internal_54_q0,
        A_internal_55_address0,
        A_internal_55_ce0,
        A_internal_55_q0,
        A_internal_56_address0,
        A_internal_56_ce0,
        A_internal_56_q0,
        A_internal_57_address0,
        A_internal_57_ce0,
        A_internal_57_q0,
        A_internal_58_address0,
        A_internal_58_ce0,
        A_internal_58_q0,
        A_internal_59_address0,
        A_internal_59_ce0,
        A_internal_59_q0,
        A_internal_60_address0,
        A_internal_60_ce0,
        A_internal_60_q0,
        A_internal_61_address0,
        A_internal_61_ce0,
        A_internal_61_q0,
        A_internal_62_address0,
        A_internal_62_ce0,
        A_internal_62_q0,
        A_internal_63_address0,
        A_internal_63_ce0,
        A_internal_63_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
output  [0:0] col_sums_address0;
output   col_sums_ce0;
input  [23:0] col_sums_q0;
output  [0:0] col_sums_1_address0;
output   col_sums_1_ce0;
input  [23:0] col_sums_1_q0;
output  [0:0] col_sums_2_address0;
output   col_sums_2_ce0;
input  [23:0] col_sums_2_q0;
output  [0:0] col_sums_3_address0;
output   col_sums_3_ce0;
input  [23:0] col_sums_3_q0;
output  [0:0] col_sums_4_address0;
output   col_sums_4_ce0;
input  [23:0] col_sums_4_q0;
output  [0:0] col_sums_5_address0;
output   col_sums_5_ce0;
input  [23:0] col_sums_5_q0;
output  [0:0] col_sums_6_address0;
output   col_sums_6_ce0;
input  [23:0] col_sums_6_q0;
output  [0:0] col_sums_7_address0;
output   col_sums_7_ce0;
input  [23:0] col_sums_7_q0;
output  [0:0] col_sums_8_address0;
output   col_sums_8_ce0;
input  [23:0] col_sums_8_q0;
output  [0:0] col_sums_9_address0;
output   col_sums_9_ce0;
input  [23:0] col_sums_9_q0;
output  [0:0] col_sums_10_address0;
output   col_sums_10_ce0;
input  [23:0] col_sums_10_q0;
output  [0:0] col_sums_11_address0;
output   col_sums_11_ce0;
input  [23:0] col_sums_11_q0;
output  [0:0] col_sums_12_address0;
output   col_sums_12_ce0;
input  [23:0] col_sums_12_q0;
output  [0:0] col_sums_13_address0;
output   col_sums_13_ce0;
input  [23:0] col_sums_13_q0;
output  [0:0] col_sums_14_address0;
output   col_sums_14_ce0;
input  [23:0] col_sums_14_q0;
output  [0:0] col_sums_15_address0;
output   col_sums_15_ce0;
input  [23:0] col_sums_15_q0;
output  [0:0] col_sums_16_address0;
output   col_sums_16_ce0;
input  [23:0] col_sums_16_q0;
output  [0:0] col_sums_17_address0;
output   col_sums_17_ce0;
input  [23:0] col_sums_17_q0;
output  [0:0] col_sums_18_address0;
output   col_sums_18_ce0;
input  [23:0] col_sums_18_q0;
output  [0:0] col_sums_19_address0;
output   col_sums_19_ce0;
input  [23:0] col_sums_19_q0;
output  [0:0] col_sums_20_address0;
output   col_sums_20_ce0;
input  [23:0] col_sums_20_q0;
output  [0:0] col_sums_21_address0;
output   col_sums_21_ce0;
input  [23:0] col_sums_21_q0;
output  [0:0] col_sums_22_address0;
output   col_sums_22_ce0;
input  [23:0] col_sums_22_q0;
output  [0:0] col_sums_23_address0;
output   col_sums_23_ce0;
input  [23:0] col_sums_23_q0;
output  [0:0] col_sums_24_address0;
output   col_sums_24_ce0;
input  [23:0] col_sums_24_q0;
output  [0:0] col_sums_25_address0;
output   col_sums_25_ce0;
input  [23:0] col_sums_25_q0;
output  [0:0] col_sums_26_address0;
output   col_sums_26_ce0;
input  [23:0] col_sums_26_q0;
output  [0:0] col_sums_27_address0;
output   col_sums_27_ce0;
input  [23:0] col_sums_27_q0;
output  [0:0] col_sums_28_address0;
output   col_sums_28_ce0;
input  [23:0] col_sums_28_q0;
output  [0:0] col_sums_29_address0;
output   col_sums_29_ce0;
input  [23:0] col_sums_29_q0;
output  [0:0] col_sums_30_address0;
output   col_sums_30_ce0;
input  [23:0] col_sums_30_q0;
output  [0:0] col_sums_31_address0;
output   col_sums_31_ce0;
input  [23:0] col_sums_31_q0;
input  [61:0] sext_ln225;
output  [7:0] A_internal_address0;
output   A_internal_ce0;
input  [23:0] A_internal_q0;
output  [7:0] A_internal_1_address0;
output   A_internal_1_ce0;
input  [23:0] A_internal_1_q0;
output  [7:0] A_internal_2_address0;
output   A_internal_2_ce0;
input  [23:0] A_internal_2_q0;
output  [7:0] A_internal_3_address0;
output   A_internal_3_ce0;
input  [23:0] A_internal_3_q0;
output  [7:0] A_internal_4_address0;
output   A_internal_4_ce0;
input  [23:0] A_internal_4_q0;
output  [7:0] A_internal_5_address0;
output   A_internal_5_ce0;
input  [23:0] A_internal_5_q0;
output  [7:0] A_internal_6_address0;
output   A_internal_6_ce0;
input  [23:0] A_internal_6_q0;
output  [7:0] A_internal_7_address0;
output   A_internal_7_ce0;
input  [23:0] A_internal_7_q0;
output  [7:0] A_internal_8_address0;
output   A_internal_8_ce0;
input  [23:0] A_internal_8_q0;
output  [7:0] A_internal_9_address0;
output   A_internal_9_ce0;
input  [23:0] A_internal_9_q0;
output  [7:0] A_internal_10_address0;
output   A_internal_10_ce0;
input  [23:0] A_internal_10_q0;
output  [7:0] A_internal_11_address0;
output   A_internal_11_ce0;
input  [23:0] A_internal_11_q0;
output  [7:0] A_internal_12_address0;
output   A_internal_12_ce0;
input  [23:0] A_internal_12_q0;
output  [7:0] A_internal_13_address0;
output   A_internal_13_ce0;
input  [23:0] A_internal_13_q0;
output  [7:0] A_internal_14_address0;
output   A_internal_14_ce0;
input  [23:0] A_internal_14_q0;
output  [7:0] A_internal_15_address0;
output   A_internal_15_ce0;
input  [23:0] A_internal_15_q0;
output  [7:0] A_internal_16_address0;
output   A_internal_16_ce0;
input  [23:0] A_internal_16_q0;
output  [7:0] A_internal_17_address0;
output   A_internal_17_ce0;
input  [23:0] A_internal_17_q0;
output  [7:0] A_internal_18_address0;
output   A_internal_18_ce0;
input  [23:0] A_internal_18_q0;
output  [7:0] A_internal_19_address0;
output   A_internal_19_ce0;
input  [23:0] A_internal_19_q0;
output  [7:0] A_internal_20_address0;
output   A_internal_20_ce0;
input  [23:0] A_internal_20_q0;
output  [7:0] A_internal_21_address0;
output   A_internal_21_ce0;
input  [23:0] A_internal_21_q0;
output  [7:0] A_internal_22_address0;
output   A_internal_22_ce0;
input  [23:0] A_internal_22_q0;
output  [7:0] A_internal_23_address0;
output   A_internal_23_ce0;
input  [23:0] A_internal_23_q0;
output  [7:0] A_internal_24_address0;
output   A_internal_24_ce0;
input  [23:0] A_internal_24_q0;
output  [7:0] A_internal_25_address0;
output   A_internal_25_ce0;
input  [23:0] A_internal_25_q0;
output  [7:0] A_internal_26_address0;
output   A_internal_26_ce0;
input  [23:0] A_internal_26_q0;
output  [7:0] A_internal_27_address0;
output   A_internal_27_ce0;
input  [23:0] A_internal_27_q0;
output  [7:0] A_internal_28_address0;
output   A_internal_28_ce0;
input  [23:0] A_internal_28_q0;
output  [7:0] A_internal_29_address0;
output   A_internal_29_ce0;
input  [23:0] A_internal_29_q0;
output  [7:0] A_internal_30_address0;
output   A_internal_30_ce0;
input  [23:0] A_internal_30_q0;
output  [7:0] A_internal_31_address0;
output   A_internal_31_ce0;
input  [23:0] A_internal_31_q0;
output  [7:0] A_internal_32_address0;
output   A_internal_32_ce0;
input  [23:0] A_internal_32_q0;
output  [7:0] A_internal_33_address0;
output   A_internal_33_ce0;
input  [23:0] A_internal_33_q0;
output  [7:0] A_internal_34_address0;
output   A_internal_34_ce0;
input  [23:0] A_internal_34_q0;
output  [7:0] A_internal_35_address0;
output   A_internal_35_ce0;
input  [23:0] A_internal_35_q0;
output  [7:0] A_internal_36_address0;
output   A_internal_36_ce0;
input  [23:0] A_internal_36_q0;
output  [7:0] A_internal_37_address0;
output   A_internal_37_ce0;
input  [23:0] A_internal_37_q0;
output  [7:0] A_internal_38_address0;
output   A_internal_38_ce0;
input  [23:0] A_internal_38_q0;
output  [7:0] A_internal_39_address0;
output   A_internal_39_ce0;
input  [23:0] A_internal_39_q0;
output  [7:0] A_internal_40_address0;
output   A_internal_40_ce0;
input  [23:0] A_internal_40_q0;
output  [7:0] A_internal_41_address0;
output   A_internal_41_ce0;
input  [23:0] A_internal_41_q0;
output  [7:0] A_internal_42_address0;
output   A_internal_42_ce0;
input  [23:0] A_internal_42_q0;
output  [7:0] A_internal_43_address0;
output   A_internal_43_ce0;
input  [23:0] A_internal_43_q0;
output  [7:0] A_internal_44_address0;
output   A_internal_44_ce0;
input  [23:0] A_internal_44_q0;
output  [7:0] A_internal_45_address0;
output   A_internal_45_ce0;
input  [23:0] A_internal_45_q0;
output  [7:0] A_internal_46_address0;
output   A_internal_46_ce0;
input  [23:0] A_internal_46_q0;
output  [7:0] A_internal_47_address0;
output   A_internal_47_ce0;
input  [23:0] A_internal_47_q0;
output  [7:0] A_internal_48_address0;
output   A_internal_48_ce0;
input  [23:0] A_internal_48_q0;
output  [7:0] A_internal_49_address0;
output   A_internal_49_ce0;
input  [23:0] A_internal_49_q0;
output  [7:0] A_internal_50_address0;
output   A_internal_50_ce0;
input  [23:0] A_internal_50_q0;
output  [7:0] A_internal_51_address0;
output   A_internal_51_ce0;
input  [23:0] A_internal_51_q0;
output  [7:0] A_internal_52_address0;
output   A_internal_52_ce0;
input  [23:0] A_internal_52_q0;
output  [7:0] A_internal_53_address0;
output   A_internal_53_ce0;
input  [23:0] A_internal_53_q0;
output  [7:0] A_internal_54_address0;
output   A_internal_54_ce0;
input  [23:0] A_internal_54_q0;
output  [7:0] A_internal_55_address0;
output   A_internal_55_ce0;
input  [23:0] A_internal_55_q0;
output  [7:0] A_internal_56_address0;
output   A_internal_56_ce0;
input  [23:0] A_internal_56_q0;
output  [7:0] A_internal_57_address0;
output   A_internal_57_ce0;
input  [23:0] A_internal_57_q0;
output  [7:0] A_internal_58_address0;
output   A_internal_58_ce0;
input  [23:0] A_internal_58_q0;
output  [7:0] A_internal_59_address0;
output   A_internal_59_ce0;
input  [23:0] A_internal_59_q0;
output  [7:0] A_internal_60_address0;
output   A_internal_60_ce0;
input  [23:0] A_internal_60_q0;
output  [7:0] A_internal_61_address0;
output   A_internal_61_ce0;
input  [23:0] A_internal_61_q0;
output  [7:0] A_internal_62_address0;
output   A_internal_62_ce0;
input  [23:0] A_internal_62_q0;
output  [7:0] A_internal_63_address0;
output   A_internal_63_ce0;
input  [23:0] A_internal_63_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln225_fu_2058_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] select_ln225_fu_2082_p3;
reg   [6:0] select_ln225_reg_3879;
wire   [0:0] first_iter_0_fu_2104_p2;
reg   [0:0] first_iter_0_reg_3885;
wire   [5:0] trunc_ln226_1_fu_2566_p1;
reg   [5:0] trunc_ln226_1_reg_4369;
wire   [16:0] scale_fu_2761_p3;
reg  signed [16:0] scale_reg_4374;
wire   [23:0] select_ln231_3_fu_3447_p3;
reg   [23:0] select_ln231_3_reg_4379;
wire   [63:0] zext_ln225_fu_2110_p1;
wire   [63:0] zext_ln226_fu_2186_p1;
wire    ap_block_pp0_stage0_01001;
reg   [6:0] j_fu_506;
wire   [6:0] add_ln226_fu_2222_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_510;
wire   [8:0] select_ln225_1_fu_2096_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten_fu_514;
wire   [14:0] add_ln225_fu_2064_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [23:0] A_internal_63_load1_fu_518;
reg   [23:0] A_internal_62_load3_fu_522;
reg   [23:0] A_internal_61_load5_fu_526;
reg   [23:0] A_internal_60_load7_fu_530;
reg   [23:0] A_internal_59_load9_fu_534;
reg   [23:0] A_internal_58_load11_fu_538;
reg   [23:0] A_internal_57_load13_fu_542;
reg   [23:0] A_internal_56_load15_fu_546;
reg   [23:0] A_internal_55_load17_fu_550;
reg   [23:0] A_internal_54_load19_fu_554;
reg   [23:0] A_internal_53_load21_fu_558;
reg   [23:0] A_internal_52_load23_fu_562;
reg   [23:0] A_internal_51_load25_fu_566;
reg   [23:0] A_internal_50_load27_fu_570;
reg   [23:0] A_internal_49_load29_fu_574;
reg   [23:0] A_internal_48_load31_fu_578;
reg   [23:0] A_internal_47_load33_fu_582;
reg   [23:0] A_internal_46_load35_fu_586;
reg   [23:0] A_internal_45_load37_fu_590;
reg   [23:0] A_internal_44_load39_fu_594;
reg   [23:0] A_internal_43_load41_fu_598;
reg   [23:0] A_internal_42_load43_fu_602;
reg   [23:0] A_internal_41_load45_fu_606;
reg   [23:0] A_internal_40_load47_fu_610;
reg   [23:0] A_internal_39_load49_fu_614;
reg   [23:0] A_internal_38_load51_fu_618;
reg   [23:0] A_internal_37_load53_fu_622;
reg   [23:0] A_internal_36_load55_fu_626;
reg   [23:0] A_internal_35_load57_fu_630;
reg   [23:0] A_internal_34_load59_fu_634;
reg   [23:0] A_internal_33_load61_fu_638;
reg   [23:0] A_internal_32_load63_fu_642;
reg   [23:0] A_internal_31_load65_fu_646;
reg   [23:0] A_internal_30_load67_fu_650;
reg   [23:0] A_internal_29_load69_fu_654;
reg   [23:0] A_internal_28_load71_fu_658;
reg   [23:0] A_internal_27_load73_fu_662;
reg   [23:0] A_internal_26_load75_fu_666;
reg   [23:0] A_internal_25_load77_fu_670;
reg   [23:0] A_internal_24_load79_fu_674;
reg   [23:0] A_internal_23_load81_fu_678;
reg   [23:0] A_internal_22_load83_fu_682;
reg   [23:0] A_internal_21_load85_fu_686;
reg   [23:0] A_internal_20_load87_fu_690;
reg   [23:0] A_internal_19_load89_fu_694;
reg   [23:0] A_internal_18_load91_fu_698;
reg   [23:0] A_internal_17_load93_fu_702;
reg   [23:0] A_internal_16_load95_fu_706;
reg   [23:0] A_internal_15_load97_fu_710;
reg   [23:0] A_internal_14_load99_fu_714;
reg   [23:0] A_internal_13_load101_fu_718;
reg   [23:0] A_internal_12_load103_fu_722;
reg   [23:0] A_internal_11_load105_fu_726;
reg   [23:0] A_internal_10_load107_fu_730;
reg   [23:0] A_internal_9_load109_fu_734;
reg   [23:0] A_internal_8_load111_fu_738;
reg   [23:0] A_internal_7_load113_fu_742;
reg   [23:0] A_internal_6_load115_fu_746;
reg   [23:0] A_internal_5_load117_fu_750;
reg   [23:0] A_internal_4_load119_fu_754;
reg   [23:0] A_internal_3_load121_fu_758;
reg   [23:0] A_internal_2_load123_fu_762;
reg   [23:0] A_internal_1_load125_fu_766;
reg   [23:0] A_internal_load127_fu_770;
reg    A_internal_ce0_local;
reg    A_internal_1_ce0_local;
reg    A_internal_2_ce0_local;
reg    A_internal_3_ce0_local;
reg    A_internal_4_ce0_local;
reg    A_internal_5_ce0_local;
reg    A_internal_6_ce0_local;
reg    A_internal_7_ce0_local;
reg    A_internal_8_ce0_local;
reg    A_internal_9_ce0_local;
reg    A_internal_10_ce0_local;
reg    A_internal_11_ce0_local;
reg    A_internal_12_ce0_local;
reg    A_internal_13_ce0_local;
reg    A_internal_14_ce0_local;
reg    A_internal_15_ce0_local;
reg    A_internal_16_ce0_local;
reg    A_internal_17_ce0_local;
reg    A_internal_18_ce0_local;
reg    A_internal_19_ce0_local;
reg    A_internal_20_ce0_local;
reg    A_internal_21_ce0_local;
reg    A_internal_22_ce0_local;
reg    A_internal_23_ce0_local;
reg    A_internal_24_ce0_local;
reg    A_internal_25_ce0_local;
reg    A_internal_26_ce0_local;
reg    A_internal_27_ce0_local;
reg    A_internal_28_ce0_local;
reg    A_internal_29_ce0_local;
reg    A_internal_30_ce0_local;
reg    A_internal_31_ce0_local;
reg    A_internal_32_ce0_local;
reg    A_internal_33_ce0_local;
reg    A_internal_34_ce0_local;
reg    A_internal_35_ce0_local;
reg    A_internal_36_ce0_local;
reg    A_internal_37_ce0_local;
reg    A_internal_38_ce0_local;
reg    A_internal_39_ce0_local;
reg    A_internal_40_ce0_local;
reg    A_internal_41_ce0_local;
reg    A_internal_42_ce0_local;
reg    A_internal_43_ce0_local;
reg    A_internal_44_ce0_local;
reg    A_internal_45_ce0_local;
reg    A_internal_46_ce0_local;
reg    A_internal_47_ce0_local;
reg    A_internal_48_ce0_local;
reg    A_internal_49_ce0_local;
reg    A_internal_50_ce0_local;
reg    A_internal_51_ce0_local;
reg    A_internal_52_ce0_local;
reg    A_internal_53_ce0_local;
reg    A_internal_54_ce0_local;
reg    A_internal_55_ce0_local;
reg    A_internal_56_ce0_local;
reg    A_internal_57_ce0_local;
reg    A_internal_58_ce0_local;
reg    A_internal_59_ce0_local;
reg    A_internal_60_ce0_local;
reg    A_internal_61_ce0_local;
reg    A_internal_62_ce0_local;
reg    A_internal_63_ce0_local;
reg    col_sums_ce0_local;
reg    col_sums_1_ce0_local;
reg    col_sums_2_ce0_local;
reg    col_sums_3_ce0_local;
reg    col_sums_4_ce0_local;
reg    col_sums_5_ce0_local;
reg    col_sums_6_ce0_local;
reg    col_sums_7_ce0_local;
reg    col_sums_8_ce0_local;
reg    col_sums_9_ce0_local;
reg    col_sums_10_ce0_local;
reg    col_sums_11_ce0_local;
reg    col_sums_12_ce0_local;
reg    col_sums_13_ce0_local;
reg    col_sums_14_ce0_local;
reg    col_sums_15_ce0_local;
reg    col_sums_16_ce0_local;
reg    col_sums_17_ce0_local;
reg    col_sums_18_ce0_local;
reg    col_sums_19_ce0_local;
reg    col_sums_20_ce0_local;
reg    col_sums_21_ce0_local;
reg    col_sums_22_ce0_local;
reg    col_sums_23_ce0_local;
reg    col_sums_24_ce0_local;
reg    col_sums_25_ce0_local;
reg    col_sums_26_ce0_local;
reg    col_sums_27_ce0_local;
reg    col_sums_28_ce0_local;
reg    col_sums_29_ce0_local;
reg    col_sums_30_ce0_local;
reg    col_sums_31_ce0_local;
wire   [0:0] icmp_ln226_fu_2076_p2;
wire   [8:0] add_ln225_1_fu_2090_p2;
wire   [0:0] tmp_fu_2178_p3;
wire   [23:0] tmp_s_fu_2569_p65;
wire   [4:0] tmp_s_fu_2569_p66;
wire   [23:0] tmp_s_fu_2569_p67;
wire   [37:0] shl_ln1_fu_2705_p3;
wire   [37:0] sub_ln230_fu_2721_p2;
wire   [15:0] tmp_2_fu_2727_p4;
wire   [16:0] zext_ln230_fu_2737_p1;
wire   [15:0] tmp_3_fu_2747_p4;
wire   [0:0] tmp_1_fu_2713_p3;
wire   [16:0] sub_ln230_1_fu_2741_p2;
wire   [16:0] zext_ln230_1_fu_2757_p1;
wire   [23:0] tmp_4_fu_2961_p129;
wire  signed [23:0] tmp_4_fu_2961_p131;
wire  signed [40:0] mul_ln231_fu_3231_p2;
wire  signed [47:0] sext_ln231_2_fu_3237_p1;
wire   [0:0] tmp_6_fu_3259_p3;
wire   [23:0] trunc_ln5_fu_3249_p4;
wire   [23:0] zext_ln231_fu_3275_p1;
wire   [23:0] add_ln231_fu_3279_p2;
wire   [0:0] tmp_8_fu_3285_p3;
wire   [0:0] tmp_7_fu_3267_p3;
wire   [0:0] xor_ln231_fu_3293_p2;
wire   [1:0] tmp_10_fu_3313_p4;
wire   [2:0] tmp_11_fu_3329_p4;
wire   [0:0] and_ln231_fu_3299_p2;
wire   [0:0] icmp_ln231_1_fu_3339_p2;
wire   [0:0] icmp_ln231_2_fu_3345_p2;
wire   [0:0] tmp_9_fu_3305_p3;
wire   [0:0] icmp_ln231_fu_3323_p2;
wire   [0:0] xor_ln231_1_fu_3359_p2;
wire   [0:0] and_ln231_1_fu_3365_p2;
wire   [0:0] select_ln231_fu_3351_p3;
wire   [0:0] xor_ln231_2_fu_3385_p2;
wire   [0:0] tmp_5_fu_3241_p3;
wire   [0:0] or_ln231_fu_3391_p2;
wire   [0:0] xor_ln231_3_fu_3397_p2;
wire   [0:0] select_ln231_1_fu_3371_p3;
wire   [0:0] and_ln231_2_fu_3379_p2;
wire   [0:0] and_ln231_4_fu_3409_p2;
wire   [0:0] or_ln231_2_fu_3415_p2;
wire   [0:0] xor_ln231_4_fu_3421_p2;
wire   [0:0] and_ln231_3_fu_3403_p2;
wire   [0:0] and_ln231_5_fu_3427_p2;
wire   [0:0] or_ln231_1_fu_3441_p2;
wire   [23:0] select_ln231_2_fu_3433_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_s_fu_2569_p1;
wire   [4:0] tmp_s_fu_2569_p3;
wire   [4:0] tmp_s_fu_2569_p5;
wire   [4:0] tmp_s_fu_2569_p7;
wire   [4:0] tmp_s_fu_2569_p9;
wire   [4:0] tmp_s_fu_2569_p11;
wire   [4:0] tmp_s_fu_2569_p13;
wire   [4:0] tmp_s_fu_2569_p15;
wire   [4:0] tmp_s_fu_2569_p17;
wire   [4:0] tmp_s_fu_2569_p19;
wire   [4:0] tmp_s_fu_2569_p21;
wire   [4:0] tmp_s_fu_2569_p23;
wire   [4:0] tmp_s_fu_2569_p25;
wire   [4:0] tmp_s_fu_2569_p27;
wire   [4:0] tmp_s_fu_2569_p29;
wire   [4:0] tmp_s_fu_2569_p31;
wire  signed [4:0] tmp_s_fu_2569_p33;
wire  signed [4:0] tmp_s_fu_2569_p35;
wire  signed [4:0] tmp_s_fu_2569_p37;
wire  signed [4:0] tmp_s_fu_2569_p39;
wire  signed [4:0] tmp_s_fu_2569_p41;
wire  signed [4:0] tmp_s_fu_2569_p43;
wire  signed [4:0] tmp_s_fu_2569_p45;
wire  signed [4:0] tmp_s_fu_2569_p47;
wire  signed [4:0] tmp_s_fu_2569_p49;
wire  signed [4:0] tmp_s_fu_2569_p51;
wire  signed [4:0] tmp_s_fu_2569_p53;
wire  signed [4:0] tmp_s_fu_2569_p55;
wire  signed [4:0] tmp_s_fu_2569_p57;
wire  signed [4:0] tmp_s_fu_2569_p59;
wire  signed [4:0] tmp_s_fu_2569_p61;
wire  signed [4:0] tmp_s_fu_2569_p63;
wire   [5:0] tmp_4_fu_2961_p1;
wire   [5:0] tmp_4_fu_2961_p3;
wire   [5:0] tmp_4_fu_2961_p5;
wire   [5:0] tmp_4_fu_2961_p7;
wire   [5:0] tmp_4_fu_2961_p9;
wire   [5:0] tmp_4_fu_2961_p11;
wire   [5:0] tmp_4_fu_2961_p13;
wire   [5:0] tmp_4_fu_2961_p15;
wire   [5:0] tmp_4_fu_2961_p17;
wire   [5:0] tmp_4_fu_2961_p19;
wire   [5:0] tmp_4_fu_2961_p21;
wire   [5:0] tmp_4_fu_2961_p23;
wire   [5:0] tmp_4_fu_2961_p25;
wire   [5:0] tmp_4_fu_2961_p27;
wire   [5:0] tmp_4_fu_2961_p29;
wire   [5:0] tmp_4_fu_2961_p31;
wire   [5:0] tmp_4_fu_2961_p33;
wire   [5:0] tmp_4_fu_2961_p35;
wire   [5:0] tmp_4_fu_2961_p37;
wire   [5:0] tmp_4_fu_2961_p39;
wire   [5:0] tmp_4_fu_2961_p41;
wire   [5:0] tmp_4_fu_2961_p43;
wire   [5:0] tmp_4_fu_2961_p45;
wire   [5:0] tmp_4_fu_2961_p47;
wire   [5:0] tmp_4_fu_2961_p49;
wire   [5:0] tmp_4_fu_2961_p51;
wire   [5:0] tmp_4_fu_2961_p53;
wire   [5:0] tmp_4_fu_2961_p55;
wire   [5:0] tmp_4_fu_2961_p57;
wire   [5:0] tmp_4_fu_2961_p59;
wire   [5:0] tmp_4_fu_2961_p61;
wire   [5:0] tmp_4_fu_2961_p63;
wire  signed [5:0] tmp_4_fu_2961_p65;
wire  signed [5:0] tmp_4_fu_2961_p67;
wire  signed [5:0] tmp_4_fu_2961_p69;
wire  signed [5:0] tmp_4_fu_2961_p71;
wire  signed [5:0] tmp_4_fu_2961_p73;
wire  signed [5:0] tmp_4_fu_2961_p75;
wire  signed [5:0] tmp_4_fu_2961_p77;
wire  signed [5:0] tmp_4_fu_2961_p79;
wire  signed [5:0] tmp_4_fu_2961_p81;
wire  signed [5:0] tmp_4_fu_2961_p83;
wire  signed [5:0] tmp_4_fu_2961_p85;
wire  signed [5:0] tmp_4_fu_2961_p87;
wire  signed [5:0] tmp_4_fu_2961_p89;
wire  signed [5:0] tmp_4_fu_2961_p91;
wire  signed [5:0] tmp_4_fu_2961_p93;
wire  signed [5:0] tmp_4_fu_2961_p95;
wire  signed [5:0] tmp_4_fu_2961_p97;
wire  signed [5:0] tmp_4_fu_2961_p99;
wire  signed [5:0] tmp_4_fu_2961_p101;
wire  signed [5:0] tmp_4_fu_2961_p103;
wire  signed [5:0] tmp_4_fu_2961_p105;
wire  signed [5:0] tmp_4_fu_2961_p107;
wire  signed [5:0] tmp_4_fu_2961_p109;
wire  signed [5:0] tmp_4_fu_2961_p111;
wire  signed [5:0] tmp_4_fu_2961_p113;
wire  signed [5:0] tmp_4_fu_2961_p115;
wire  signed [5:0] tmp_4_fu_2961_p117;
wire  signed [5:0] tmp_4_fu_2961_p119;
wire  signed [5:0] tmp_4_fu_2961_p121;
wire  signed [5:0] tmp_4_fu_2961_p123;
wire  signed [5:0] tmp_4_fu_2961_p125;
wire  signed [5:0] tmp_4_fu_2961_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_506 = 7'd0;
#0 i_fu_510 = 9'd0;
#0 indvar_flatten_fu_514 = 15'd0;
#0 A_internal_63_load1_fu_518 = 24'd0;
#0 A_internal_62_load3_fu_522 = 24'd0;
#0 A_internal_61_load5_fu_526 = 24'd0;
#0 A_internal_60_load7_fu_530 = 24'd0;
#0 A_internal_59_load9_fu_534 = 24'd0;
#0 A_internal_58_load11_fu_538 = 24'd0;
#0 A_internal_57_load13_fu_542 = 24'd0;
#0 A_internal_56_load15_fu_546 = 24'd0;
#0 A_internal_55_load17_fu_550 = 24'd0;
#0 A_internal_54_load19_fu_554 = 24'd0;
#0 A_internal_53_load21_fu_558 = 24'd0;
#0 A_internal_52_load23_fu_562 = 24'd0;
#0 A_internal_51_load25_fu_566 = 24'd0;
#0 A_internal_50_load27_fu_570 = 24'd0;
#0 A_internal_49_load29_fu_574 = 24'd0;
#0 A_internal_48_load31_fu_578 = 24'd0;
#0 A_internal_47_load33_fu_582 = 24'd0;
#0 A_internal_46_load35_fu_586 = 24'd0;
#0 A_internal_45_load37_fu_590 = 24'd0;
#0 A_internal_44_load39_fu_594 = 24'd0;
#0 A_internal_43_load41_fu_598 = 24'd0;
#0 A_internal_42_load43_fu_602 = 24'd0;
#0 A_internal_41_load45_fu_606 = 24'd0;
#0 A_internal_40_load47_fu_610 = 24'd0;
#0 A_internal_39_load49_fu_614 = 24'd0;
#0 A_internal_38_load51_fu_618 = 24'd0;
#0 A_internal_37_load53_fu_622 = 24'd0;
#0 A_internal_36_load55_fu_626 = 24'd0;
#0 A_internal_35_load57_fu_630 = 24'd0;
#0 A_internal_34_load59_fu_634 = 24'd0;
#0 A_internal_33_load61_fu_638 = 24'd0;
#0 A_internal_32_load63_fu_642 = 24'd0;
#0 A_internal_31_load65_fu_646 = 24'd0;
#0 A_internal_30_load67_fu_650 = 24'd0;
#0 A_internal_29_load69_fu_654 = 24'd0;
#0 A_internal_28_load71_fu_658 = 24'd0;
#0 A_internal_27_load73_fu_662 = 24'd0;
#0 A_internal_26_load75_fu_666 = 24'd0;
#0 A_internal_25_load77_fu_670 = 24'd0;
#0 A_internal_24_load79_fu_674 = 24'd0;
#0 A_internal_23_load81_fu_678 = 24'd0;
#0 A_internal_22_load83_fu_682 = 24'd0;
#0 A_internal_21_load85_fu_686 = 24'd0;
#0 A_internal_20_load87_fu_690 = 24'd0;
#0 A_internal_19_load89_fu_694 = 24'd0;
#0 A_internal_18_load91_fu_698 = 24'd0;
#0 A_internal_17_load93_fu_702 = 24'd0;
#0 A_internal_16_load95_fu_706 = 24'd0;
#0 A_internal_15_load97_fu_710 = 24'd0;
#0 A_internal_14_load99_fu_714 = 24'd0;
#0 A_internal_13_load101_fu_718 = 24'd0;
#0 A_internal_12_load103_fu_722 = 24'd0;
#0 A_internal_11_load105_fu_726 = 24'd0;
#0 A_internal_10_load107_fu_730 = 24'd0;
#0 A_internal_9_load109_fu_734 = 24'd0;
#0 A_internal_8_load111_fu_738 = 24'd0;
#0 A_internal_7_load113_fu_742 = 24'd0;
#0 A_internal_6_load115_fu_746 = 24'd0;
#0 A_internal_5_load117_fu_750 = 24'd0;
#0 A_internal_4_load119_fu_754 = 24'd0;
#0 A_internal_3_load121_fu_758 = 24'd0;
#0 A_internal_2_load123_fu_762 = 24'd0;
#0 A_internal_1_load125_fu_766 = 24'd0;
#0 A_internal_load127_fu_770 = 24'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U68(
    .din0(col_sums_q0),
    .din1(col_sums_1_q0),
    .din2(col_sums_2_q0),
    .din3(col_sums_3_q0),
    .din4(col_sums_4_q0),
    .din5(col_sums_5_q0),
    .din6(col_sums_6_q0),
    .din7(col_sums_7_q0),
    .din8(col_sums_8_q0),
    .din9(col_sums_9_q0),
    .din10(col_sums_10_q0),
    .din11(col_sums_11_q0),
    .din12(col_sums_12_q0),
    .din13(col_sums_13_q0),
    .din14(col_sums_14_q0),
    .din15(col_sums_15_q0),
    .din16(col_sums_16_q0),
    .din17(col_sums_17_q0),
    .din18(col_sums_18_q0),
    .din19(col_sums_19_q0),
    .din20(col_sums_20_q0),
    .din21(col_sums_21_q0),
    .din22(col_sums_22_q0),
    .din23(col_sums_23_q0),
    .din24(col_sums_24_q0),
    .din25(col_sums_25_q0),
    .din26(col_sums_26_q0),
    .din27(col_sums_27_q0),
    .din28(col_sums_28_q0),
    .din29(col_sums_29_q0),
    .din30(col_sums_30_q0),
    .din31(col_sums_31_q0),
    .def(tmp_s_fu_2569_p65),
    .sel(tmp_s_fu_2569_p66),
    .dout(tmp_s_fu_2569_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_129_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 24 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 24 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 24 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 24 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 24 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 24 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 24 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 24 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 24 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 24 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 24 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 24 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 24 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 24 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 24 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 24 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 24 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 24 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 24 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 24 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 24 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 24 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 24 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 24 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 24 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 24 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 24 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 24 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 24 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 24 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 24 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 24 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_129_6_24_1_1_U69(
    .din0(A_internal_load127_fu_770),
    .din1(A_internal_1_load125_fu_766),
    .din2(A_internal_2_load123_fu_762),
    .din3(A_internal_3_load121_fu_758),
    .din4(A_internal_4_load119_fu_754),
    .din5(A_internal_5_load117_fu_750),
    .din6(A_internal_6_load115_fu_746),
    .din7(A_internal_7_load113_fu_742),
    .din8(A_internal_8_load111_fu_738),
    .din9(A_internal_9_load109_fu_734),
    .din10(A_internal_10_load107_fu_730),
    .din11(A_internal_11_load105_fu_726),
    .din12(A_internal_12_load103_fu_722),
    .din13(A_internal_13_load101_fu_718),
    .din14(A_internal_14_load99_fu_714),
    .din15(A_internal_15_load97_fu_710),
    .din16(A_internal_16_load95_fu_706),
    .din17(A_internal_17_load93_fu_702),
    .din18(A_internal_18_load91_fu_698),
    .din19(A_internal_19_load89_fu_694),
    .din20(A_internal_20_load87_fu_690),
    .din21(A_internal_21_load85_fu_686),
    .din22(A_internal_22_load83_fu_682),
    .din23(A_internal_23_load81_fu_678),
    .din24(A_internal_24_load79_fu_674),
    .din25(A_internal_25_load77_fu_670),
    .din26(A_internal_26_load75_fu_666),
    .din27(A_internal_27_load73_fu_662),
    .din28(A_internal_28_load71_fu_658),
    .din29(A_internal_29_load69_fu_654),
    .din30(A_internal_30_load67_fu_650),
    .din31(A_internal_31_load65_fu_646),
    .din32(A_internal_32_load63_fu_642),
    .din33(A_internal_33_load61_fu_638),
    .din34(A_internal_34_load59_fu_634),
    .din35(A_internal_35_load57_fu_630),
    .din36(A_internal_36_load55_fu_626),
    .din37(A_internal_37_load53_fu_622),
    .din38(A_internal_38_load51_fu_618),
    .din39(A_internal_39_load49_fu_614),
    .din40(A_internal_40_load47_fu_610),
    .din41(A_internal_41_load45_fu_606),
    .din42(A_internal_42_load43_fu_602),
    .din43(A_internal_43_load41_fu_598),
    .din44(A_internal_44_load39_fu_594),
    .din45(A_internal_45_load37_fu_590),
    .din46(A_internal_46_load35_fu_586),
    .din47(A_internal_47_load33_fu_582),
    .din48(A_internal_48_load31_fu_578),
    .din49(A_internal_49_load29_fu_574),
    .din50(A_internal_50_load27_fu_570),
    .din51(A_internal_51_load25_fu_566),
    .din52(A_internal_52_load23_fu_562),
    .din53(A_internal_53_load21_fu_558),
    .din54(A_internal_54_load19_fu_554),
    .din55(A_internal_55_load17_fu_550),
    .din56(A_internal_56_load15_fu_546),
    .din57(A_internal_57_load13_fu_542),
    .din58(A_internal_58_load11_fu_538),
    .din59(A_internal_59_load9_fu_534),
    .din60(A_internal_60_load7_fu_530),
    .din61(A_internal_61_load5_fu_526),
    .din62(A_internal_62_load3_fu_522),
    .din63(A_internal_63_load1_fu_518),
    .def(tmp_4_fu_2961_p129),
    .sel(trunc_ln226_1_reg_4369),
    .dout(tmp_4_fu_2961_p131)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U70(
    .din0(scale_reg_4374),
    .din1(tmp_4_fu_2961_p131),
    .dout(mul_ln231_fu_3231_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln225_fu_2058_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_510 <= select_ln225_1_fu_2096_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_510 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln225_fu_2058_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_514 <= add_ln225_fu_2064_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_514 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln225_fu_2058_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_506 <= add_ln226_fu_2222_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_506 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (first_iter_0_reg_3885 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_10_load107_fu_730 <= A_internal_10_q0;
        A_internal_11_load105_fu_726 <= A_internal_11_q0;
        A_internal_12_load103_fu_722 <= A_internal_12_q0;
        A_internal_13_load101_fu_718 <= A_internal_13_q0;
        A_internal_14_load99_fu_714 <= A_internal_14_q0;
        A_internal_15_load97_fu_710 <= A_internal_15_q0;
        A_internal_16_load95_fu_706 <= A_internal_16_q0;
        A_internal_17_load93_fu_702 <= A_internal_17_q0;
        A_internal_18_load91_fu_698 <= A_internal_18_q0;
        A_internal_19_load89_fu_694 <= A_internal_19_q0;
        A_internal_1_load125_fu_766 <= A_internal_1_q0;
        A_internal_20_load87_fu_690 <= A_internal_20_q0;
        A_internal_21_load85_fu_686 <= A_internal_21_q0;
        A_internal_22_load83_fu_682 <= A_internal_22_q0;
        A_internal_23_load81_fu_678 <= A_internal_23_q0;
        A_internal_24_load79_fu_674 <= A_internal_24_q0;
        A_internal_25_load77_fu_670 <= A_internal_25_q0;
        A_internal_26_load75_fu_666 <= A_internal_26_q0;
        A_internal_27_load73_fu_662 <= A_internal_27_q0;
        A_internal_28_load71_fu_658 <= A_internal_28_q0;
        A_internal_29_load69_fu_654 <= A_internal_29_q0;
        A_internal_2_load123_fu_762 <= A_internal_2_q0;
        A_internal_30_load67_fu_650 <= A_internal_30_q0;
        A_internal_31_load65_fu_646 <= A_internal_31_q0;
        A_internal_32_load63_fu_642 <= A_internal_32_q0;
        A_internal_33_load61_fu_638 <= A_internal_33_q0;
        A_internal_34_load59_fu_634 <= A_internal_34_q0;
        A_internal_35_load57_fu_630 <= A_internal_35_q0;
        A_internal_36_load55_fu_626 <= A_internal_36_q0;
        A_internal_37_load53_fu_622 <= A_internal_37_q0;
        A_internal_38_load51_fu_618 <= A_internal_38_q0;
        A_internal_39_load49_fu_614 <= A_internal_39_q0;
        A_internal_3_load121_fu_758 <= A_internal_3_q0;
        A_internal_40_load47_fu_610 <= A_internal_40_q0;
        A_internal_41_load45_fu_606 <= A_internal_41_q0;
        A_internal_42_load43_fu_602 <= A_internal_42_q0;
        A_internal_43_load41_fu_598 <= A_internal_43_q0;
        A_internal_44_load39_fu_594 <= A_internal_44_q0;
        A_internal_45_load37_fu_590 <= A_internal_45_q0;
        A_internal_46_load35_fu_586 <= A_internal_46_q0;
        A_internal_47_load33_fu_582 <= A_internal_47_q0;
        A_internal_48_load31_fu_578 <= A_internal_48_q0;
        A_internal_49_load29_fu_574 <= A_internal_49_q0;
        A_internal_4_load119_fu_754 <= A_internal_4_q0;
        A_internal_50_load27_fu_570 <= A_internal_50_q0;
        A_internal_51_load25_fu_566 <= A_internal_51_q0;
        A_internal_52_load23_fu_562 <= A_internal_52_q0;
        A_internal_53_load21_fu_558 <= A_internal_53_q0;
        A_internal_54_load19_fu_554 <= A_internal_54_q0;
        A_internal_55_load17_fu_550 <= A_internal_55_q0;
        A_internal_56_load15_fu_546 <= A_internal_56_q0;
        A_internal_57_load13_fu_542 <= A_internal_57_q0;
        A_internal_58_load11_fu_538 <= A_internal_58_q0;
        A_internal_59_load9_fu_534 <= A_internal_59_q0;
        A_internal_5_load117_fu_750 <= A_internal_5_q0;
        A_internal_60_load7_fu_530 <= A_internal_60_q0;
        A_internal_61_load5_fu_526 <= A_internal_61_q0;
        A_internal_62_load3_fu_522 <= A_internal_62_q0;
        A_internal_63_load1_fu_518 <= A_internal_63_q0;
        A_internal_6_load115_fu_746 <= A_internal_6_q0;
        A_internal_7_load113_fu_742 <= A_internal_7_q0;
        A_internal_8_load111_fu_738 <= A_internal_8_q0;
        A_internal_9_load109_fu_734 <= A_internal_9_q0;
        A_internal_load127_fu_770 <= A_internal_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        first_iter_0_reg_3885 <= first_iter_0_fu_2104_p2;
        scale_reg_4374 <= scale_fu_2761_p3;
        select_ln225_reg_3879 <= select_ln225_fu_2082_p3;
        trunc_ln226_1_reg_4369 <= trunc_ln226_1_fu_2566_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        select_ln231_3_reg_4379 <= select_ln231_3_fu_3447_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_10_ce0_local = 1'b1;
    end else begin
        A_internal_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_11_ce0_local = 1'b1;
    end else begin
        A_internal_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_12_ce0_local = 1'b1;
    end else begin
        A_internal_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_13_ce0_local = 1'b1;
    end else begin
        A_internal_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_14_ce0_local = 1'b1;
    end else begin
        A_internal_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_15_ce0_local = 1'b1;
    end else begin
        A_internal_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_16_ce0_local = 1'b1;
    end else begin
        A_internal_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_17_ce0_local = 1'b1;
    end else begin
        A_internal_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_18_ce0_local = 1'b1;
    end else begin
        A_internal_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_19_ce0_local = 1'b1;
    end else begin
        A_internal_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_1_ce0_local = 1'b1;
    end else begin
        A_internal_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_20_ce0_local = 1'b1;
    end else begin
        A_internal_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_21_ce0_local = 1'b1;
    end else begin
        A_internal_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_22_ce0_local = 1'b1;
    end else begin
        A_internal_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_23_ce0_local = 1'b1;
    end else begin
        A_internal_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_24_ce0_local = 1'b1;
    end else begin
        A_internal_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_25_ce0_local = 1'b1;
    end else begin
        A_internal_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_26_ce0_local = 1'b1;
    end else begin
        A_internal_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_27_ce0_local = 1'b1;
    end else begin
        A_internal_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_28_ce0_local = 1'b1;
    end else begin
        A_internal_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_29_ce0_local = 1'b1;
    end else begin
        A_internal_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_2_ce0_local = 1'b1;
    end else begin
        A_internal_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_30_ce0_local = 1'b1;
    end else begin
        A_internal_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_31_ce0_local = 1'b1;
    end else begin
        A_internal_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_32_ce0_local = 1'b1;
    end else begin
        A_internal_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_33_ce0_local = 1'b1;
    end else begin
        A_internal_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_34_ce0_local = 1'b1;
    end else begin
        A_internal_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_35_ce0_local = 1'b1;
    end else begin
        A_internal_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_36_ce0_local = 1'b1;
    end else begin
        A_internal_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_37_ce0_local = 1'b1;
    end else begin
        A_internal_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_38_ce0_local = 1'b1;
    end else begin
        A_internal_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_39_ce0_local = 1'b1;
    end else begin
        A_internal_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_3_ce0_local = 1'b1;
    end else begin
        A_internal_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_40_ce0_local = 1'b1;
    end else begin
        A_internal_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_41_ce0_local = 1'b1;
    end else begin
        A_internal_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_42_ce0_local = 1'b1;
    end else begin
        A_internal_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_43_ce0_local = 1'b1;
    end else begin
        A_internal_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_44_ce0_local = 1'b1;
    end else begin
        A_internal_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_45_ce0_local = 1'b1;
    end else begin
        A_internal_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_46_ce0_local = 1'b1;
    end else begin
        A_internal_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_47_ce0_local = 1'b1;
    end else begin
        A_internal_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_48_ce0_local = 1'b1;
    end else begin
        A_internal_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_49_ce0_local = 1'b1;
    end else begin
        A_internal_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_4_ce0_local = 1'b1;
    end else begin
        A_internal_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_50_ce0_local = 1'b1;
    end else begin
        A_internal_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_51_ce0_local = 1'b1;
    end else begin
        A_internal_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_52_ce0_local = 1'b1;
    end else begin
        A_internal_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_53_ce0_local = 1'b1;
    end else begin
        A_internal_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_54_ce0_local = 1'b1;
    end else begin
        A_internal_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_55_ce0_local = 1'b1;
    end else begin
        A_internal_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_56_ce0_local = 1'b1;
    end else begin
        A_internal_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_57_ce0_local = 1'b1;
    end else begin
        A_internal_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_58_ce0_local = 1'b1;
    end else begin
        A_internal_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_59_ce0_local = 1'b1;
    end else begin
        A_internal_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_5_ce0_local = 1'b1;
    end else begin
        A_internal_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_60_ce0_local = 1'b1;
    end else begin
        A_internal_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_61_ce0_local = 1'b1;
    end else begin
        A_internal_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_62_ce0_local = 1'b1;
    end else begin
        A_internal_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_63_ce0_local = 1'b1;
    end else begin
        A_internal_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_6_ce0_local = 1'b1;
    end else begin
        A_internal_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_7_ce0_local = 1'b1;
    end else begin
        A_internal_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_8_ce0_local = 1'b1;
    end else begin
        A_internal_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_9_ce0_local = 1'b1;
    end else begin
        A_internal_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_internal_ce0_local = 1'b1;
    end else begin
        A_internal_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln225_fu_2058_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_510;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_514;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_506;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_16_ce0_local = 1'b1;
    end else begin
        col_sums_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_17_ce0_local = 1'b1;
    end else begin
        col_sums_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_18_ce0_local = 1'b1;
    end else begin
        col_sums_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_19_ce0_local = 1'b1;
    end else begin
        col_sums_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_20_ce0_local = 1'b1;
    end else begin
        col_sums_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_21_ce0_local = 1'b1;
    end else begin
        col_sums_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_22_ce0_local = 1'b1;
    end else begin
        col_sums_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_23_ce0_local = 1'b1;
    end else begin
        col_sums_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_24_ce0_local = 1'b1;
    end else begin
        col_sums_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_25_ce0_local = 1'b1;
    end else begin
        col_sums_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_26_ce0_local = 1'b1;
    end else begin
        col_sums_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_27_ce0_local = 1'b1;
    end else begin
        col_sums_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_28_ce0_local = 1'b1;
    end else begin
        col_sums_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_29_ce0_local = 1'b1;
    end else begin
        col_sums_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_30_ce0_local = 1'b1;
    end else begin
        col_sums_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_31_ce0_local = 1'b1;
    end else begin
        col_sums_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_internal_10_address0 = zext_ln225_fu_2110_p1;

assign A_internal_10_ce0 = A_internal_10_ce0_local;

assign A_internal_11_address0 = zext_ln225_fu_2110_p1;

assign A_internal_11_ce0 = A_internal_11_ce0_local;

assign A_internal_12_address0 = zext_ln225_fu_2110_p1;

assign A_internal_12_ce0 = A_internal_12_ce0_local;

assign A_internal_13_address0 = zext_ln225_fu_2110_p1;

assign A_internal_13_ce0 = A_internal_13_ce0_local;

assign A_internal_14_address0 = zext_ln225_fu_2110_p1;

assign A_internal_14_ce0 = A_internal_14_ce0_local;

assign A_internal_15_address0 = zext_ln225_fu_2110_p1;

assign A_internal_15_ce0 = A_internal_15_ce0_local;

assign A_internal_16_address0 = zext_ln225_fu_2110_p1;

assign A_internal_16_ce0 = A_internal_16_ce0_local;

assign A_internal_17_address0 = zext_ln225_fu_2110_p1;

assign A_internal_17_ce0 = A_internal_17_ce0_local;

assign A_internal_18_address0 = zext_ln225_fu_2110_p1;

assign A_internal_18_ce0 = A_internal_18_ce0_local;

assign A_internal_19_address0 = zext_ln225_fu_2110_p1;

assign A_internal_19_ce0 = A_internal_19_ce0_local;

assign A_internal_1_address0 = zext_ln225_fu_2110_p1;

assign A_internal_1_ce0 = A_internal_1_ce0_local;

assign A_internal_20_address0 = zext_ln225_fu_2110_p1;

assign A_internal_20_ce0 = A_internal_20_ce0_local;

assign A_internal_21_address0 = zext_ln225_fu_2110_p1;

assign A_internal_21_ce0 = A_internal_21_ce0_local;

assign A_internal_22_address0 = zext_ln225_fu_2110_p1;

assign A_internal_22_ce0 = A_internal_22_ce0_local;

assign A_internal_23_address0 = zext_ln225_fu_2110_p1;

assign A_internal_23_ce0 = A_internal_23_ce0_local;

assign A_internal_24_address0 = zext_ln225_fu_2110_p1;

assign A_internal_24_ce0 = A_internal_24_ce0_local;

assign A_internal_25_address0 = zext_ln225_fu_2110_p1;

assign A_internal_25_ce0 = A_internal_25_ce0_local;

assign A_internal_26_address0 = zext_ln225_fu_2110_p1;

assign A_internal_26_ce0 = A_internal_26_ce0_local;

assign A_internal_27_address0 = zext_ln225_fu_2110_p1;

assign A_internal_27_ce0 = A_internal_27_ce0_local;

assign A_internal_28_address0 = zext_ln225_fu_2110_p1;

assign A_internal_28_ce0 = A_internal_28_ce0_local;

assign A_internal_29_address0 = zext_ln225_fu_2110_p1;

assign A_internal_29_ce0 = A_internal_29_ce0_local;

assign A_internal_2_address0 = zext_ln225_fu_2110_p1;

assign A_internal_2_ce0 = A_internal_2_ce0_local;

assign A_internal_30_address0 = zext_ln225_fu_2110_p1;

assign A_internal_30_ce0 = A_internal_30_ce0_local;

assign A_internal_31_address0 = zext_ln225_fu_2110_p1;

assign A_internal_31_ce0 = A_internal_31_ce0_local;

assign A_internal_32_address0 = zext_ln225_fu_2110_p1;

assign A_internal_32_ce0 = A_internal_32_ce0_local;

assign A_internal_33_address0 = zext_ln225_fu_2110_p1;

assign A_internal_33_ce0 = A_internal_33_ce0_local;

assign A_internal_34_address0 = zext_ln225_fu_2110_p1;

assign A_internal_34_ce0 = A_internal_34_ce0_local;

assign A_internal_35_address0 = zext_ln225_fu_2110_p1;

assign A_internal_35_ce0 = A_internal_35_ce0_local;

assign A_internal_36_address0 = zext_ln225_fu_2110_p1;

assign A_internal_36_ce0 = A_internal_36_ce0_local;

assign A_internal_37_address0 = zext_ln225_fu_2110_p1;

assign A_internal_37_ce0 = A_internal_37_ce0_local;

assign A_internal_38_address0 = zext_ln225_fu_2110_p1;

assign A_internal_38_ce0 = A_internal_38_ce0_local;

assign A_internal_39_address0 = zext_ln225_fu_2110_p1;

assign A_internal_39_ce0 = A_internal_39_ce0_local;

assign A_internal_3_address0 = zext_ln225_fu_2110_p1;

assign A_internal_3_ce0 = A_internal_3_ce0_local;

assign A_internal_40_address0 = zext_ln225_fu_2110_p1;

assign A_internal_40_ce0 = A_internal_40_ce0_local;

assign A_internal_41_address0 = zext_ln225_fu_2110_p1;

assign A_internal_41_ce0 = A_internal_41_ce0_local;

assign A_internal_42_address0 = zext_ln225_fu_2110_p1;

assign A_internal_42_ce0 = A_internal_42_ce0_local;

assign A_internal_43_address0 = zext_ln225_fu_2110_p1;

assign A_internal_43_ce0 = A_internal_43_ce0_local;

assign A_internal_44_address0 = zext_ln225_fu_2110_p1;

assign A_internal_44_ce0 = A_internal_44_ce0_local;

assign A_internal_45_address0 = zext_ln225_fu_2110_p1;

assign A_internal_45_ce0 = A_internal_45_ce0_local;

assign A_internal_46_address0 = zext_ln225_fu_2110_p1;

assign A_internal_46_ce0 = A_internal_46_ce0_local;

assign A_internal_47_address0 = zext_ln225_fu_2110_p1;

assign A_internal_47_ce0 = A_internal_47_ce0_local;

assign A_internal_48_address0 = zext_ln225_fu_2110_p1;

assign A_internal_48_ce0 = A_internal_48_ce0_local;

assign A_internal_49_address0 = zext_ln225_fu_2110_p1;

assign A_internal_49_ce0 = A_internal_49_ce0_local;

assign A_internal_4_address0 = zext_ln225_fu_2110_p1;

assign A_internal_4_ce0 = A_internal_4_ce0_local;

assign A_internal_50_address0 = zext_ln225_fu_2110_p1;

assign A_internal_50_ce0 = A_internal_50_ce0_local;

assign A_internal_51_address0 = zext_ln225_fu_2110_p1;

assign A_internal_51_ce0 = A_internal_51_ce0_local;

assign A_internal_52_address0 = zext_ln225_fu_2110_p1;

assign A_internal_52_ce0 = A_internal_52_ce0_local;

assign A_internal_53_address0 = zext_ln225_fu_2110_p1;

assign A_internal_53_ce0 = A_internal_53_ce0_local;

assign A_internal_54_address0 = zext_ln225_fu_2110_p1;

assign A_internal_54_ce0 = A_internal_54_ce0_local;

assign A_internal_55_address0 = zext_ln225_fu_2110_p1;

assign A_internal_55_ce0 = A_internal_55_ce0_local;

assign A_internal_56_address0 = zext_ln225_fu_2110_p1;

assign A_internal_56_ce0 = A_internal_56_ce0_local;

assign A_internal_57_address0 = zext_ln225_fu_2110_p1;

assign A_internal_57_ce0 = A_internal_57_ce0_local;

assign A_internal_58_address0 = zext_ln225_fu_2110_p1;

assign A_internal_58_ce0 = A_internal_58_ce0_local;

assign A_internal_59_address0 = zext_ln225_fu_2110_p1;

assign A_internal_59_ce0 = A_internal_59_ce0_local;

assign A_internal_5_address0 = zext_ln225_fu_2110_p1;

assign A_internal_5_ce0 = A_internal_5_ce0_local;

assign A_internal_60_address0 = zext_ln225_fu_2110_p1;

assign A_internal_60_ce0 = A_internal_60_ce0_local;

assign A_internal_61_address0 = zext_ln225_fu_2110_p1;

assign A_internal_61_ce0 = A_internal_61_ce0_local;

assign A_internal_62_address0 = zext_ln225_fu_2110_p1;

assign A_internal_62_ce0 = A_internal_62_ce0_local;

assign A_internal_63_address0 = zext_ln225_fu_2110_p1;

assign A_internal_63_ce0 = A_internal_63_ce0_local;

assign A_internal_6_address0 = zext_ln225_fu_2110_p1;

assign A_internal_6_ce0 = A_internal_6_ce0_local;

assign A_internal_7_address0 = zext_ln225_fu_2110_p1;

assign A_internal_7_ce0 = A_internal_7_ce0_local;

assign A_internal_8_address0 = zext_ln225_fu_2110_p1;

assign A_internal_8_ce0 = A_internal_8_ce0_local;

assign A_internal_9_address0 = zext_ln225_fu_2110_p1;

assign A_internal_9_ce0 = A_internal_9_ce0_local;

assign A_internal_address0 = zext_ln225_fu_2110_p1;

assign A_internal_ce0 = A_internal_ce0_local;

assign add_ln225_1_fu_2090_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln225_fu_2064_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln226_fu_2222_p2 = (select_ln225_fu_2082_p3 + 7'd1);

assign add_ln231_fu_3279_p2 = (trunc_ln5_fu_3249_p4 + zext_ln231_fu_3275_p1);

assign and_ln231_1_fu_3365_p2 = (xor_ln231_1_fu_3359_p2 & icmp_ln231_fu_3323_p2);

assign and_ln231_2_fu_3379_p2 = (icmp_ln231_1_fu_3339_p2 & and_ln231_fu_3299_p2);

assign and_ln231_3_fu_3403_p2 = (xor_ln231_3_fu_3397_p2 & or_ln231_fu_3391_p2);

assign and_ln231_4_fu_3409_p2 = (tmp_8_fu_3285_p3 & select_ln231_1_fu_3371_p3);

assign and_ln231_5_fu_3427_p2 = (xor_ln231_4_fu_3421_p2 & tmp_5_fu_3241_p3);

assign and_ln231_fu_3299_p2 = (xor_ln231_fu_3293_p2 & tmp_7_fu_3267_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = zext_ln226_fu_2186_p1;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_11_address0 = zext_ln226_fu_2186_p1;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_12_address0 = zext_ln226_fu_2186_p1;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_13_address0 = zext_ln226_fu_2186_p1;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_14_address0 = zext_ln226_fu_2186_p1;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_15_address0 = zext_ln226_fu_2186_p1;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_16_address0 = zext_ln226_fu_2186_p1;

assign col_sums_16_ce0 = col_sums_16_ce0_local;

assign col_sums_17_address0 = zext_ln226_fu_2186_p1;

assign col_sums_17_ce0 = col_sums_17_ce0_local;

assign col_sums_18_address0 = zext_ln226_fu_2186_p1;

assign col_sums_18_ce0 = col_sums_18_ce0_local;

assign col_sums_19_address0 = zext_ln226_fu_2186_p1;

assign col_sums_19_ce0 = col_sums_19_ce0_local;

assign col_sums_1_address0 = zext_ln226_fu_2186_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_20_address0 = zext_ln226_fu_2186_p1;

assign col_sums_20_ce0 = col_sums_20_ce0_local;

assign col_sums_21_address0 = zext_ln226_fu_2186_p1;

assign col_sums_21_ce0 = col_sums_21_ce0_local;

assign col_sums_22_address0 = zext_ln226_fu_2186_p1;

assign col_sums_22_ce0 = col_sums_22_ce0_local;

assign col_sums_23_address0 = zext_ln226_fu_2186_p1;

assign col_sums_23_ce0 = col_sums_23_ce0_local;

assign col_sums_24_address0 = zext_ln226_fu_2186_p1;

assign col_sums_24_ce0 = col_sums_24_ce0_local;

assign col_sums_25_address0 = zext_ln226_fu_2186_p1;

assign col_sums_25_ce0 = col_sums_25_ce0_local;

assign col_sums_26_address0 = zext_ln226_fu_2186_p1;

assign col_sums_26_ce0 = col_sums_26_ce0_local;

assign col_sums_27_address0 = zext_ln226_fu_2186_p1;

assign col_sums_27_ce0 = col_sums_27_ce0_local;

assign col_sums_28_address0 = zext_ln226_fu_2186_p1;

assign col_sums_28_ce0 = col_sums_28_ce0_local;

assign col_sums_29_address0 = zext_ln226_fu_2186_p1;

assign col_sums_29_ce0 = col_sums_29_ce0_local;

assign col_sums_2_address0 = zext_ln226_fu_2186_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_30_address0 = zext_ln226_fu_2186_p1;

assign col_sums_30_ce0 = col_sums_30_ce0_local;

assign col_sums_31_address0 = zext_ln226_fu_2186_p1;

assign col_sums_31_ce0 = col_sums_31_ce0_local;

assign col_sums_3_address0 = zext_ln226_fu_2186_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_4_address0 = zext_ln226_fu_2186_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_5_address0 = zext_ln226_fu_2186_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_6_address0 = zext_ln226_fu_2186_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_7_address0 = zext_ln226_fu_2186_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_8_address0 = zext_ln226_fu_2186_p1;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_9_address0 = zext_ln226_fu_2186_p1;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_address0 = zext_ln226_fu_2186_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign first_iter_0_fu_2104_p2 = ((select_ln225_fu_2082_p3 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_2058_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_2076_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln231_1_fu_3339_p2 = ((tmp_11_fu_3329_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln231_2_fu_3345_p2 = ((tmp_11_fu_3329_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln231_fu_3323_p2 = ((tmp_10_fu_3313_p4 == 2'd3) ? 1'b1 : 1'b0);

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = select_ln231_3_reg_4379;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln231_1_fu_3441_p2 = (and_ln231_5_fu_3427_p2 | and_ln231_3_fu_3403_p2);

assign or_ln231_2_fu_3415_p2 = (and_ln231_4_fu_3409_p2 | and_ln231_2_fu_3379_p2);

assign or_ln231_fu_3391_p2 = (xor_ln231_2_fu_3385_p2 | tmp_8_fu_3285_p3);

assign scale_fu_2761_p3 = ((tmp_1_fu_2713_p3[0:0] == 1'b1) ? sub_ln230_1_fu_2741_p2 : zext_ln230_1_fu_2757_p1);

assign select_ln225_1_fu_2096_p3 = ((icmp_ln226_fu_2076_p2[0:0] == 1'b1) ? add_ln225_1_fu_2090_p2 : ap_sig_allocacmp_i_load);

assign select_ln225_fu_2082_p3 = ((icmp_ln226_fu_2076_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln231_1_fu_3371_p3 = ((and_ln231_fu_3299_p2[0:0] == 1'b1) ? and_ln231_1_fu_3365_p2 : icmp_ln231_1_fu_3339_p2);

assign select_ln231_2_fu_3433_p3 = ((and_ln231_3_fu_3403_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln231_3_fu_3447_p3 = ((or_ln231_1_fu_3441_p2[0:0] == 1'b1) ? select_ln231_2_fu_3433_p3 : add_ln231_fu_3279_p2);

assign select_ln231_fu_3351_p3 = ((and_ln231_fu_3299_p2[0:0] == 1'b1) ? icmp_ln231_1_fu_3339_p2 : icmp_ln231_2_fu_3345_p2);

assign sext_ln231_2_fu_3237_p1 = mul_ln231_fu_3231_p2;

assign shl_ln1_fu_2705_p3 = {{tmp_s_fu_2569_p67}, {14'd0}};

assign sub_ln230_1_fu_2741_p2 = (17'd0 - zext_ln230_fu_2737_p1);

assign sub_ln230_fu_2721_p2 = (38'd0 - shl_ln1_fu_2705_p3);

assign tmp_10_fu_3313_p4 = {{mul_ln231_fu_3231_p2[40:39]}};

assign tmp_11_fu_3329_p4 = {{mul_ln231_fu_3231_p2[40:38]}};

assign tmp_1_fu_2713_p3 = tmp_s_fu_2569_p67[32'd23];

assign tmp_2_fu_2727_p4 = {{sub_ln230_fu_2721_p2[37:22]}};

assign tmp_3_fu_2747_p4 = {{tmp_s_fu_2569_p67[23:8]}};

assign tmp_4_fu_2961_p129 = 'bx;

assign tmp_5_fu_3241_p3 = sext_ln231_2_fu_3237_p1[32'd47];

assign tmp_6_fu_3259_p3 = sext_ln231_2_fu_3237_p1[32'd13];

assign tmp_7_fu_3267_p3 = sext_ln231_2_fu_3237_p1[32'd37];

assign tmp_8_fu_3285_p3 = add_ln231_fu_3279_p2[32'd23];

assign tmp_9_fu_3305_p3 = sext_ln231_2_fu_3237_p1[32'd38];

assign tmp_fu_2178_p3 = select_ln225_fu_2082_p3[32'd5];

assign tmp_s_fu_2569_p65 = 'bx;

assign tmp_s_fu_2569_p66 = select_ln225_reg_3879[4:0];

assign trunc_ln226_1_fu_2566_p1 = select_ln225_reg_3879[5:0];

assign trunc_ln5_fu_3249_p4 = {{mul_ln231_fu_3231_p2[37:14]}};

assign xor_ln231_1_fu_3359_p2 = (tmp_9_fu_3305_p3 ^ 1'd1);

assign xor_ln231_2_fu_3385_p2 = (select_ln231_fu_3351_p3 ^ 1'd1);

assign xor_ln231_3_fu_3397_p2 = (tmp_5_fu_3241_p3 ^ 1'd1);

assign xor_ln231_4_fu_3421_p2 = (or_ln231_2_fu_3415_p2 ^ 1'd1);

assign xor_ln231_fu_3293_p2 = (tmp_8_fu_3285_p3 ^ 1'd1);

assign zext_ln225_fu_2110_p1 = select_ln225_1_fu_2096_p3;

assign zext_ln226_fu_2186_p1 = tmp_fu_2178_p3;

assign zext_ln230_1_fu_2757_p1 = tmp_3_fu_2747_p4;

assign zext_ln230_fu_2737_p1 = tmp_2_fu_2727_p4;

assign zext_ln231_fu_3275_p1 = tmp_6_fu_3259_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6
