#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul  7 12:21:47 2021
# Process ID: 37920
# Current directory: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29524 E:\Acedemic\sem 5\Processor_Design_Project\Processor_Vivado\Contributors\Shamal\GenPurReg\GenPurReg.xpr
# Log file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/vivado.log
# Journal file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: PROCESSOR_TB
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1361.793 ; gain = 175.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
	Parameter clk_period bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
	Parameter proId0 bound to: 16'b0000000000000000 
	Parameter proId1 bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-251] finish [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:60]
INFO: [Synth 8-6157] synthesizing module 'GENERAL_PURPOSE_REGISTER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GENERAL_PURPOSE_REGISTER' (1#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDDR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDDR' (3#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REG_X' (4#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAT_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MAT_X' (5#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAIN_ALU' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_ALU' (6#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AC' (7#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (8#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_MULTIPLEXER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MULTIPLEXER' (9#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
	Parameter FETCH1 bound to: 8'b00000000 
	Parameter FETCH2 bound to: 8'b00000001 
	Parameter FETCH3 bound to: 8'b00000010 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR1 bound to: 8'b00000101 
	Parameter CLR2 bound to: 8'b00000110 
	Parameter CLR3 bound to: 8'b00000111 
	Parameter LOAD1 bound to: 8'b00001000 
	Parameter LOAD2 bound to: 8'b00001001 
	Parameter LOAD3 bound to: 8'b00001010 
	Parameter LOAD4 bound to: 8'b00001011 
	Parameter LOAD5 bound to: 8'b00001100 
	Parameter LOAD6 bound to: 8'b00001101 
	Parameter LOADM1 bound to: 8'b00001110 
	Parameter LOADM2 bound to: 8'b00001111 
	Parameter LOADM3 bound to: 8'b00010000 
	Parameter LOADM4 bound to: 8'b00010001 
	Parameter STAC1 bound to: 8'b00010010 
	Parameter STAC2 bound to: 8'b00010011 
	Parameter STAC3 bound to: 8'b00010100 
	Parameter INC1 bound to: 8'b00010101 
	Parameter INC2 bound to: 8'b00010110 
	Parameter INC3 bound to: 8'b00010111 
	Parameter INC4 bound to: 8'b00011000 
	Parameter INC5 bound to: 8'b00011001 
	Parameter INC6 bound to: 8'b00011010 
	Parameter INCAC1 bound to: 8'b00011011 
	Parameter JUMP1 bound to: 8'b00011100 
	Parameter JUMP2 bound to: 8'b00011101 
	Parameter JUMPY1 bound to: 8'b00011110 
	Parameter JUMPY2 bound to: 8'b00011111 
	Parameter JUMPY3 bound to: 8'b00100000 
	Parameter JUMPN1 bound to: 8'b00100001 
	Parameter MOVE1 bound to: 8'b00100010 
	Parameter MOVE2 bound to: 8'b00100011 
	Parameter MOVE3 bound to: 8'b00100100 
	Parameter MOVE4 bound to: 8'b00100101 
	Parameter MOVE5 bound to: 8'b00100110 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM1 bound to: 8'b00101100 
	Parameter STORM2 bound to: 8'b00101101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:86]
WARNING: [Synth 8-567] referenced signal 'MDDR' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'k' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (10#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'instruction' does not match port width (8) of module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_SELECTOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_SELECTOR' (11#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (12#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
	Parameter FETCH bound to: 8'b00000000 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR bound to: 8'b00000101 
	Parameter LOAD bound to: 8'b00001000 
	Parameter LOADM bound to: 8'b00001110 
	Parameter STAC bound to: 8'b00010010 
	Parameter INC bound to: 8'b00010101 
	Parameter INCAC bound to: 8'b00011011 
	Parameter JUMP bound to: 8'b00011100 
	Parameter MOVE bound to: 8'b00100010 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM bound to: 8'b00101100 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (13#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:1]
INFO: [Synth 8-251] address0:- x, mem_data_in0:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:87]
INFO: [Synth 8-251] address1:- x, mem_data_in1:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:92]
INFO: [Synth 8-251] address2:- x, mem_data_in2:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:97]
INFO: [Synth 8-251] address3:- x, mem_data_in3:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:102]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (14#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR' (15#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
WARNING: [Synth 8-85] always block has no event control specified [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR_TB' (16#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[63]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[62]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[61]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[60]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[59]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[58]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[63]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[62]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[61]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[60]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[59]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[58]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port clk
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[15]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[14]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[13]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[12]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[11]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[10]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[9]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[8]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[7]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[6]
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port instruction[7]
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port instruction[6]
WARNING: [Synth 8-3331] design BUS_MULTIPLEXER has unconnected port clk
WARNING: [Synth 8-3331] design DECODER has unconnected port clk
WARNING: [Synth 8-3331] design AC has unconnected port clk
WARNING: [Synth 8-3331] design MAT_X has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1743.383 ; gain = 556.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1743.383 ; gain = 556.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1743.383 ; gain = 556.836
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2102.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2125.477 ; gain = 938.930
42 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 2125.477 ; gain = 1341.871
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  7 12:46:25 2021...
