{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679170456039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679170456040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 14:14:15 2023 " "Processing started: Sat Mar 18 14:14:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679170456040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170456040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170456040 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1679170456380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/parallel2serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle " "Found entity 1: risk_v_multicycle" {  } { { "../src/risk_v_multicycle.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/instr_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/instr_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_data_memory " "Found entity 1: instr_data_memory" {  } { { "../src/instr_data_memory.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRead MEMREAD control_unit.v(20) " "Verilog HDL Declaration information at control_unit.v(20): object \"MemRead\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679170464227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH control_unit.v(22) " "Verilog HDL Declaration information at control_unit.v(22): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679170464228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE control_unit.v(18) " "Verilog HDL Declaration information at control_unit.v(18): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679170464228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch_NE BRANCH_NE control_unit.v(23) " "Verilog HDL Declaration information at control_unit.v(23): object \"Branch_NE\" differs only in case from object \"BRANCH_NE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679170464228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Delayer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_clear " "Found entity 1: ffd_param_clear" {  } { { "../src/ffd_param_clear.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170464233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170464233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risk_v_multicycle " "Elaborating entity \"risk_v_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679170464284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risk_v_multicycle.v" "cu" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risk_v_multicycle.v" "ff_pc" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc_memory " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc_memory\"" {  } { { "../src/risk_v_multicycle.v" "mult_pc_memory" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risk_v_multicycle.v" "memory_map" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464309 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_memory_map.v(42) " "Verilog HDL Case Statement information at master_memory_map.v(42): all case item expressions in this case statement are onehot" {  } { { "../src/master_memory_map.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679170464310 "|risk_v_multicycle|master_memory_map:memory_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_data_memory instr_data_memory:memory_rom " "Elaborating entity \"instr_data_memory\" for hierarchy \"instr_data_memory:memory_rom\"" {  } { { "../src/risk_v_multicycle.v" "memory_rom" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_IP uart_IP:uart_IP_module " "Elaborating entity \"uart_IP\" for hierarchy \"uart_IP:uart_IP_module\"" {  } { { "../src/risk_v_multicycle.v" "uart_IP_module" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_full_duplex uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex " "Elaborating entity \"uart_full_duplex\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\"" {  } { { "../src/uart_IP.v" "UART_full_duplex" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart " "Elaborating entity \"UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\"" {  } { { "../src/uart_full_duplex.v" "rx_uart" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/UART_Rx.v" "shift_reg" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i\"" {  } { { "../src/UART_Rx.v" "rx_Data_Reg_i" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par\"" {  } { { "../src/UART_Rx.v" "ff_par" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_clear uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag " "Elaborating entity \"ffd_param_clear\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag\"" {  } { { "../src/UART_Rx.v" "ff_rx_flag" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/UART_Rx.v" "BR_pulse" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/UART_Rx.v" "FSM_Rx" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits\"" {  } { { "../src/UART_Rx.v" "Counter_bits" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart " "Elaborating entity \"uart_tx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\"" {  } { { "../src/uart_full_duplex.v" "tx_uart" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\"" {  } { { "../src/uart_tx.v" "tx_fsm" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delayer uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms " "Elaborating entity \"Delayer\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms\"" {  } { { "../src/uart_tx.v" "delay_5ms" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_02Limit_ovf uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter " "Elaborating entity \"Counter_02Limit_ovf\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter\"" {  } { { "../src/uart_tx.v" "bit_counter" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg " "Elaborating entity \"parallel2serial\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg\"" {  } { { "../src/uart_tx.v" "shift_right_reg" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux " "Elaborating entity \"multiplexor_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux\"" {  } { { "../src/uart_tx.v" "tx_data_mux" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param ffd_param:ff_instr " "Elaborating entity \"ffd_param\" for hierarchy \"ffd_param:ff_instr\"" {  } { { "../src/risk_v_multicycle.v" "ff_instr" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../src/risk_v_multicycle.v" "reg_file" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_block\"" {  } { { "../src/risk_v_multicycle.v" "alu_block" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen_module imm_gen_module:imm_module " "Elaborating entity \"imm_gen_module\" for hierarchy \"imm_gen_module:imm_module\"" {  } { { "../src/risk_v_multicycle.v" "imm_module" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170464366 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instr_data_memory:memory_rom\|rom " "RAM logic \"instr_data_memory:memory_rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "../src/instr_data_memory.v" "rom" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679170464740 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679170464740 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679170465545 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679170465545 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679170465545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:reg_file\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170465603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:reg_file\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679170465603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679170465603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uct1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uct1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uct1 " "Found entity 1: altsyncram_uct1" {  } { { "db/altsyncram_uct1.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679170465647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170465647 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679170465914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679170467529 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679170470070 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[0\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[1\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[2\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[5\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[4\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[3\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[6\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[7\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679170470081 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1679170470081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg " "Generated suppressed messages file C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170470152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679170470312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679170470312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3169 " "Implemented 3169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679170470499 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679170470499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3099 " "Implemented 3099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679170470499 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679170470499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1679170470499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679170470499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679170470521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 14:14:30 2023 " "Processing ended: Sat Mar 18 14:14:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679170470521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679170470521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679170470521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679170470521 ""}
