{"vcs1":{"timestamp_begin":1681683246.330232434, "rt":0.59, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681683246.955592299, "rt":0.79, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681683247.765321116, "rt":0.60, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681683246.033677946}
{"VCS_COMP_START_TIME": 1681683246.033677946}
{"VCS_COMP_END_TIME": 1681683248.931736148}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338596}}
{"stitch_vcselab": {"peak_mem": 222604}}
