<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterCoalescer.h source code [llvm/llvm/lib/CodeGen/RegisterCoalescer.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::CoalescerPair "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegisterCoalescer.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegisterCoalescer.h.html'>RegisterCoalescer.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterCoalescer.h - Register Coalescing Interface ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the abstract interface for register coalescers,</i></td></tr>
<tr><th id="10">10</th><td><i>// allowing them to interact with and query register allocators.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_REGISTERCOALESCER_H">LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_REGISTERCOALESCER_H" data-ref="_M/LLVM_LIB_CODEGEN_REGISTERCOALESCER_H">LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td>  <i class="doc">/// A helper class for register coalescers. When deciding if</i></td></tr>
<tr><th id="24">24</th><td><i class="doc">  /// two registers can be coalesced, CoalescerPair can determine if a copy</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">  /// instruction would become an identity copy after coalescing.</i></td></tr>
<tr><th id="26">26</th><td>  <b>class</b> <dfn class="type def" id="llvm::CoalescerPair" title='llvm::CoalescerPair' data-ref="llvm::CoalescerPair">CoalescerPair</dfn> {</td></tr>
<tr><th id="27">27</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl" id="llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</dfn>;</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td>    <i class="doc">/// The register that will be left after coalescing. It can be a</i></td></tr>
<tr><th id="30">30</th><td><i class="doc">    /// virtual or physical register.</i></td></tr>
<tr><th id="31">31</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>    <i class="doc">/// The virtual register that will be coalesced into dstReg.</i></td></tr>
<tr><th id="34">34</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>    <i class="doc">/// The sub-register index of the old DstReg in the new coalesced register.</i></td></tr>
<tr><th id="37">37</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>    <i class="doc">/// The sub-register index of the old SrcReg in the new coalesced register.</i></td></tr>
<tr><th id="40">40</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>    <i class="doc">/// True when the original copy was a partial subregister copy.</i></td></tr>
<tr><th id="43">43</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CoalescerPair::Partial" title='llvm::CoalescerPair::Partial' data-ref="llvm::CoalescerPair::Partial">Partial</dfn> = <b>false</b>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <i class="doc">/// True when both regs are virtual and newRC is constrained.</i></td></tr>
<tr><th id="46">46</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CoalescerPair::CrossClass" title='llvm::CoalescerPair::CrossClass' data-ref="llvm::CoalescerPair::CrossClass">CrossClass</dfn> = <b>false</b>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>    <i class="doc">/// True when DstReg and SrcReg are reversed from the original</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">    /// copy instruction.</i></td></tr>
<tr><th id="50">50</th><td>    <em>bool</em> <dfn class="decl" id="llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</dfn> = <b>false</b>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <i class="doc">/// The register class of the coalesced register, or NULL if DstReg</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">    /// is a physreg. This register class may be a super-register of both</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">    /// SrcReg and DstReg.</i></td></tr>
<tr><th id="55">55</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>public</b>:</td></tr>
<tr><th id="58">58</th><td>    <dfn class="decl def" id="_ZN4llvm13CoalescerPairC1ERKNS_18TargetRegisterInfoE" title='llvm::CoalescerPair::CoalescerPair' data-ref="_ZN4llvm13CoalescerPairC1ERKNS_18TargetRegisterInfoE">CoalescerPair</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13tri" title='tri' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="13tri">tri</dfn>) : <a class="member" href="#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>(<a class="local col3 ref" href="#13tri" title='tri' data-ref="13tri">tri</a>) {}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <i class="doc">/// Create a CoalescerPair representing a virtreg-to-physreg copy.</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">    /// No need to call setRegisters().</i></td></tr>
<tr><th id="62">62</th><td>    <dfn class="decl def" id="_ZN4llvm13CoalescerPairC1EjjRKNS_18TargetRegisterInfoE" title='llvm::CoalescerPair::CoalescerPair' data-ref="_ZN4llvm13CoalescerPairC1EjjRKNS_18TargetRegisterInfoE">CoalescerPair</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14VirtReg" title='VirtReg' data-type='unsigned int' data-ref="14VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15PhysReg" title='PhysReg' data-type='unsigned int' data-ref="15PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="63">63</th><td>                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="16tri" title='tri' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="16tri">tri</dfn>)</td></tr>
<tr><th id="64">64</th><td>      : <a class="member" href="#llvm::CoalescerPair::TRI" title='llvm::CoalescerPair::TRI' data-ref="llvm::CoalescerPair::TRI">TRI</a>(<a class="local col6 ref" href="#16tri" title='tri' data-ref="16tri">tri</a>), <a class="member" href="#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a>(<a class="local col5 ref" href="#15PhysReg" title='PhysReg' data-ref="15PhysReg">PhysReg</a>), <a class="member" href="#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a>(<a class="local col4 ref" href="#14VirtReg" title='VirtReg' data-ref="14VirtReg">VirtReg</a>) {}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>    <i class="doc">/// Set registers to match the copy instruction MI. Return</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">    /// false if MI is not a coalescable copy instruction.</i></td></tr>
<tr><th id="68">68</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE" title='llvm::CoalescerPair::setRegisters' data-ref="_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE">setRegisters</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>    <i class="doc">/// Swap SrcReg and DstReg. Return false if swapping is impossible</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">    /// because DstReg is a physical register, or SubIdx is set.</i></td></tr>
<tr><th id="72">72</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm13CoalescerPair4flipEv" title='llvm::CoalescerPair::flip' data-ref="_ZN4llvm13CoalescerPair4flipEv">flip</dfn>();</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>    <i class="doc">/// Return true if MI is a copy instruction that will become</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">    /// an identity copy after coalescing.</i></td></tr>
<tr><th id="76">76</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE" title='llvm::CoalescerPair::isCoalescable' data-ref="_ZNK4llvm13CoalescerPair13isCoalescableEPKNS_12MachineInstrE">isCoalescable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>    <i class="doc">/// Return true if DstReg is a physical register.</i></td></tr>
<tr><th id="79">79</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair6isPhysEv" title='llvm::CoalescerPair::isPhys' data-ref="_ZNK4llvm13CoalescerPair6isPhysEv">isPhys</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <i class="doc">/// Return true if the original copy instruction did not copy</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">    /// the full register, but was a subreg operation.</i></td></tr>
<tr><th id="83">83</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9isPartialEv" title='llvm::CoalescerPair::isPartial' data-ref="_ZNK4llvm13CoalescerPair9isPartialEv">isPartial</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::Partial" title='llvm::CoalescerPair::Partial' data-ref="llvm::CoalescerPair::Partial">Partial</a>; }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <i class="doc">/// Return true if DstReg is virtual and NewRC is a smaller</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">    /// register class than DstReg's.</i></td></tr>
<tr><th id="87">87</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair12isCrossClassEv" title='llvm::CoalescerPair::isCrossClass' data-ref="_ZNK4llvm13CoalescerPair12isCrossClassEv">isCrossClass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::CrossClass" title='llvm::CoalescerPair::CrossClass' data-ref="llvm::CoalescerPair::CrossClass">CrossClass</a>; }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <i class="doc">/// Return true when getSrcReg is the register being defined by</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">    /// the original copy instruction.</i></td></tr>
<tr><th id="91">91</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9isFlippedEv" title='llvm::CoalescerPair::isFlipped' data-ref="_ZNK4llvm13CoalescerPair9isFlippedEv">isFlipped</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::Flipped" title='llvm::CoalescerPair::Flipped' data-ref="llvm::CoalescerPair::Flipped">Flipped</a>; }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <i class="doc">/// Return the register (virtual or physical) that will remain</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">    /// after coalescing.</i></td></tr>
<tr><th id="95">95</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9getDstRegEv" title='llvm::CoalescerPair::getDstReg' data-ref="_ZNK4llvm13CoalescerPair9getDstRegEv">getDstReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::DstReg" title='llvm::CoalescerPair::DstReg' data-ref="llvm::CoalescerPair::DstReg">DstReg</a>; }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>    <i class="doc">/// Return the virtual register that will be coalesced away.</i></td></tr>
<tr><th id="98">98</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9getSrcRegEv" title='llvm::CoalescerPair::getSrcReg' data-ref="_ZNK4llvm13CoalescerPair9getSrcRegEv">getSrcReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::SrcReg" title='llvm::CoalescerPair::SrcReg' data-ref="llvm::CoalescerPair::SrcReg">SrcReg</a>; }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <i class="doc">/// Return the subregister index that DstReg will be coalesced into, or 0.</i></td></tr>
<tr><th id="101">101</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9getDstIdxEv" title='llvm::CoalescerPair::getDstIdx' data-ref="_ZNK4llvm13CoalescerPair9getDstIdxEv">getDstIdx</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::DstIdx" title='llvm::CoalescerPair::DstIdx' data-ref="llvm::CoalescerPair::DstIdx">DstIdx</a>; }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i class="doc">/// Return the subregister index that SrcReg will be coalesced into, or 0.</i></td></tr>
<tr><th id="104">104</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm13CoalescerPair9getSrcIdxEv" title='llvm::CoalescerPair::getSrcIdx' data-ref="_ZNK4llvm13CoalescerPair9getSrcIdxEv">getSrcIdx</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::SrcIdx" title='llvm::CoalescerPair::SrcIdx' data-ref="llvm::CoalescerPair::SrcIdx">SrcIdx</a>; }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <i class="doc">/// Return the register class of the coalesced register.</i></td></tr>
<tr><th id="107">107</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm13CoalescerPair8getNewRCEv" title='llvm::CoalescerPair::getNewRC' data-ref="_ZNK4llvm13CoalescerPair8getNewRCEv">getNewRC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::CoalescerPair::NewRC" title='llvm::CoalescerPair::NewRC' data-ref="llvm::CoalescerPair::NewRC">NewRC</a>; }</td></tr>
<tr><th id="108">108</th><td>  };</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='LiveInterval.cpp.html'>llvm/llvm/lib/CodeGen/LiveInterval.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
