---
title: FIFO with Memory Macro
doc:
  status: draft
  version: [0, 0, 0]
  confidentiality: internal
---

::: hw/ip/common_cell_library/default/rtl/axe_ccl_stream_fifo_mem.sv:axe_ccl_stream_fifo_mem


## Operation Principle

A stream FIFO using a stage buffer to hide latenecy of the tow-port macro.

![Functional Schematic: FIFO with Memory Macro](./figures/fifo_mem.drawio.svg)
