$date
	Fri Sep 27 23:21:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_7_to_0 $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
1#
0"
b111 !
$end
#5
1"
#10
0"
0#
#15
b110 !
b110 $
1"
#20
0"
#25
b101 !
b101 $
1"
#30
0"
#35
b100 !
b100 $
1"
#40
0"
#45
b11 !
b11 $
1"
#50
0"
#55
b10 !
b10 $
1"
#60
0"
#65
b1 !
b1 $
1"
#70
0"
#75
b0 !
b0 $
1"
#80
0"
#85
b111 !
b111 $
1"
#90
0"
