
---------- Begin Simulation Statistics ----------
final_tick                               359104389184500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805268                       # Number of bytes of host memory used
host_op_rate                                    73793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.70                       # Real time elapsed on the host
host_tick_rate                               43206881                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009881                       # Number of seconds simulated
sim_ticks                                  9881344500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       185930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        375113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1367942                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        76870                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407689                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1021631                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1367942                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       346311                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1509074                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49989                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19670                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6488336                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4461313                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        76930                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1447749                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3091160                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19266294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.875951                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.259214                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15842492     82.23%     82.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       881196      4.57%     86.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       140099      0.73%     87.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       218796      1.14%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       390348      2.03%     90.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       212656      1.10%     91.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78824      0.41%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54134      0.28%     92.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1447749      7.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19266294                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.976267                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.976267                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15458319                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20895458                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1183133                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2151545                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77215                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        830422                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3222516                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15715                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368710                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1256                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1509074                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1747351                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17807056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16791                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13117338                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3139                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154430                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076360                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1813114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1071620                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.663743                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19700638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.128620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.539684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15926736     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           279579      1.42%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215669      1.09%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227265      1.15%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           325005      1.65%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           388913      1.97%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496371      2.52%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109798      0.56%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1731302      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19700638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14830114                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8822213                       # number of floating regfile writes
system.switch_cpus.idleCycles                   62031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87095                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1167598                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.960384                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3693674                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             368639                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         8068050                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3312586                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           37                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       431771                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19964281                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3325035                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140548                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18979744                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          84522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        656138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77215                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        790950                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31246                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55723                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          352                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          254                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       569397                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       111371                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24079961                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18649003                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596722                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14369053                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.943648                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18682236                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17275714                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8261785                       # number of integer regfile writes
system.switch_cpus.ipc                       0.506005                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.506005                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38697      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8791444     45.98%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          200      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966460      5.05%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448637      7.58%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35265      0.18%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1316849      6.89%     65.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15452      0.08%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408637      7.37%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1351871      7.07%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1396784      7.31%     87.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330589      1.73%     89.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1973294     10.32%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        46020      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19120294                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9273579                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18343733                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8911025                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9713241                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              354614                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018546                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104955     29.60%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          62338     17.58%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83949     23.67%     70.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22701      6.40%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3214      0.91%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36951     10.42%     88.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5636      1.59%     90.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        34787      9.81%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           83      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10162632                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     40006770                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9737978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13339192                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19964170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19120294                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3087842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54665                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4306050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19700638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.970542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.861775                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13827608     70.19%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1541334      7.82%     78.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1079087      5.48%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       899073      4.56%     88.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       796282      4.04%     92.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       556865      2.83%     94.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       471068      2.39%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306862      1.56%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222459      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19700638                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.967496                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1747684                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   372                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59718                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21640                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3312586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       431771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6164794                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19762669                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12667786                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1468905                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1532353                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         645858                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        183535                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49554953                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20525414                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23786729                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2572640                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         480749                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77215                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2850640                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4372231                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15636305                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19461789                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4393530                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37786033                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40370335                       # The number of ROB writes
system.switch_cpus.timesIdled                     645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       180056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         180056                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16637                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169293                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8740                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180443                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       564295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       564295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 564295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13172416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13172416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13172416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189183                       # Request fanout histogram
system.membus.reqLayer2.occupancy           480766500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1013876250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9881344500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            196906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          364098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10049                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       195959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       616996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                619379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15005504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15097280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          204208                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1064768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           411165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.437917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.496131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231109     56.21%     56.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 180056     43.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             411165                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          235149500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309004500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1422496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           42                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17731                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17773                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           42                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17731                       # number of overall hits
system.l2.overall_hits::total                   17773                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          905                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       188274                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189184                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          905                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       188274                       # number of overall misses
system.l2.overall_misses::total                189184                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     78649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15918759500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15997408500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     78649000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15918759500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15997408500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206957                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206957                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.955649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.913929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.914122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.955649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.913929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.914122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86904.972376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84551.024039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84560.050004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86904.972376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84551.024039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84560.050004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16637                       # number of writebacks
system.l2.writebacks::total                     16637                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       188274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       188274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     69599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14036039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14105638500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     69599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14036039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14105638500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.955649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.913929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.914098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.955649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.913929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.914098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76904.972376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74551.130268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74562.390646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76904.972376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74551.130268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74562.390646                       # average overall mshr miss latency
system.l2.replacements                         204208                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          485                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       161779                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        161779                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    730937500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     730937500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.869738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83631.292906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83631.292906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    643537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    643537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.869738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73631.292906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73631.292906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     78649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.955649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86904.972376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86713.340684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     69599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.955649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76904.972376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76904.972376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       179534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          179537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15187822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15187822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       195956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        195959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.916195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84595.798010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84594.384444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       179534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       179534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13392502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13392502000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.916195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74595.909410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74595.909410                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.116081                       # Cycle average of tags in use
system.l2.tags.total_refs                      224360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098684                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     258.681657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.475458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.323864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1774.623622                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.126309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.866515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994686                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3505648                       # Number of tag accesses
system.l2.tags.data_accesses                  3505648                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        57920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12049472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12107712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        57920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1064768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1064768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       188273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              189183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16637                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5861551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1219416244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1225310179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5861551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5874504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107755377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107755377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107755377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5861551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1219416244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1333065556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    188084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000589992750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1027                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              379356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15616                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16637                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16637                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2751008750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  944945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6294552500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14556.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33306.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136366                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.619590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.116211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.404910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27393     47.18%     47.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14265     24.57%     71.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5419      9.33%     81.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3294      5.67%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1674      2.88%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1220      2.10%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          880      1.52%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          564      0.97%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3352      5.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.035054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.446489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    376.688718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           819     79.75%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      2.43%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           20      1.95%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           24      2.34%     86.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           26      2.53%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           33      3.21%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           24      2.34%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           17      1.66%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.49%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           13      1.27%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.49%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.49%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.19%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.10%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.10%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.29%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.615888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              946     92.11%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.17%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47      4.58%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.85%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1027                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12095296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1062848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12107392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1064768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1224.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1225.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9881268500                       # Total gap between requests
system.mem_ctrls.avgGap                      48010.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        57920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12037376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1062848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5861550.520781863481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1218192119.503575563431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107561071.269198238850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       188273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16637                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     32310250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6262242250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 234818194500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35701.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33261.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14114214.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            175101360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             93060990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           612769080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           40898700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     779978160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4372556640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        112249920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6186614850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.090392                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    253157500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    329940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9298237000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            239475600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            127280505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           736612380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45789840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     779978160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4367774340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        116282880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6413193705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        649.020354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    262043750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    329940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9289350750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9881334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1746105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1746115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1746105                       # number of overall hits
system.cpu.icache.overall_hits::total         1746115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1246                       # number of overall misses
system.cpu.icache.overall_misses::total          1248                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    100349500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100349500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    100349500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100349500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1747351                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1747363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1747351                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1747363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000713                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000713                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000714                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80537.319422                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80408.253205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80537.319422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80408.253205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          485                       # number of writebacks
system.cpu.icache.writebacks::total               485                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          947                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          947                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          947                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          947                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     80536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     80536000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80536000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85043.294615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85043.294615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85043.294615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85043.294615                       # average overall mshr miss latency
system.cpu.icache.replacements                    485                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1746105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1746115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1248                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    100349500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100349500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1747351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1747363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80537.319422                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80408.253205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     80536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85043.294615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85043.294615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              831051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1713.507216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3495675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3495675                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2656212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2656213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2656212                       # number of overall hits
system.cpu.dcache.overall_hits::total         2656213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       815783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         815786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       815783                       # number of overall misses
system.cpu.dcache.overall_misses::total        815786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56838492695                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56838492695                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56838492695                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56838492695                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3471995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3471999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3471995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3471999                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234961                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234961                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234961                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234961                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69673.543939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69673.287719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69673.543939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69673.287719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1531133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.660968                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28455                       # number of writebacks
system.cpu.dcache.writebacks::total             28455                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       609778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       609778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       609778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       609778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16428444195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16428444195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16428444195                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16428444195                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79747.793476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79747.793476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79747.793476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79747.793476                       # average overall mshr miss latency
system.cpu.dcache.replacements                 204982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2345888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2345889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       805655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        805658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  56064003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56064003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3151543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3151547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69588.102848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69587.843725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       609697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       609697                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       195958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       195958                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15668367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15668367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79957.784321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79957.784321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    774489695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    774489695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76470.151560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76470.151560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    760076695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    760076695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75652.104608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75652.104608                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104389184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.028097                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2776408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            204982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.544643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.028095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7150004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7150004                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359133980334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806320                       # Number of bytes of host memory used
host_op_rate                                    96915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   697.19                       # Real time elapsed on the host
host_tick_rate                               42443220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029591                       # Number of seconds simulated
sim_ticks                                 29591150000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       551870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1103496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4244526                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239554                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4339674                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3112460                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4244526                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1132066                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4655345                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          148303                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66227                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19968920                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13617075                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239584                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4341507                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9313815                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     57742239                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.877903                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.260606                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47444724     82.17%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2639843      4.57%     86.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       440510      0.76%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       684629      1.19%     88.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1154516      2.00%     90.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       626388      1.08%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235592      0.41%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174530      0.30%     92.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4341507      7.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     57742239                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.972743                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.972743                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46230715                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62916041                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3576881                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6554187                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240497                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2454209                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9654004                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51198                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1214815                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4686                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4655345                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5261119                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              53367435                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39573166                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          285                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078661                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5448170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3260763                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.668666                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59056489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.135977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.546757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47658378     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           832411      1.41%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           671228      1.14%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           711664      1.21%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1023391      1.73%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1125491      1.91%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1437276      2.43%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340894      0.58%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5255756      8.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59056489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42749408                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25404222                       # number of floating regfile writes
system.switch_cpus.idleCycles                  125811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270151                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3563930                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.961225                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11170163                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1214495                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24767786                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9963524                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           36                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1417458                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59995093                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9955668                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       435682                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56887479                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         249777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2051162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240497                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2449003                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        92667                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       179669                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1114                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1162                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1691575                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       358872                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1114                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72178964                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55904574                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596935                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43086115                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.944616                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56008945                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53118163                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25642499                       # number of integer regfile writes
system.switch_cpus.ipc                       0.506908                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.506908                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115134      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27045624     47.18%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          899      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           266      0.00%     47.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766696      4.83%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165161      7.27%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101512      0.18%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795609      6.62%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44893      0.08%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058112      7.08%     73.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896691      6.80%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4404826      7.68%     87.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1098880      1.92%     89.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5688613      9.92%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140221      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57323167                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26732014                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52863882                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25665500                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27852183                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1085675                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018940                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          339560     31.28%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180899     16.66%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247303     22.78%     70.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67164      6.19%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9847      0.91%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         116269     10.71%     88.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20607      1.90%     90.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       103701      9.55%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          325      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31561694                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122097646                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30239074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41446954                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59994984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57323167                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9303027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       173036                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13437595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59056489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.970650                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.862744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41486015     70.25%     70.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4581255      7.76%     78.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3235570      5.48%     83.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2682190      4.54%     88.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2386102      4.04%     92.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1676591      2.84%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1419218      2.40%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       934853      1.58%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       654695      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59056489                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.968586                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5261160                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       196941                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        88334                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9963524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1417458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18722604                       # number of misc regfile reads
system.switch_cpus.numCycles                 59182300                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38043032                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4319959                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4610075                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1853314                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        476714                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149739320                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61770467                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71713081                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7795077                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1456527                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240497                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8367808                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13329933                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45031517                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60221266                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12953695                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113406619                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121328742                       # The number of ROB writes
system.switch_cpus.timesIdled                    1425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       528150                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         528150                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             525465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        55929                       # Transaction distribution
system.membus.trans_dist::CleanEvict           495941                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26162                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        525464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1655123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1655123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1655123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38883584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38883584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38883584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            551626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  551626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              551626                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1448064500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2957077250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29591150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       174664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1059602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596056                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       279488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47730560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48010048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          607211                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3579456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1236449                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.427151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 708299     57.28%     57.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 528150     42.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1236449                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          750154500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940582500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3277999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          286                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        77327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77613                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          286                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        77327                       # number of overall hits
system.l2.overall_hits::total                   77613                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1899                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       549726                       # number of demand (read+write) misses
system.l2.demand_misses::total                 551625                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1899                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       549726                       # number of overall misses
system.l2.overall_misses::total                551625                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    164673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  46430631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46595304000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    164673000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  46430631000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46595304000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627053                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627053                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.869108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.876682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876656                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.869108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.876682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876656                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86715.639810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84461.406228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84469.166553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86715.639810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84461.406228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84469.166553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               55929                       # number of writebacks
system.l2.writebacks::total                     55929                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       549726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            551625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       549726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           551625                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    145683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  40933351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41079034000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    145683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  40933351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41079034000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.869108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.876682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.869108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.876682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76715.639810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74461.369846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74469.130297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76715.639810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74461.369846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74469.130297                       # average overall mshr miss latency
system.l2.replacements                         607211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118735                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118735                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2182                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       472808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        472808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4835                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2173001500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2173001500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.844017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83059.456464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83059.456464                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1911381500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1911381500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.844017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844017                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73059.456464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73059.456464                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    164673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    164673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.869108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86715.639810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86715.639810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    145683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.869108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76715.639810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76715.639810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        72492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       523564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          523564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  44257629500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44257629500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.878381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84531.460337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84531.460337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       523564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       523564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  39021969500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  39021969500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.878381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.878381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74531.422138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74531.422138                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      811952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    609259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.332688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     345.742413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.597800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1700.659787                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.168820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.830400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10675011                       # Number of tag accesses
system.l2.tags.data_accesses                 10675011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29591150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       121536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     35182528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35304064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       121536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3579456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3579456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       549727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              551626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        55929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              55929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4107174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1188954400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1193061574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4107174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4107174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120963734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120963734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120963734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4107174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1188954400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1314025308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     55920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    549128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000636837750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3460                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1116658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52547                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      551626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      55929                       # Number of write requests accepted
system.mem_ctrls.readBursts                    551626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    55929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2697                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7970760250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2755135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18302516500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14465.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33215.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35997                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                551626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                55929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  180400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       174344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.798880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.283395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.848196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83423     47.85%     47.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42446     24.35%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16287      9.34%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9808      5.63%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4957      2.84%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3654      2.10%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2427      1.39%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1676      0.96%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9666      5.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       174344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     159.501734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.142190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    271.093410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2674     77.28%     77.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           97      2.80%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          113      3.27%     83.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          146      4.22%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          137      3.96%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          144      4.16%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           70      2.02%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           24      0.69%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      0.52%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           19      0.55%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            8      0.23%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3460                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.163584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.153229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.605795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3192     92.25%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      1.50%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              149      4.31%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      1.59%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3460                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35265728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3579264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35304064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3579456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1191.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1193.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29591074000                       # Total gap between requests
system.mem_ctrls.avgGap                      48705.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       121536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     35144192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3579264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4107173.935450294986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1187658877.738783359528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120957245.662976935506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       549727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        55929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67423500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18235093000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 725219603250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35504.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33171.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12966790.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            554335320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            294621030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1850880780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          139447080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2335632000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13100736930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        330802080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18606455220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.784458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    743637000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    988000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27859513000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            690545100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            367014450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2083452000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152486640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2335632000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13004909100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        411499200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19045538490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.622789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    948377750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    988000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27654772250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    39472484500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7004410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7004420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7004410                       # number of overall hits
system.cpu.icache.overall_hits::total         7004420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4062                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4060                       # number of overall misses
system.cpu.icache.overall_misses::total          4062                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    310141000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310141000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    310141000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310141000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7008470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7008482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7008470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7008482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000580                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000580                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76389.408867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76351.797144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76389.408867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76351.797144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          446                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2667                       # number of writebacks
system.cpu.icache.writebacks::total              2667                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          928                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          928                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3132                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    251543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    251543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    251543000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    251543000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80313.856960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80313.856960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80313.856960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80313.856960                       # average overall mshr miss latency
system.cpu.icache.replacements                   2667                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7004410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7004420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4062                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    310141000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310141000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7008470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7008482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76389.408867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76351.797144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          928                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          928                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    251543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    251543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80313.856960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80313.856960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7007554                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2235.977664                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14020098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14020098                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10718095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10718096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10718095                       # number of overall hits
system.cpu.dcache.overall_hits::total        10718096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3240285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3240288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3240285                       # number of overall misses
system.cpu.dcache.overall_misses::total       3240288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 224885355582                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224885355582                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 224885355582                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224885355582                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13958380                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13958384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13958380                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13958384                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232139                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232139                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232139                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232139                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69402.955475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69402.891219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69402.955475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69402.891219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5496703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            131205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.894006                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147190                       # number of writebacks
system.cpu.dcache.writebacks::total            147190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2407227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2407227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2407227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2407227                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  64668456089                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64668456089                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  64668456089                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64668456089                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059682                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059682                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77627.795530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77627.795530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77627.795530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77627.795530                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9380219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9380220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3198888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3198891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 221792895500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 221792895500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12579107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12579111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69334.373539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69334.308515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2406869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2406869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792019                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792019                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  61636256500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61636256500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77821.689252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77821.689252                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3092460082                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3092460082                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030014                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74702.516656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74702.516656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3032199589                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3032199589                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73885.805916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73885.805916                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359133980334500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.112468                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11551157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.865920                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.112466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28749829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28749829                       # Number of data accesses

---------- End Simulation Statistics   ----------
