`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03.11.2016 12:11:16
// Design Name: 
// Module Name: sat14
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
// Saturation protection with compilation-time configurable params
//
//////////////////////////////////////////////////////////////////////////////////

//(* keep_hierarchy = "yes" *) 
module satprotect #(
   parameter     Ri  = 15, 
   parameter     Ro  = 14,
   parameter     SAT = 14
)
(
    //input clk,rst,
    input  signed [Ri-1:0] in,    // input signal
    output signed [Ro-1:0] out,    // output signal
    output                 issat
    );
    
    wire pos_sat, neg_sat;
    
    assign pos_sat = ( ~in[Ri-1] ) & (     |in[Ri-2:SAT-1]  );
    assign neg_sat = (  in[Ri-1] ) & ( ~ ( &in[Ri-2:SAT-1] ) );
    assign issat = (pos_sat|neg_sat);
    
    generate
      if (SAT<Ro)
        assign out = (pos_sat|neg_sat) ? { in[Ri-1] , {Ro-SAT+1{in[Ri-1]}} , {SAT-2{~in[Ri-1]}} }  :  in[Ro-1:0] ;
      else
        assign out = (pos_sat|neg_sat) ? { in[Ri-1] , {Ro-1{~in[Ri-1]}} }  :  in[Ro-1:0] ;
    endgenerate
    
endmodule

/* 
Instantiation example:

satprotect #(.Ri(15),.Ro(14),.SAT(14)) i_satprotect ( .in(IN), .out(OUT) );



Documentation reference


out limits for each lim input 

 SAT  |    min  |   max 
   0  |     -1  |     0
   1  |     -2  |     1
   2  |     -4  |     3
   3  |     -8  |     7
   4  |    -16  |    15
   5  |    -32  |    31
   6  |    -64  |    63
   7  |   -128  |   127
   8  |   -256  |   255
   9  |   -512  |   511
  10  |  -1024  |  1023
  11  |  -2048  |  2047
  12  |  -4096  |  4095
  13  |  -8192  |  8191

*/


