/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 344 272)
	(text "DualLoop4B5BChannels" (rect 5 0 147 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 235 24 252)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Loop_Input_1" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Loop_Input_1" (rect 21 27 103 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Loop_Input_2" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Loop_Input_2" (rect 21 43 103 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "BaudCLKx4" (rect 0 0 68 19)(font "Intel Clear" (font_size 8)))
		(text "BaudCLKx4" (rect 21 59 89 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 75 65 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 328 32)
		(output)
		(text "DataRX[1..0][31..0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "DataRX[1..0][31..0]" (rect 193 27 307 46)(font "Intel Clear" (font_size 8)))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "Addr[1..0][12..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "Addr[1..0][12..0]" (rect 208 43 307 62)(font "Intel Clear" (font_size 8)))
		(line (pt 328 48)(pt 312 48)(line_width 3))
	)
	(port
		(pt 328 64)
		(output)
		(text "RAM_ClkEn[1..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_ClkEn[1..0]" (rect 210 59 307 78)(font "Intel Clear" (font_size 8)))
		(line (pt 328 64)(pt 312 64)(line_width 3))
	)
	(port
		(pt 328 80)
		(output)
		(text "CRC_Success_Flag[1..0]" (rect 0 0 140 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Success_Flag[1..0]" (rect 167 75 307 94)(font "Intel Clear" (font_size 8)))
		(line (pt 328 80)(pt 312 80)(line_width 3))
	)
	(port
		(pt 328 96)
		(output)
		(text "LoopInterruptFlag[1..0]" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "LoopInterruptFlag[1..0]" (rect 171 91 307 110)(font "Intel Clear" (font_size 8)))
		(line (pt 328 96)(pt 312 96)(line_width 3))
	)
	(port
		(pt 328 112)
		(output)
		(text "FailedMessageCount[1..0][31..0]" (rect 0 0 191 19)(font "Intel Clear" (font_size 8)))
		(text "FailedMessageCount[1..0][31..0]" (rect 116 107 307 126)(font "Intel Clear" (font_size 8)))
		(line (pt 328 112)(pt 312 112)(line_width 3))
	)
	(port
		(pt 328 128)
		(output)
		(text "PreamblePatternFlag[1..0]" (rect 0 0 156 19)(font "Intel Clear" (font_size 8)))
		(text "PreamblePatternFlag[1..0]" (rect 151 123 307 142)(font "Intel Clear" (font_size 8)))
		(line (pt 328 128)(pt 312 128)(line_width 3))
	)
	(port
		(pt 328 144)
		(output)
		(text "CRC_CalculationByte[1..0][7..0]" (rect 0 0 185 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_CalculationByte[1..0][7..0]" (rect 122 139 307 158)(font "Intel Clear" (font_size 8)))
		(line (pt 328 144)(pt 312 144)(line_width 3))
	)
	(port
		(pt 328 160)
		(output)
		(text "LatchedDataByte[1..0][7..0]" (rect 0 0 164 19)(font "Intel Clear" (font_size 8)))
		(text "LatchedDataByte[1..0][7..0]" (rect 143 155 307 174)(font "Intel Clear" (font_size 8)))
		(line (pt 328 160)(pt 312 160)(line_width 3))
	)
	(port
		(pt 328 176)
		(output)
		(text "Input_5B_data[9..0]" (rect 0 0 119 19)(font "Intel Clear" (font_size 8)))
		(text "Input_5B_data[9..0]" (rect 188 171 307 190)(font "Intel Clear" (font_size 8)))
		(line (pt 328 176)(pt 312 176)(line_width 3))
	)
	(port
		(pt 328 192)
		(output)
		(text "Nibble_Clk_Count[3..0]" (rect 0 0 138 19)(font "Intel Clear" (font_size 8)))
		(text "Nibble_Clk_Count[3..0]" (rect 169 187 307 206)(font "Intel Clear" (font_size 8)))
		(line (pt 328 192)(pt 312 192)(line_width 3))
	)
	(port
		(pt 328 208)
		(output)
		(text "Clk_Nibble_Enable" (rect 0 0 113 19)(font "Intel Clear" (font_size 8)))
		(text "Clk_Nibble_Enable" (rect 194 203 307 222)(font "Intel Clear" (font_size 8)))
		(line (pt 328 208)(pt 312 208))
	)
	(port
		(pt 328 224)
		(output)
		(text "CRC_Failure_Flag[1..0]" (rect 0 0 134 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Failure_Flag[1..0]" (rect 173 219 307 238)(font "Intel Clear" (font_size 8)))
		(line (pt 328 224)(pt 312 224)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 312 240))
	)
)
