
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/../scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/button_parser.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/dac.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/debouncer.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/edge_detector.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/fcw_ram.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/fsm.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/nco.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/sq_wave_gen.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/synchronizer.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/z1top.v }
## set CONSTRAINTS { /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/z1top.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2678.262 ; gain = 0.000 ; free physical = 59448 ; free virtual = 66365
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.461 ; gain = 0.000 ; free physical = 59012 ; free virtual = 65927
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.398 ; gain = 0.000 ; free physical = 58497 ; free virtual = 65415
Restored from archive | CPU: 0.040000 secs | Memory: 1.162888 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.398 ; gain = 0.000 ; free physical = 58497 ; free virtual = 65415
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.398 ; gain = 0.000 ; free physical = 58497 ; free virtual = 65415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.398 ; gain = 43.137 ; free physical = 58497 ; free virtual = 65414
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/z1top.xdc]
Finished Parsing XDC File [/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/src/z1top.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2804.945 ; gain = 83.547 ; free physical = 58483 ; free virtual = 65401

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dab35921

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2864.758 ; gain = 59.812 ; free physical = 58477 ; free virtual = 65394

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dab35921

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dab35921

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f058aca4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f058aca4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f058aca4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f058aca4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
Ending Logic Optimization Task | Checksum: 16f38eef3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16f38eef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16f38eef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
Ending Netlist Obfuscation Task | Checksum: 16f38eef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.758 ; gain = 0.000 ; free physical = 58300 ; free virtual = 65217
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 58245 ; free virtual = 65162
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 838c73f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 58245 ; free virtual = 65162
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 58245 ; free virtual = 65162

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'bp/button_edge_detector/mode_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	gen/mode_reg {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfce725c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3124.242 ; gain = 0.000 ; free physical = 58274 ; free virtual = 65191

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e8fb6ff9

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58289 ; free virtual = 65207

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e8fb6ff9

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58289 ; free virtual = 65207
Phase 1 Placer Initialization | Checksum: e8fb6ff9

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58289 ; free virtual = 65207

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15b592c2e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58288 ; free virtual = 65206

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1039f3724

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58287 ; free virtual = 65205

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1039f3724

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58287 ; free virtual = 65205

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.254 ; gain = 0.000 ; free physical = 58271 ; free virtual = 65189

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16fcc5ff7

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58271 ; free virtual = 65189
Phase 2.4 Global Placement Core | Checksum: 20d02fa52

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58270 ; free virtual = 65188
Phase 2 Global Placement | Checksum: 20d02fa52

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58270 ; free virtual = 65188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b92e843

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58270 ; free virtual = 65188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26aa9f0d1

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58269 ; free virtual = 65187

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ef92e6dd

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58269 ; free virtual = 65187

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 256085dfe

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3148.254 ; gain = 24.012 ; free physical = 58269 ; free virtual = 65187

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 234ac324e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16db8f8eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c73480ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186
Phase 3 Detail Placement | Checksum: 1c73480ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e0b84c38

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.622 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2b0b94f3a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.258 ; gain = 0.000 ; free physical = 58268 ; free virtual = 65186
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f3249a56

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.258 ; gain = 0.000 ; free physical = 58268 ; free virtual = 65186
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e0b84c38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.622. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1077f7474

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186
Phase 4.1 Post Commit Optimization | Checksum: 1077f7474

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58268 ; free virtual = 65186

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1077f7474

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1077f7474

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187
Phase 4.3 Placer Reporting | Checksum: 1077f7474

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.258 ; gain = 0.000 ; free physical = 58269 ; free virtual = 65187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8b12b749

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187
Ending Placer Task | Checksum: 8b0b6229

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3156.258 ; gain = 32.016 ; free physical = 58269 ; free virtual = 65187
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3157.262 ; gain = 0.000 ; free physical = 58280 ; free virtual = 65200
INFO: [Common 17-1381] The checkpoint '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1bab7800 ConstDB: 0 ShapeSum: 6f5fea29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109c3a3a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3224.883 ; gain = 67.621 ; free physical = 58121 ; free virtual = 65036
Post Restoration Checksum: NetGraph: b99bf62e NumContArr: 5027ad78 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109c3a3a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3224.883 ; gain = 67.621 ; free physical = 58121 ; free virtual = 65037

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109c3a3a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3232.879 ; gain = 75.617 ; free physical = 58104 ; free virtual = 65020

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109c3a3a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3232.879 ; gain = 75.617 ; free physical = 58104 ; free virtual = 65020
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c9b4e384

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58094 ; free virtual = 65011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.664  | TNS=0.000  | WHS=-0.095 | THS=-1.657 |

Phase 2 Router Initialization | Checksum: 1eab6fdd7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58094 ; free virtual = 65011

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000155328 %
  Global Horizontal Routing Utilization  = 8.45166e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 104
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 104
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1eab6fdd7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58091 ; free virtual = 65009
Phase 3 Initial Routing | Checksum: 2188c2157

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58092 ; free virtual = 65009

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 235dbc213

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58092 ; free virtual = 65010

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e4122664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010
Phase 4 Rip-up And Reroute | Checksum: 1e4122664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e4122664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e4122664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010
Phase 5 Delay and Skew Optimization | Checksum: 1e4122664

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 154da794b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.251  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ac0a249a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010
Phase 6 Post Hold Fix | Checksum: 1ac0a249a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0211763 %
  Global Horizontal Routing Utilization  = 0.00912779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db16e48c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58093 ; free virtual = 65010

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db16e48c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58090 ; free virtual = 65008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 160b335c7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58090 ; free virtual = 65008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.251  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 160b335c7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58091 ; free virtual = 65008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58111 ; free virtual = 65028

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.762 ; gain = 98.500 ; free physical = 58111 ; free virtual = 65029
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3266.734 ; gain = 2.969 ; free physical = 58108 ; free virtual = 65028
INFO: [Common 17-1381] The checkpoint '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab4/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net bp/button_edge_detector/sq_wave_buttons[0] is a gated clock net sourced by a combinational pin bp/button_edge_detector/mode_i_2/O, cell bp/button_edge_detector/mode_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT bp/button_edge_detector/mode_i_2 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
gen/mode_reg
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3628.195 ; gain = 329.809 ; free physical = 58051 ; free virtual = 64969
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 13:09:00 2024...
