head	1.4;
access;
symbols
	OPENBSD_6_0:1.4.0.4
	OPENBSD_6_0_BASE:1.4
	OPENBSD_5_9:1.4.0.2
	OPENBSD_5_9_BASE:1.4
	OPENBSD_5_8:1.3.0.6
	OPENBSD_5_8_BASE:1.3
	OPENBSD_5_7:1.3.0.2
	OPENBSD_5_7_BASE:1.3
	OPENBSD_5_6:1.2.0.6
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.4
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.2
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.1.1.1.0.12
	OPENBSD_5_3_BASE:1.1.1.1
	OPENBSD_5_2:1.1.1.1.0.10
	OPENBSD_5_2_BASE:1.1.1.1
	OPENBSD_5_1_BASE:1.1.1.1
	OPENBSD_5_1:1.1.1.1.0.8
	OPENBSD_5_0:1.1.1.1.0.6
	OPENBSD_5_0_BASE:1.1.1.1
	OPENBSD_4_9:1.1.1.1.0.4
	OPENBSD_4_9_BASE:1.1.1.1
	OPENBSD_4_8:1.1.1.1.0.2
	OPENBSD_4_8_BASE:1.1.1.1
	jasper_20100708:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2015.12.23.11.12.53;	author bentley;	state Exp;
branches;
next	1.3;
commitid	MKpioyrMHHuGy5Ub;

1.3
date	2014.09.27.17.50.28;	author jasper;	state Exp;
branches;
next	1.2;
commitid	1PoEG67rljstlVy0;

1.2
date	2013.04.18.17.57.07;	author bentley;	state Exp;
branches;
next	1.1;

1.1
date	2010.07.08.18.58.23;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2010.07.08.18.58.23;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.4
log
@Update to iverilog-10.0.
@
text
@@@comment $OpenBSD: PLIST,v 1.3 2014/09/27 17:50:28 jasper Exp $
@@bin bin/iverilog
bin/iverilog-vpi
@@bin bin/vvp
include/iverilog/
include/iverilog/_pli_types.h
include/iverilog/acc_user.h
include/iverilog/ivl_target.h
include/iverilog/sv_vpi_user.h
include/iverilog/veriuser.h
include/iverilog/vpi_user.h
lib/ivl/
lib/ivl/blif-s.conf
lib/ivl/blif.conf
@@bin lib/ivl/blif.tgt
@@bin lib/ivl/cadpli.vpl
lib/ivl/include/
lib/ivl/include/constants.vams
lib/ivl/include/disciplines.vams
@@bin lib/ivl/ivl
@@bin lib/ivl/ivlpp
lib/ivl/null-s.conf
lib/ivl/null.conf
@@bin lib/ivl/null.tgt
lib/ivl/pcb-s.conf
lib/ivl/pcb.conf
@@bin lib/ivl/pcb.tgt
lib/ivl/sizer-s.conf
lib/ivl/sizer.conf
@@bin lib/ivl/sizer.tgt
lib/ivl/stub-s.conf
lib/ivl/stub.conf
@@bin lib/ivl/stub.tgt
lib/ivl/system.sft
@@bin lib/ivl/system.vpi
lib/ivl/v2005_math.sft
@@bin lib/ivl/v2005_math.vpi
lib/ivl/v2009.sft
@@bin lib/ivl/v2009.vpi
lib/ivl/va_math.sft
@@bin lib/ivl/va_math.vpi
lib/ivl/vhdl-s.conf
lib/ivl/vhdl.conf
@@bin lib/ivl/vhdl.tgt
lib/ivl/vhdl_sys.sft
@@bin lib/ivl/vhdl_sys.vpi
@@bin lib/ivl/vhdlpp
lib/ivl/vlog95-s.conf
lib/ivl/vlog95.conf
@@bin lib/ivl/vlog95.tgt
@@bin lib/ivl/vpi_debug.vpi
lib/ivl/vvp-s.conf
lib/ivl/vvp.conf
@@bin lib/ivl/vvp.tgt
lib/libveriuser.a
lib/libvpi.a
@@man man/man1/iverilog-vpi.1
@@man man/man1/iverilog.1
@@man man/man1/vvp.1
share/doc/iverilog/
@@comment share/doc/iverilog/BUGS.txt
share/doc/iverilog/QUICK_START.txt
share/doc/iverilog/README.txt
share/doc/iverilog/attributes.txt
@@comment share/doc/iverilog/cygwin.txt
share/doc/iverilog/developer-quick-start.txt
share/doc/iverilog/extensions.txt
share/doc/iverilog/glossary.txt
share/doc/iverilog/ieee1364-notes.txt
share/doc/iverilog/ivl_target.txt
share/doc/iverilog/ivlpp/
share/doc/iverilog/ivlpp/ivlpp.txt
share/doc/iverilog/lpm.txt
@@comment share/doc/iverilog/macosx.txt
@@comment share/doc/iverilog/mingw.txt
share/doc/iverilog/netlist.txt
share/doc/iverilog/swift.txt
share/doc/iverilog/t-dll.txt
share/doc/iverilog/va_math.txt
share/doc/iverilog/vpi.txt
share/doc/iverilog/vvp/
share/doc/iverilog/vvp/README.txt
share/doc/iverilog/vvp/opcodes.txt
share/doc/iverilog/xilinx-hint.txt
@


1.3
log
@update to iverilog-0.9.7
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.2 2013/04/18 17:57:07 bentley Exp $
d9 1
d13 3
d25 6
d38 2
d45 7
@


1.2
log
@Update to iverilog-0.9.6.

ok jasper@@
@
text
@d1 1
a1 1
@@comment $OpenBSD: PLIST,v 1.1.1.1 2010/07/08 18:58:23 jasper Exp $
d7 4
d14 2
d18 2
d21 2
d24 1
d26 1
d28 1
d30 2
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
@@comment $OpenBSD$
a6 4
include/iverilog/acc_user.h
include/iverilog/ivl_target.h
include/iverilog/veriuser.h
include/iverilog/vpi_user.h
a9 2
lib/ivl/include/constants.vams
lib/ivl/include/disciplines.vams
a11 2
lib/ivl/null-s.conf
lib/ivl/null.conf
a12 2
lib/ivl/stub-s.conf
lib/ivl/stub.conf
a13 1
lib/ivl/system.sft
a14 1
lib/ivl/v2005_math.sft
a15 1
lib/ivl/va_math.sft
a16 2
lib/ivl/vhdl-s.conf
lib/ivl/vhdl.conf
@


1.1.1.1
log
@import iverilog 0.9.2

Icarus Verilog is a Verilog simulation and synthesis tool. It operates
as a compiler, compiling source code writen in Verilog (IEEE-1364) into
some target format. For batch simulation, the compiler can generate C++
code that is compiled and linked with a run time library (called "vvm")
then executed as a command to run the simulation. For synthesis, the
compiler generates netlists in the desired format.
@
text
@@
