[05/02 00:23:05      0s] 
[05/02 00:23:05      0s] Cadence Innovus(TM) Implementation System.
[05/02 00:23:05      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/02 00:23:05      0s] 
[05/02 00:23:05      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[05/02 00:23:05      0s] Options:	-nowin -common_ui -files /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl 
[05/02 00:23:05      0s] Date:		Sat May  2 00:23:05 2020
[05/02 00:23:05      0s] Host:		eda-1.EECS.Berkeley.EDU (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU X5550 @ 2.67GHz 8192KB)
[05/02 00:23:05      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[05/02 00:23:05      0s] 
[05/02 00:23:05      0s] License:
[05/02 00:23:05      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/02 00:23:05      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/02 00:23:12      6s] 
[05/02 00:23:12      6s] ***************************************************************************************
[05/02 00:23:12      6s] ***************************************************************************************
[05/02 00:23:12      6s] 
[05/02 00:23:24     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[05/02 00:23:24     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[05/02 00:23:24     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[05/02 00:23:24     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[05/02 00:23:24     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[05/02 00:23:24     17s] @(#)CDS: CPE v18.10-p005
[05/02 00:23:24     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[05/02 00:23:24     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[05/02 00:23:24     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/02 00:23:24     17s] @(#)CDS: RCDB 11.13
[05/02 00:23:24     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26392_eda-1.EECS.Berkeley.EDU_cs199-ccz_Ty16io.

[05/02 00:23:24     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26392_eda-1.EECS.Berkeley.EDU_cs199-ccz_Ty16io.
[05/02 00:23:24     17s] 
[05/02 00:23:24     17s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] **INFO:  MMMC transition support version v31-84 
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] #@ Processing -files option
[05/02 00:23:25     18s] @innovus 1> source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/02 00:23:25     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/02 00:23:25     18s] @file(par.tcl) 1: puts "set_db design_process_node 7" 
[05/02 00:23:25     18s] set_db design_process_node 7
[05/02 00:23:25     18s] @file(par.tcl) 2: set_db design_process_node 7
[05/02 00:23:25     18s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/02 00:23:25     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/02 00:23:25     18s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/02 00:23:25     18s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/02 00:23:25     18s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/02 00:23:25     18s] Updating process node dependent CCOpt properties for the 7nm process node.
[05/02 00:23:25     18s] @file(par.tcl) 3: puts "set_multi_cpu_usage -local_cpu 12" 
[05/02 00:23:25     18s] set_multi_cpu_usage -local_cpu 12
[05/02 00:23:25     18s] @file(par.tcl) 4: set_multi_cpu_usage -local_cpu 12
[05/02 00:23:25     18s] @file(par.tcl) 5: puts "set_db timing_analysis_cppr both" 
[05/02 00:23:25     18s] set_db timing_analysis_cppr both
[05/02 00:23:25     18s] @file(par.tcl) 6: set_db timing_analysis_cppr both
[05/02 00:23:25     18s] @file(par.tcl) 7: puts "set_db timing_analysis_type ocv" 
[05/02 00:23:25     18s] set_db timing_analysis_type ocv
[05/02 00:23:25     18s] @file(par.tcl) 8: set_db timing_analysis_type ocv
[05/02 00:23:25     18s] @file(par.tcl) 9: puts "set_library_unit -time 1ps" 
[05/02 00:23:25     18s] set_library_unit -time 1ps
[05/02 00:23:25     18s] @file(par.tcl) 10: set_library_unit -time 1ps
[05/02 00:23:25     18s] @file(par.tcl) 11: puts "read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }" 
[05/02 00:23:25     18s] read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }
[05/02 00:23:25     18s] @file(par.tcl) 12: read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef ...
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef ...
[05/02 00:23:25     18s] Set DBUPerIGU to M1 pitch 576.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/02 00:23:25     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/02 00:23:25     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/02 00:23:25     18s] SIZE height.
[05/02 00:23:25     18s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[05/02 00:23:25     18s] To increase the message display limit, refer to the product command reference manual.
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef ...
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef ...
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef ...
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] viaInitial starts at Sat May  2 00:23:25 2020
[05/02 00:23:25     18s] viaInitial ends at Sat May  2 00:23:25 2020
[05/02 00:23:25     18s] @file(par.tcl) 13: puts "read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl" 
[05/02 00:23:25     18s] read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/02 00:23:25     18s] @file(par.tcl) 14: read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/02 00:23:25     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/02 00:23:25     18s] @file(mmmc.tcl) 1: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]" 
[05/02 00:23:25     18s] create_constraint_mode -name my_constraint_mode -sdc_files /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc
[05/02 00:23:25     18s] @file(mmmc.tcl) 2: create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]
[05/02 00:23:25     18s] @file(mmmc.tcl) 3: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib]" 
[05/02 00:23:25     18s] create_library_set -name PVT_0P63V_100C.setup_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib
[05/02 00:23:25     18s] @file(mmmc.tcl) 4: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib]
[05/02 00:23:25     18s] @file(mmmc.tcl) 5: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib]" 
[05/02 00:23:25     18s] create_library_set -name PVT_0P77V_0C.hold_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib
[05/02 00:23:25     18s] @file(mmmc.tcl) 6: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib]
[05/02 00:23:25     18s] @file(mmmc.tcl) 7: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
[05/02 00:23:25     18s] create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
[05/02 00:23:25     18s] @file(mmmc.tcl) 8: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/02 00:23:25     18s] @file(mmmc.tcl) 9: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
[05/02 00:23:25     18s] create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
[05/02 00:23:25     18s] @file(mmmc.tcl) 10: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/02 00:23:25     18s] @file(mmmc.tcl) 11: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/02 00:23:25     18s] create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/02 00:23:25     18s] @file(mmmc.tcl) 12: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/02 00:23:25     18s] @file(mmmc.tcl) 13: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/02 00:23:25     18s] create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/02 00:23:25     18s] @file(mmmc.tcl) 14: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/02 00:23:25     18s] @file(mmmc.tcl) 15: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
[05/02 00:23:25     18s] create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/02 00:23:25     18s] @file(mmmc.tcl) 16: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/02 00:23:25     18s] @file(mmmc.tcl) 17: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
[05/02 00:23:25     18s] create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/02 00:23:25     18s] @file(mmmc.tcl) 18: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/02 00:23:25     18s] @file(mmmc.tcl) 19: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
[05/02 00:23:25     18s] create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/02 00:23:25     18s] @file(mmmc.tcl) 20: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/02 00:23:25     18s] @file(mmmc.tcl) 21: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
[05/02 00:23:25     18s] create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/02 00:23:25     18s] @file(mmmc.tcl) 22: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/02 00:23:25     18s] @file(mmmc.tcl) 23: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }" 
[05/02 00:23:25     18s] set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/02 00:23:25     18s] @file(mmmc.tcl) 24: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/02 00:23:25     18s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/02 00:23:25     18s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/02 00:23:25     18s] 
[05/02 00:23:25     18s] Threads Configured:12
[05/02 00:23:27     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib.
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/02 00:23:27     38s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 11230)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 14483)
[05/02 00:23:27     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_SS_170906.
[05/02 00:23:27     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib.
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 14483)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 11230)
[05/02 00:23:27     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_SS_170906.
[05/02 00:23:27     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib.
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 14483)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 11230)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/02 00:23:27     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906.
[05/02 00:23:27     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib.
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 14483)
[05/02 00:23:27     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 11230)
[05/02 00:23:27     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x4_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/02 00:23:27     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib)
[05/02 00:23:27     42s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib)
[05/02 00:23:27     42s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib.
[05/02 00:23:27     42s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib)
[05/02 00:23:27     42s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib)
[05/02 00:23:27     42s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib)
[05/02 00:23:27     42s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib)
[05/02 00:23:27     42s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib.
[05/02 00:23:27     42s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib.
[05/02 00:23:27     42s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib.
[05/02 00:23:27     42s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib.
[05/02 00:23:27     42s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib.
[05/02 00:23:27     42s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib.
[05/02 00:23:27     42s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib.
[05/02 00:23:27     42s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib.
[05/02 00:23:27     42s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib.
[05/02 00:23:27     42s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_SS_170906.
[05/02 00:23:27     42s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib.
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/02 00:23:27     42s] Read 1 cells in library SRAM2RW16x32_PVT_0P63V_100C.
[05/02 00:23:27     43s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib)
[05/02 00:23:27     43s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/02 00:23:27     43s] 
[05/02 00:23:27     43s] Threads Configured:12
[05/02 00:23:29     62s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib.
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 14483)
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 11230)
[05/02 00:23:29     62s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_FF_170906.
[05/02 00:23:29     62s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib.
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 14483)
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 11230)
[05/02 00:23:29     62s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_FF_170906.
[05/02 00:23:29     62s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib.
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 14483)
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 11230)
[05/02 00:23:29     62s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_FF_170906.
[05/02 00:23:29     62s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib.
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 14483)
[05/02 00:23:29     62s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 11230)
[05/02 00:23:29     62s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_FF_170906.
[05/02 00:23:30     70s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib.
[05/02 00:23:30     70s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib.
[05/02 00:23:30     71s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib.
[05/02 00:23:30     71s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib.
[05/02 00:23:30     71s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib.
[05/02 00:23:30     71s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib.
[05/02 00:23:30     71s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib.
[05/02 00:23:30     71s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib.
[05/02 00:23:30     71s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib.
[05/02 00:23:30     71s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib.
[05/02 00:23:30     71s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib.
[05/02 00:23:30     71s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib.
[05/02 00:23:30     71s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib.
[05/02 00:23:30     71s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib.
[05/02 00:23:30     71s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib.
[05/02 00:23:30     71s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib.
[05/02 00:23:30     71s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_FF_170906.
[05/02 00:23:30     71s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib.
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/02 00:23:30     71s] Read 1 cells in library SRAM2RW16x32_PVT_0P77V_0C.
[05/02 00:23:30     73s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib)
[05/02 00:23:31     73s] @file(par.tcl) 15: puts "read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile" 
[05/02 00:23:31     73s] read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/02 00:23:31     73s] @file(par.tcl) 16: read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/02 00:23:31     73s] #% Begin Load netlist data ... (date=05/02 00:23:31, mem=449.9M)
[05/02 00:23:31     73s] *** Begin netlist parsing (mem=715.9M) ***
[05/02 00:23:31     73s] Created 741 new cells from 42 timing libraries.
[05/02 00:23:31     73s] Reading netlist ...
[05/02 00:23:31     73s] Backslashed names will retain backslash and a trailing blank character.
[05/02 00:23:31     73s] Reading verilog netlist '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v'
[05/02 00:23:31     74s] 
[05/02 00:23:31     74s] *** Memory Usage v#1 (Current mem = 715.879M, initial mem = 259.492M) ***
[05/02 00:23:31     74s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=715.9M) ***
[05/02 00:23:31     74s] #% End Load netlist data ... (date=05/02 00:23:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=473.3M, current mem=473.3M)
[05/02 00:23:31     74s] Set top cell to clb_tile.
[05/02 00:23:33     76s] Hooked 1482 DB cells to tlib cells.
[05/02 00:23:33     76s] Starting recursive module instantiation check.
[05/02 00:23:33     76s] No recursion found.
[05/02 00:23:33     76s] Building hierarchical netlist for Cell clb_tile ...
[05/02 00:23:33     76s] *** Netlist is unique.
[05/02 00:23:33     76s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[05/02 00:23:33     76s] Set DBUPerIGU to techSite coreSite width 864.
[05/02 00:23:33     76s] ** info: there are 1694 modules.
[05/02 00:23:33     76s] ** info: there are 6746 stdCell insts.
[05/02 00:23:33     76s] 
[05/02 00:23:33     76s] *** Memory Usage v#1 (Current mem = 783.793M, initial mem = 259.492M) ***
[05/02 00:23:33     76s] @file(par.tcl) 17: puts "init_design" 
[05/02 00:23:33     76s] init_design
[05/02 00:23:33     76s] @file(par.tcl) 18: init_design
[05/02 00:23:33     76s] Set Default Net Delay as 1000 ps.
[05/02 00:23:33     76s] Set Default Net Load as 0.5 pF. 
[05/02 00:23:33     76s] Set Default Input Pin Transition as 0.1 ps.
[05/02 00:23:33     76s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/02 00:23:33     76s] Type 'man IMPTS-17' for more detail.
[05/02 00:23:33     76s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/02 00:23:33     76s] To increase the message display limit, refer to the product command reference manual.
[05/02 00:23:34     76s] Extraction setup Started 
[05/02 00:23:34     76s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/02 00:23:34     76s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/02 00:23:35     77s] Generating auto layer map file.
[05/02 00:23:35     78s] Importing multi-corner technology file(s) for preRoute extraction...
[05/02 00:23:35     78s] /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/02 00:23:37     79s] Generating auto layer map file.
[05/02 00:23:40     82s] Completed (cpu: 0:00:05.9 real: 0:00:06.0)
[05/02 00:23:40     82s] Set Shrink Factor to 1.00000
[05/02 00:23:40     82s] Summary of Active RC-Corners : 
[05/02 00:23:40     82s]  
[05/02 00:23:40     82s]  Analysis View: PVT_0P63V_100C.setup_view
[05/02 00:23:40     82s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/02 00:23:40     82s]     RC-Corner Index       : 0
[05/02 00:23:40     82s]     RC-Corner Temperature : 100 Celsius
[05/02 00:23:40     82s]     RC-Corner Cap Table   : ''
[05/02 00:23:40     82s]     RC-Corner PreRoute Res Factor         : 1
[05/02 00:23:40     82s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 00:23:40     82s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/02 00:23:40     82s]  
[05/02 00:23:40     82s]  Analysis View: PVT_0P77V_0C.hold_view
[05/02 00:23:40     82s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/02 00:23:40     82s]     RC-Corner Index       : 1
[05/02 00:23:40     82s]     RC-Corner Temperature : 0 Celsius
[05/02 00:23:40     82s]     RC-Corner Cap Table   : ''
[05/02 00:23:40     82s]     RC-Corner PreRoute Res Factor         : 1
[05/02 00:23:40     82s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 00:23:40     82s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 00:23:40     82s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)][05/02 00:23:40     82s] Technology file '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.

[05/02 00:23:40     82s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 00:23:40     82s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/02 00:23:40     82s] Updating RC grid for preRoute extraction ...
[05/02 00:23:40     82s] Initializing multi-corner resistance tables ...
[05/02 00:23:40     82s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/02 00:23:40     82s] *Info: initialize multi-corner CTS.
[05/02 00:23:42     83s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc' ...
[05/02 00:23:42     83s] Current (total cpu=0:01:23, real=0:00:37.0, peak res=1755.9M, current mem=829.7M)
[05/02 00:23:42     83s] INFO (CTE): Constraints read successfully.
[05/02 00:23:42     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=844.7M, current mem=844.7M)
[05/02 00:23:42     83s] Current (total cpu=0:01:23, real=0:00:37.0, peak res=1755.9M, current mem=844.7M)
[05/02 00:23:42     83s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc' ...
[05/02 00:23:42     83s] Current (total cpu=0:01:24, real=0:00:37.0, peak res=1755.9M, current mem=844.7M)
[05/02 00:23:42     83s] INFO (CTE): Constraints read successfully.
[05/02 00:23:42     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=845.0M, current mem=845.0M)
[05/02 00:23:42     83s] Current (total cpu=0:01:24, real=0:00:37.0, peak res=1755.9M, current mem=845.0M)
[05/02 00:23:42     83s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc' ...
[05/02 00:23:42     83s] Current (total cpu=0:01:24, real=0:00:37.0, peak res=1755.9M, current mem=845.0M)
[05/02 00:23:42     83s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 9).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 10).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] clb_tile
[05/02 00:23:42     83s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/02 00:23:42     83s] 
[05/02 00:23:42     83s] INFO (CTE): Reading of timing constraints file /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc completed, with 6 WARNING
[05/02 00:23:43     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=846.2M, current mem=846.2M)
[05/02 00:23:43     83s] Current (total cpu=0:01:24, real=0:00:38.0, peak res=1755.9M, current mem=846.2M)
[05/02 00:23:43     83s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/02 00:23:43     83s] Creating Cell Server ...(0, 1, 1, 1)
[05/02 00:23:43     83s] Summary for sequential cells identification: 
[05/02 00:23:43     83s]   Identified SBFF number: 68
[05/02 00:23:43     83s]   Identified MBFF number: 0
[05/02 00:23:43     83s]   Identified SB Latch number: 0
[05/02 00:23:43     83s]   Identified MB Latch number: 0
[05/02 00:23:43     83s]   Not identified SBFF number: 0
[05/02 00:23:43     83s]   Not identified MBFF number: 0
[05/02 00:23:43     83s]   Not identified SB Latch number: 0
[05/02 00:23:43     83s]   Not identified MB Latch number: 0
[05/02 00:23:43     83s]   Number of sequential cells which are not FFs: 36
[05/02 00:23:43     83s] Total number of combinational cells: 636
[05/02 00:23:43     83s] Total number of sequential cells: 104
[05/02 00:23:43     83s] Total number of tristate cells: 0
[05/02 00:23:43     83s] Total number of level shifter cells: 0
[05/02 00:23:43     83s] Total number of power gating cells: 0
[05/02 00:23:43     83s] Total number of isolation cells: 0
[05/02 00:23:43     83s] Total number of power switch cells: 0
[05/02 00:23:43     83s] Total number of pulse generator cells: 0
[05/02 00:23:43     83s] Total number of always on buffers: 0
[05/02 00:23:43     83s] Total number of retention cells: 0
[05/02 00:23:43     83s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/02 00:23:43     83s] Total number of usable buffers: 53
[05/02 00:23:43     83s] List of unusable buffers:
[05/02 00:23:43     83s] Total number of unusable buffers: 0
[05/02 00:23:43     83s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/02 00:23:43     83s] Total number of usable inverters: 44
[05/02 00:23:43     83s] List of unusable inverters:
[05/02 00:23:43     83s] Total number of unusable inverters: 0
[05/02 00:23:43     83s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/02 00:23:43     83s] Total number of identified usable delay cells: 11
[05/02 00:23:43     83s] List of identified unusable delay cells:[05/02 00:23:43     83s] Creating Cell Server, finished. 
[05/02 00:23:43     83s] 

[05/02 00:23:43     83s] Total number of identified unusable delay cells: 0
[05/02 00:23:43     83s] Deleting Cell Server ...
[05/02 00:23:43     83s] @file(par.tcl) 19: puts "read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf" 
[05/02 00:23:43     83s] read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/02 00:23:43     83s] @file(par.tcl) 20: read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/02 00:23:43     83s] Loading CPF file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf ...
[05/02 00:23:43     83s] INFO: processed 12 CPF commands in 12 lines from file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf, with 0 errors
[05/02 00:23:43     83s] Checking CPF file ...
[05/02 00:23:43     83s] INFO: The CPF has only one domain defined.
[05/02 00:23:43     83s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/02 00:23:43     83s] @file(par.tcl) 21: puts "commit_power_intent" 
[05/02 00:23:43     83s] commit_power_intent
[05/02 00:23:43     83s] @file(par.tcl) 22: commit_power_intent
[05/02 00:23:43     83s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:43     83s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:43     83s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:43     83s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:43     83s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/02 00:23:43     83s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.07 real=0:00:00.00
[05/02 00:23:43     84s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.06 real=0:00:00.00
[05/02 00:23:43     84s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.01 real=0:00:00.00
[05/02 00:23:43     84s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.12 real=0:00:00.00
[05/02 00:23:43     84s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/02 00:23:43     84s] Type 'man IMPTS-17' for more detail.
[05/02 00:23:43     84s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/02 00:23:43     84s] To increase the message display limit, refer to the product command reference manual.
[05/02 00:23:43     84s] Current (total cpu=0:01:24, real=0:00:38.0, peak res=1755.9M, current mem=882.7M)
[05/02 00:23:43     84s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=890.6M, current mem=890.6M)
[05/02 00:23:43     84s] Current (total cpu=0:01:24, real=0:00:38.0, peak res=1755.9M, current mem=890.6M)
[05/02 00:23:43     84s] Current (total cpu=0:01:24, real=0:00:38.0, peak res=1755.9M, current mem=890.6M)
[05/02 00:23:43     84s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=891.0M, current mem=891.0M)
[05/02 00:23:43     84s] Current (total cpu=0:01:25, real=0:00:38.0, peak res=1755.9M, current mem=891.0M)
[05/02 00:23:43     84s] Current (total cpu=0:01:25, real=0:00:38.0, peak res=1755.9M, current mem=891.0M)
[05/02 00:23:43     84s] clb_tile
[05/02 00:23:44     84s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=891.3M, current mem=891.3M)
[05/02 00:23:44     84s] Current (total cpu=0:01:25, real=0:00:39.0, peak res=1755.9M, current mem=891.3M)
[05/02 00:23:44     84s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.50 real=0:00:01.00
[05/02 00:23:44     84s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.01 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/02 00:23:44     84s] Creating Cell Server ...(0, 1, 1, 1)
[05/02 00:23:44     84s] Summary for sequential cells identification: 
[05/02 00:23:44     84s]   Identified SBFF number: 68
[05/02 00:23:44     84s]   Identified MBFF number: 0
[05/02 00:23:44     84s]   Identified SB Latch number: 0
[05/02 00:23:44     84s]   Identified MB Latch number: 0
[05/02 00:23:44     84s]   Not identified SBFF number: 0
[05/02 00:23:44     84s]   Not identified MBFF number: 0
[05/02 00:23:44     84s]   Not identified SB Latch number: 0
[05/02 00:23:44     84s]   Not identified MB Latch number: 0
[05/02 00:23:44     84s]   Number of sequential cells which are not FFs: 36
[05/02 00:23:44     84s] Total number of combinational cells: 636
[05/02 00:23:44     84s] Total number of sequential cells: 104
[05/02 00:23:44     84s] Total number of tristate cells: 0
[05/02 00:23:44     84s] Total number of level shifter cells: 0
[05/02 00:23:44     84s] Total number of power gating cells: 0
[05/02 00:23:44     84s] Total number of isolation cells: 0
[05/02 00:23:44     84s] Total number of power switch cells: 0
[05/02 00:23:44     84s] Total number of pulse generator cells: 0
[05/02 00:23:44     84s] Total number of always on buffers: 0
[05/02 00:23:44     84s] Total number of retention cells: 0
[05/02 00:23:44     84s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/02 00:23:44     84s] Total number of usable buffers: 53
[05/02 00:23:44     84s] List of unusable buffers:
[05/02 00:23:44     84s] Total number of unusable buffers: 0
[05/02 00:23:44     84s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/02 00:23:44     84s] Total number of usable inverters: 44
[05/02 00:23:44     84s] List of unusable inverters:
[05/02 00:23:44     84s] Total number of unusable inverters: 0
[05/02 00:23:44     84s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/02 00:23:44     84s] Total number of identified usable delay cells: 11
[05/02 00:23:44     84s] List of identified unusable delay cells:[05/02 00:23:44     84s] Creating Cell Server, finished. 
[05/02 00:23:44     84s] 

[05/02 00:23:44     84s] Total number of identified unusable delay cells: 0
[05/02 00:23:44     84s] Deleting Cell Server ...
[05/02 00:23:44     84s] -noImplicitRules false                     # bool, default=false, private
[05/02 00:23:44     84s] No isolation cell in libraries.
[05/02 00:23:44     84s] No level shifter cell in libraries.
[05/02 00:23:44     84s] @file(par.tcl) 23: puts "set_db design_flow_effort standard" 
[05/02 00:23:44     84s] set_db design_flow_effort standard
[05/02 00:23:44     84s] @file(par.tcl) 24: set_db design_flow_effort standard
[05/02 00:23:44     84s] 
[05/02 00:23:44     84s] @file(par.tcl) 26: puts "set_dont_use \[get_db lib_cells */AO*\]"
[05/02 00:23:44     84s] set_dont_use [get_db lib_cells */AO*]
[05/02 00:23:44     84s] @file(par.tcl) 27: if { [get_db lib_cells */AO*] ne "" } {
[05/02 00:23:44     84s]     set_dont_use [get_db lib_cells */AO*]
[05/02 00:23:44     84s] } else {
[05/02 00:23:44     84s]     puts "WARNING: cell */AO* was not found for set_dont_use"
[05/02 00:23:44     84s] }
[05/02 00:23:44     84s] @file(par.tcl) 34: puts "set_dont_use \[get_db lib_cells */OA*\]"
[05/02 00:23:44     84s] set_dont_use [get_db lib_cells */OA*]
[05/02 00:23:44     84s] @file(par.tcl) 35: if { [get_db lib_cells */OA*] ne "" } {
[05/02 00:23:44     84s]     set_dont_use [get_db lib_cells */OA*]
[05/02 00:23:44     84s] } else {
[05/02 00:23:44     84s]     puts "WARNING: cell */OA* was not found for set_dont_use"
[05/02 00:23:44     84s] }
[05/02 00:23:44     84s] @file(par.tcl) 42: puts "set_dont_use \[get_db lib_cells */A2O1*\]"
[05/02 00:23:44     84s] set_dont_use [get_db lib_cells */A2O1*]
[05/02 00:23:44     84s] @file(par.tcl) 43: if { [get_db lib_cells */A2O1*] ne "" } {
[05/02 00:23:44     84s]     set_dont_use [get_db lib_cells */A2O1*]
[05/02 00:23:44     84s] } else {
[05/02 00:23:44     84s]     puts "WARNING: cell */A2O1* was not found for set_dont_use"
[05/02 00:23:44     84s] }
[05/02 00:23:44     84s] @file(par.tcl) 50: set_db route_design_bottom_routing_layer 2
[05/02 00:23:44     84s] @file(par.tcl) 51: set_db route_design_top_routing_layer 7
[05/02 00:23:44     84s] @file(par.tcl) 53: puts "write_db pre_floorplan_design" 
[05/02 00:23:44     84s] write_db pre_floorplan_design
[05/02 00:23:44     84s] @file(par.tcl) 54: write_db pre_floorplan_design
[05/02 00:23:44     84s] #% Begin write_db save design ... (date=05/02 00:23:44, mem=892.3M)
[05/02 00:23:44     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:44     85s] % Begin Save ccopt configuration ... (date=05/02 00:23:44, mem=892.6M)
[05/02 00:23:44     85s] % End Save ccopt configuration ... (date=05/02 00:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.6M, current mem=893.6M)
[05/02 00:23:44     85s] % Begin Save netlist data ... (date=05/02 00:23:44, mem=893.6M)
[05/02 00:23:44     85s] Writing Binary DB to pre_floorplan_design.tmp/clb_tile.v.bin in multi-threaded mode...
[05/02 00:23:44     85s] % End Save netlist data ... (date=05/02 00:23:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=894.7M, current mem=894.7M)
[05/02 00:23:44     85s] Saving symbol-table file in separate thread ...
[05/02 00:23:44     85s] Saving congestion map file in separate thread ...
[05/02 00:23:44     85s] Saving congestion map file pre_floorplan_design.tmp/clb_tile.route.congmap.gz ...
[05/02 00:23:44     85s] % Begin Save AAE data ... (date=05/02 00:23:44, mem=895.8M)
[05/02 00:23:44     85s] Saving AAE Data ...
[05/02 00:23:44     85s] % End Save AAE data ... (date=05/02 00:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.8M, current mem=895.8M)
[05/02 00:23:44     85s] 2020/05/02 00:23:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:44     85s] 2020/05/02 00:23:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:44     85s] 2020/05/02 00:23:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:44     85s] 2020/05/02 00:23:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:44     85s] % Begin Save clock tree data ... (date=05/02 00:23:44, mem=895.9M)
[05/02 00:23:44     85s] % End Save clock tree data ... (date=05/02 00:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.9M, current mem=895.9M)
[05/02 00:23:44     85s] Saving preference file pre_floorplan_design.tmp/gui.pref.tcl ...
[05/02 00:23:44     85s] Saving mode setting ...
[05/02 00:23:44     85s] Saving root attributes to be loaded post write_db ...
[05/02 00:23:44     85s] Saving global file ...
[05/02 00:23:44     85s] Saving root attributes to be loaded previous write_db ...
[05/02 00:23:45     85s] 2020/05/02 00:23:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:45     85s] 2020/05/02 00:23:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:45     85s] Saving Drc markers ...
[05/02 00:23:45     85s] ... No Drc file written since there is no markers found.
[05/02 00:23:45     85s] % Begin Save routing data ... (date=05/02 00:23:45, mem=897.1M)
[05/02 00:23:45     85s] Saving route file ...
[05/02 00:23:45     85s] 2020/05/02 00:23:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:45     85s] 2020/05/02 00:23:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:45     85s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1055.0M) ***
[05/02 00:23:45     85s] % End Save routing data ... (date=05/02 00:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.2M, current mem=898.2M)
[05/02 00:23:45     85s] Saving floorplan file in separate thread ...
[05/02 00:23:45     85s] Saving PG Conn file in separate thread ...
[05/02 00:23:45     85s] Saving placement file in separate thread ...
[05/02 00:23:45     85s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 00:23:45     85s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1063.1M) ***
[05/02 00:23:45     85s] 2020/05/02 00:23:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:45     85s] 2020/05/02 00:23:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:45     85s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:45     85s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:45     85s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:45     85s] Saving property file pre_floorplan_design.tmp/clb_tile.prop
[05/02 00:23:45     85s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1063.1M) ***
[05/02 00:23:45     85s] % Begin Save power constraints data ... (date=05/02 00:23:45, mem=900.6M)
[05/02 00:23:45     85s] % End Save power constraints data ... (date=05/02 00:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.7M, current mem=900.7M)
[05/02 00:23:45     85s] Saving preRoute extracted patterns in file 'pre_floorplan_design.tmp/clb_tile.techData.gz' ...
[05/02 00:23:45     85s] Saving preRoute extraction data in directory 'extraction' ...
[05/02 00:23:45     85s] Saving CPF database ...
[05/02 00:23:45     85s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/02 00:23:47     86s] Generated self-contained design pre_floorplan_design.tmp
[05/02 00:23:47     86s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:47     86s] #% End write_db save design ... (date=05/02 00:23:47, total cpu=0:00:01.5, real=0:00:03.0, peak res=902.4M, current mem=902.4M)
[05/02 00:23:47     86s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 00:23:47     86s] 
[05/02 00:23:47     86s] @file(par.tcl) 55: puts "ln -sfn pre_floorplan_design latest" 
[05/02 00:23:47     86s] ln -sfn pre_floorplan_design latest
[05/02 00:23:47     86s] @file(par.tcl) 56: ln -sfn pre_floorplan_design latest
[05/02 00:23:47     86s] @file(par.tcl) 57: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl" 
[05/02 00:23:47     86s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/02 00:23:47     86s] @file(par.tcl) 58: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/02 00:23:47     86s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/02 00:23:47     86s] @file(floorplan.tcl) 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site coreSite -die_size { 200 150 0 0 0 0 }
[05/02 00:23:47     86s] Adjusting die size togrid(PlacementGrid): width :200.016 height : 150.048
[05/02 00:23:47     86s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/02 00:23:47     86s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/02 00:23:47     86s] @file(par.tcl) 59: puts "write_db pre_place_bumps" 
[05/02 00:23:47     86s] write_db pre_place_bumps
[05/02 00:23:47     86s] @file(par.tcl) 60: write_db pre_place_bumps
[05/02 00:23:47     86s] #% Begin write_db save design ... (date=05/02 00:23:47, mem=902.6M)
[05/02 00:23:47     86s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:47     86s] % Begin Save ccopt configuration ... (date=05/02 00:23:47, mem=902.6M)
[05/02 00:23:47     86s] % End Save ccopt configuration ... (date=05/02 00:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.6M, current mem=902.6M)
[05/02 00:23:47     86s] % Begin Save netlist data ... (date=05/02 00:23:47, mem=902.6M)
[05/02 00:23:47     86s] Writing Binary DB to pre_place_bumps.tmp/clb_tile.v.bin in multi-threaded mode...
[05/02 00:23:47     86s] % End Save netlist data ... (date=05/02 00:23:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=903.7M, current mem=903.7M)
[05/02 00:23:47     86s] Saving symbol-table file in separate thread ...
[05/02 00:23:47     86s] Saving congestion map file in separate thread ...
[05/02 00:23:47     86s] Saving congestion map file pre_place_bumps.tmp/clb_tile.route.congmap.gz ...
[05/02 00:23:47     86s] % Begin Save AAE data ... (date=05/02 00:23:47, mem=903.8M)
[05/02 00:23:47     86s] Saving AAE Data ...
[05/02 00:23:47     86s] % End Save AAE data ... (date=05/02 00:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.8M, current mem=903.8M)
[05/02 00:23:47     86s] 2020/05/02 00:23:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:47     86s] 2020/05/02 00:23:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:47     86s] 2020/05/02 00:23:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:47     86s] 2020/05/02 00:23:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:47     86s] % Begin Save clock tree data ... (date=05/02 00:23:47, mem=903.8M)
[05/02 00:23:47     86s] % End Save clock tree data ... (date=05/02 00:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.8M, current mem=903.8M)
[05/02 00:23:47     86s] Saving preference file pre_place_bumps.tmp/gui.pref.tcl ...
[05/02 00:23:47     86s] Saving mode setting ...
[05/02 00:23:47     86s] Saving root attributes to be loaded post write_db ...
[05/02 00:23:47     87s] Saving global file ...
[05/02 00:23:47     87s] Saving root attributes to be loaded previous write_db ...
[05/02 00:23:48     87s] 2020/05/02 00:23:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:48     87s] 2020/05/02 00:23:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:48     87s] Saving Drc markers ...
[05/02 00:23:48     87s] ... No Drc file written since there is no markers found.
[05/02 00:23:48     87s] % Begin Save routing data ... (date=05/02 00:23:48, mem=904.1M)
[05/02 00:23:48     87s] Saving route file ...
[05/02 00:23:48     87s] 2020/05/02 00:23:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:48     87s] 2020/05/02 00:23:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:48     87s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1108.3M) ***
[05/02 00:23:48     87s] % End Save routing data ... (date=05/02 00:23:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=905.1M, current mem=905.1M)
[05/02 00:23:48     87s] Saving floorplan file in separate thread ...
[05/02 00:23:48     87s] Saving PG Conn file in separate thread ...
[05/02 00:23:48     87s] Saving placement file in separate thread ...
[05/02 00:23:48     87s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 00:23:48     87s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1116.3M) ***
[05/02 00:23:48     87s] 2020/05/02 00:23:48 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:48     87s] 2020/05/02 00:23:48 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:48     87s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:48     87s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:48     87s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:48     87s] Saving property file pre_place_bumps.tmp/clb_tile.prop
[05/02 00:23:48     87s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1116.3M) ***
[05/02 00:23:48     87s] % Begin Save power constraints data ... (date=05/02 00:23:48, mem=906.2M)
[05/02 00:23:48     87s] % End Save power constraints data ... (date=05/02 00:23:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.2M, current mem=906.2M)
[05/02 00:23:48     87s] Saving preRoute extracted patterns in file 'pre_place_bumps.tmp/clb_tile.techData.gz' ...
[05/02 00:23:48     87s] Saving preRoute extraction data in directory 'extraction' ...
[05/02 00:23:48     87s] Saving CPF database ...
[05/02 00:23:48     87s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/02 00:23:50     88s] Generated self-contained design pre_place_bumps.tmp
[05/02 00:23:50     88s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:50     88s] #% End write_db save design ... (date=05/02 00:23:50, total cpu=0:00:01.5, real=0:00:03.0, peak res=906.2M, current mem=906.2M)
[05/02 00:23:50     88s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 00:23:50     88s] 
[05/02 00:23:50     88s] @file(par.tcl) 61: puts "ln -sfn pre_place_bumps latest" 
[05/02 00:23:50     88s] ln -sfn pre_place_bumps latest
[05/02 00:23:50     88s] @file(par.tcl) 62: ln -sfn pre_place_bumps latest
[05/02 00:23:50     88s] @file(par.tcl) 63: puts "write_db pre_place_tap_cells" 
[05/02 00:23:50     88s] write_db pre_place_tap_cells
[05/02 00:23:50     88s] @file(par.tcl) 64: write_db pre_place_tap_cells
[05/02 00:23:50     88s] #% Begin write_db save design ... (date=05/02 00:23:50, mem=906.2M)
[05/02 00:23:50     88s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:50     88s] % Begin Save ccopt configuration ... (date=05/02 00:23:50, mem=906.2M)
[05/02 00:23:50     88s] % End Save ccopt configuration ... (date=05/02 00:23:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.2M, current mem=906.2M)
[05/02 00:23:50     88s] % Begin Save netlist data ... (date=05/02 00:23:50, mem=906.2M)
[05/02 00:23:50     88s] Writing Binary DB to pre_place_tap_cells.tmp/clb_tile.v.bin in multi-threaded mode...
[05/02 00:23:50     88s] % End Save netlist data ... (date=05/02 00:23:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=907.4M, current mem=907.4M)
[05/02 00:23:50     88s] Saving symbol-table file in separate thread ...
[05/02 00:23:50     88s] Saving congestion map file in separate thread ...
[05/02 00:23:50     88s] Saving congestion map file pre_place_tap_cells.tmp/clb_tile.route.congmap.gz ...
[05/02 00:23:50     88s] % Begin Save AAE data ... (date=05/02 00:23:50, mem=907.4M)
[05/02 00:23:50     88s] Saving AAE Data ...
[05/02 00:23:50     88s] % End Save AAE data ... (date=05/02 00:23:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=907.4M, current mem=907.4M)
[05/02 00:23:50     88s] 2020/05/02 00:23:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:50     88s] 2020/05/02 00:23:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:50     88s] % Begin Save clock tree data ... (date=05/02 00:23:50, mem=907.4M)
[05/02 00:23:50     88s] % End Save clock tree data ... (date=05/02 00:23:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=907.4M, current mem=907.4M)
[05/02 00:23:50     88s] Saving preference file pre_place_tap_cells.tmp/gui.pref.tcl ...
[05/02 00:23:50     88s] Saving mode setting ...
[05/02 00:23:50     88s] Saving root attributes to be loaded post write_db ...
[05/02 00:23:50     88s] 2020/05/02 00:23:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:50     88s] 2020/05/02 00:23:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:50     88s] Saving global file ...
[05/02 00:23:50     88s] Saving root attributes to be loaded previous write_db ...
[05/02 00:23:50     88s] 2020/05/02 00:23:50 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:50     88s] 2020/05/02 00:23:50 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:50     88s] Saving Drc markers ...
[05/02 00:23:50     88s] ... No Drc file written since there is no markers found.
[05/02 00:23:50     88s] % Begin Save routing data ... (date=05/02 00:23:50, mem=907.6M)
[05/02 00:23:50     88s] Saving route file ...
[05/02 00:23:51     88s] 2020/05/02 00:23:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:51     88s] 2020/05/02 00:23:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:51     88s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1133.4M) ***
[05/02 00:23:51     88s] % End Save routing data ... (date=05/02 00:23:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=908.6M, current mem=908.6M)
[05/02 00:23:51     88s] Saving floorplan file in separate thread ...
[05/02 00:23:51     88s] Saving PG Conn file in separate thread ...
[05/02 00:23:51     88s] Saving placement file in separate thread ...
[05/02 00:23:51     88s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 00:23:51     88s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1141.4M) ***
[05/02 00:23:51     88s] 2020/05/02 00:23:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:51     88s] 2020/05/02 00:23:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:51     88s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:51     88s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:51     88s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:51     88s] Saving property file pre_place_tap_cells.tmp/clb_tile.prop
[05/02 00:23:51     88s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1141.4M) ***
[05/02 00:23:51     88s] % Begin Save power constraints data ... (date=05/02 00:23:51, mem=909.1M)
[05/02 00:23:51     88s] % End Save power constraints data ... (date=05/02 00:23:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.1M, current mem=909.1M)
[05/02 00:23:51     88s] Saving preRoute extracted patterns in file 'pre_place_tap_cells.tmp/clb_tile.techData.gz' ...
[05/02 00:23:51     88s] Saving preRoute extraction data in directory 'extraction' ...
[05/02 00:23:51     88s] Saving CPF database ...
[05/02 00:23:51     88s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/02 00:23:53     89s] Generated self-contained design pre_place_tap_cells.tmp
[05/02 00:23:53     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:53     89s] #% End write_db save design ... (date=05/02 00:23:53, total cpu=0:00:01.5, real=0:00:03.0, peak res=909.1M, current mem=908.9M)
[05/02 00:23:53     89s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 00:23:53     89s] 
[05/02 00:23:53     89s] @file(par.tcl) 65: puts "ln -sfn pre_place_tap_cells latest" 
[05/02 00:23:53     89s] ln -sfn pre_place_tap_cells latest
[05/02 00:23:53     89s] @file(par.tcl) 66: ln -sfn pre_place_tap_cells latest
[05/02 00:23:53     89s] @file(par.tcl) 67: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/02 00:23:53     89s] @file(par.tcl) 68: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/02 00:23:53     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1096.3M
[05/02 00:23:53     89s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/02 00:23:53     89s] OPERPROF:   Starting FgcInit at level 2, MEM:1096.3M
[05/02 00:23:53     89s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/02 00:23:53     89s] Type 'man IMPTS-17' for more detail.
[05/02 00:23:53     89s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 00:23:53     89s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 00:23:53     89s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/02 00:23:53     89s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SRAM does not have physical port.
[05/02 00:23:53     89s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SL does not have physical port.
[05/02 00:23:53     89s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_L does not have physical port.
[05/02 00:23:53     89s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have physical port.
[05/02 00:23:53     89s] OPERPROF:   Finished FgcInit at level 2, CPU:0.330, REAL:0.288, MEM:1098.3M
[05/02 00:23:53     89s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1100.3M
[05/02 00:23:53     89s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1100.3M
[05/02 00:23:53     89s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1100.3M
[05/02 00:23:53     89s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1100.3M
[05/02 00:23:53     89s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1101.3M
[05/02 00:23:53     89s] Core basic site is coreSite
[05/02 00:23:53     89s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[05/02 00:23:53     89s] Type 'man IMPSP-362' for more detail.
[05/02 00:23:53     89s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1101.3M
[05/02 00:23:53     89s] SiteArray: one-level site array dimensions = 138 x 926
[05/02 00:23:53     89s] SiteArray: use 511,152 bytes
[05/02 00:23:53     89s] SiteArray: current memory after site array memory allocatiion 1102.3M
[05/02 00:23:53     89s] SiteArray: FP blocked sites are writable
[05/02 00:23:53     89s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.000, REAL:0.003, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.010, REAL:0.005, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1102.3M
[05/02 00:23:53     89s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1102.3M
[05/02 00:23:53     89s] Estimated cell power/ground rail width = 0.135 um
[05/02 00:23:53     89s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/02 00:23:53     89s] Mark StBox On SiteArr starts
[05/02 00:23:53     89s] Mark StBox On SiteArr ends
[05/02 00:23:53     89s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.033, MEM:1102.3M
[05/02 00:23:53     89s] spiAuditVddOnBottomForRows for llg="default" starts
[05/02 00:23:53     90s] spiAuditVddOnBottomForRows ends
[05/02 00:23:53     90s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.020, REAL:0.040, MEM:1110.3M
[05/02 00:23:53     90s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.080, REAL:0.107, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.100, REAL:0.130, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.100, REAL:0.130, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1120.3MB).
[05/02 00:23:53     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.449, MEM:1120.3M
[05/02 00:23:53     90s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/02 00:23:53     90s] Type 'man IMPSP-5134' for more detail.
[05/02 00:23:53     90s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/02 00:23:53     90s] Type 'man IMPSP-5134' for more detail.
[05/02 00:23:53     90s] For 690 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/02 00:23:53     90s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.001, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1120.3M
[05/02 00:23:53     90s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1120.3M
[05/02 00:23:53     90s] Inserted 690 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/02 00:23:53     90s] @file(par.tcl) 69: puts "write_db pre_power_straps" 
[05/02 00:23:53     90s] write_db pre_power_straps
[05/02 00:23:53     90s] @file(par.tcl) 70: write_db pre_power_straps
[05/02 00:23:53     90s] #% Begin write_db save design ... (date=05/02 00:23:53, mem=949.6M)
[05/02 00:23:53     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:53     90s] % Begin Save ccopt configuration ... (date=05/02 00:23:53, mem=949.6M)
[05/02 00:23:53     90s] % End Save ccopt configuration ... (date=05/02 00:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.6M, current mem=949.6M)
[05/02 00:23:53     90s] % Begin Save netlist data ... (date=05/02 00:23:53, mem=949.6M)
[05/02 00:23:53     90s] Writing Binary DB to pre_power_straps.tmp/clb_tile.v.bin in multi-threaded mode...
[05/02 00:23:53     90s] % End Save netlist data ... (date=05/02 00:23:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=949.6M, current mem=949.3M)
[05/02 00:23:53     90s] Saving symbol-table file in separate thread ...
[05/02 00:23:53     90s] Saving congestion map file in separate thread ...
[05/02 00:23:53     90s] Saving congestion map file pre_power_straps.tmp/clb_tile.route.congmap.gz ...
[05/02 00:23:53     90s] % Begin Save AAE data ... (date=05/02 00:23:53, mem=949.5M)
[05/02 00:23:53     90s] Saving AAE Data ...
[05/02 00:23:53     90s] % End Save AAE data ... (date=05/02 00:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.5M, current mem=949.5M)
[05/02 00:23:53     90s] 2020/05/02 00:23:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:53     90s] 2020/05/02 00:23:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:53     90s] 2020/05/02 00:23:53 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:53     90s] 2020/05/02 00:23:53 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:53     90s] % Begin Save clock tree data ... (date=05/02 00:23:53, mem=949.5M)
[05/02 00:23:53     90s] % End Save clock tree data ... (date=05/02 00:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.5M, current mem=949.5M)
[05/02 00:23:53     90s] Saving preference file pre_power_straps.tmp/gui.pref.tcl ...
[05/02 00:23:54     90s] Saving mode setting ...
[05/02 00:23:54     90s] Saving root attributes to be loaded post write_db ...
[05/02 00:23:54     90s] Saving global file ...
[05/02 00:23:54     90s] Saving root attributes to be loaded previous write_db ...
[05/02 00:23:54     90s] 2020/05/02 00:23:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:54     90s] 2020/05/02 00:23:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:54     90s] Saving Drc markers ...
[05/02 00:23:54     90s] ... No Drc file written since there is no markers found.
[05/02 00:23:54     90s] % Begin Save routing data ... (date=05/02 00:23:54, mem=949.5M)
[05/02 00:23:54     90s] Saving route file ...
[05/02 00:23:54     90s] 2020/05/02 00:23:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:54     90s] 2020/05/02 00:23:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:54     90s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1174.4M) ***
[05/02 00:23:54     90s] % End Save routing data ... (date=05/02 00:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[05/02 00:23:54     90s] Saving floorplan file in separate thread ...
[05/02 00:23:54     90s] Saving PG Conn file in separate thread ...
[05/02 00:23:54     90s] Saving placement file in separate thread ...
[05/02 00:23:54     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 00:23:54     90s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1182.4M) ***
[05/02 00:23:54     90s] 2020/05/02 00:23:54 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:54     90s] 2020/05/02 00:23:54 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:54     90s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:54     90s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:54     90s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:54     90s] Saving property file pre_power_straps.tmp/clb_tile.prop
[05/02 00:23:54     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1182.4M) ***
[05/02 00:23:54     90s] % Begin Save power constraints data ... (date=05/02 00:23:54, mem=951.1M)
[05/02 00:23:54     91s] % End Save power constraints data ... (date=05/02 00:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.1M, current mem=951.1M)
[05/02 00:23:54     91s] Saving preRoute extracted patterns in file 'pre_power_straps.tmp/clb_tile.techData.gz' ...
[05/02 00:23:54     91s] Saving preRoute extraction data in directory 'extraction' ...
[05/02 00:23:54     91s] Saving CPF database ...
[05/02 00:23:54     91s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/02 00:23:56     91s] Generated self-contained design pre_power_straps.tmp
[05/02 00:23:56     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:56     91s] #% End write_db save design ... (date=05/02 00:23:56, total cpu=0:00:01.5, real=0:00:03.0, peak res=951.1M, current mem=948.8M)
[05/02 00:23:56     91s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 00:23:56     91s] 
[05/02 00:23:56     91s] @file(par.tcl) 71: puts "ln -sfn pre_power_straps latest" 
[05/02 00:23:56     91s] ln -sfn pre_power_straps latest
[05/02 00:23:56     91s] @file(par.tcl) 72: ln -sfn pre_power_straps latest
[05/02 00:23:56     91s] @file(par.tcl) 73: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl" 
[05/02 00:23:56     91s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/02 00:23:56     91s] @file(par.tcl) 74: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/02 00:23:56     91s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/02 00:23:56     91s] @file(power_straps.tcl) 3: reset_db -category add_stripes
[05/02 00:23:56     91s] @file(power_straps.tcl) 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/02 00:23:56     91s] @file(power_straps.tcl) 5: set_db add_stripes_stacked_via_top_layer M1
[05/02 00:23:56     91s] @file(power_straps.tcl) 6: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:56     91s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:56     91s] @file(power_straps.tcl) 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/02 00:23:56     91s] #% Begin add_stripes (date=05/02 00:23:56, mem=948.8M)
[05/02 00:23:56     91s] set_db generate_special_vai_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:56     91s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:56     91s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/02 00:23:56     91s] set_db generate_special_via_use_cce 1 is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/02 00:23:56     91s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/02 00:23:56     91s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/02 00:23:56     91s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] set_db add_stripes_preventive_color_opt false is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] set_db add_stripes_area_based_stripe true is set by default for this design of 12nm node or under. 
[05/02 00:23:56     91s] 
[05/02 00:23:56     91s] initialize fgc environment ... done
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.368 -0.036) (10.800 1.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264 -0.036) (60.696 1.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160 -0.036) (110.592 1.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056 -0.036) (160.488 1.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (199.584 -0.036) (200.016 1.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (10.368 1.044) (10.800 2.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (60.264 1.044) (60.696 2.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (110.160 1.044) (110.592 2.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (160.056 1.044) (160.488 2.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (199.584 1.044) (200.016 2.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (10.368 2.124) (10.800 3.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (60.264 2.124) (60.696 3.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (110.160 2.124) (110.592 3.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (160.056 2.124) (160.488 3.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (199.584 2.124) (200.016 3.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (10.368 3.204) (10.800 4.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (60.264 3.204) (60.696 4.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (110.160 3.204) (110.592 4.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (160.056 3.204) (160.488 4.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (199.584 3.204) (200.016 4.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/02 00:23:56     91s] To increase the message display limit, refer to the product command reference manual.
[05/02 00:23:56     91s] Starting stripe generation ...
[05/02 00:23:56     91s] Non-Default Mode Option Settings :
[05/02 00:23:56     91s]   -spacing_from_block  2.00 
[05/02 00:23:56     91s]   -use_exact_spacing  1
[05/02 00:23:56     91s]   -preventive_color_opt false
[05/02 00:23:56     91s]   -use_fgc true
[05/02 00:23:56     91s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/02 00:23:56     91s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/02 00:23:56     91s] Stripe generation is complete.
[05/02 00:23:56     91s] add_stripes created 139 wires.
[05/02 00:23:56     91s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/02 00:23:56     91s] +--------+----------------+----------------+
[05/02 00:23:56     91s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:56     91s] +--------+----------------+----------------+
[05/02 00:23:56     91s] |   M1   |       139      |       NA       |
[05/02 00:23:56     91s] +--------+----------------+----------------+
[05/02 00:23:56     91s] #% End add_stripes (date=05/02 00:23:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=951.9M, current mem=951.9M)
[05/02 00:23:56     91s] @file(power_straps.tcl) 11: reset_db -category add_stripes
[05/02 00:23:56     91s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer M3
[05/02 00:23:56     91s] @file(power_straps.tcl) 13: set_db add_stripes_stacked_via_bottom_layer M1
[05/02 00:23:56     91s] @file(power_straps.tcl) 14: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:56     91s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:56     91s] @file(power_straps.tcl) 15: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:56     91s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:56     91s] @file(power_straps.tcl) 16: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 43.200 -spacing 0.216 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/02 00:23:56     91s] #% Begin add_stripes (date=05/02 00:23:56, mem=952.0M)
[05/02 00:23:56     91s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:56     91s] 
[05/02 00:23:56     91s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/02 00:23:56     91s] initialize fgc environment ... done
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_630' was increased to (199.584 134.964) (200.016 136.116) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_625' was increased to (199.584 133.884) (200.016 135.036) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_620' was increased to (199.584 132.804) (200.016 133.956) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_615' was increased to (199.584 131.724) (200.016 132.876) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_610' was increased to (199.584 130.644) (200.016 131.796) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_605' was increased to (199.584 129.564) (200.016 130.716) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_600' was increased to (199.584 128.484) (200.016 129.636) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_595' was increased to (199.584 127.404) (200.016 128.556) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_590' was increased to (199.584 126.324) (200.016 127.476) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_585' was increased to (199.584 125.244) (200.016 126.396) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_635' was increased to (199.584 136.044) (200.016 137.196) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_640' was increased to (199.584 137.124) (200.016 138.276) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_645' was increased to (199.584 138.204) (200.016 139.356) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_650' was increased to (199.584 139.284) (200.016 140.436) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_655' was increased to (199.584 140.364) (200.016 141.516) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_660' was increased to (199.584 141.444) (200.016 142.596) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_665' was increased to (199.584 142.524) (200.016 143.676) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_670' was increased to (199.584 143.604) (200.016 144.756) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_675' was increased to (199.584 144.684) (200.016 145.836) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_680' was increased to (199.584 145.764) (200.016 146.916) because pins or obstructions were outside the original block boundary.
[05/02 00:23:56     91s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/02 00:23:56     91s] To increase the message display limit, refer to the product command reference manual.
[05/02 00:23:56     91s] Starting stripe generation ...
[05/02 00:23:56     91s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:56     91s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:56     91s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:56     91s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:56     91s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:56     91s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:56     91s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:56     91s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:56     91s] Non-Default Mode Option Settings :
[05/02 00:23:56     91s]   -spacing_from_block  2.00 
[05/02 00:23:56     91s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:56     91s]   -trim_antenna_max_distance  0.00
[05/02 00:23:56     91s]   -use_exact_spacing  1
[05/02 00:23:56     91s]   -preventive_color_opt false
[05/02 00:23:56     91s]   -use_fgc true
[05/02 00:23:56     91s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:56     91s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:56     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:56     92s]   Generate VSS stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   Generate VDD stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s] Stripe generation is complete.
[05/02 00:23:57     92s] add_stripes created 10 wires.
[05/02 00:23:57     92s] ViaGen created 1390 vias, deleted 0 via to avoid violation.
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |   V1   |       695      |        0       |
[05/02 00:23:57     92s] |   V2   |       695      |        0       |
[05/02 00:23:57     92s] |   M3   |       10       |       NA       |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] #% End add_stripes (date=05/02 00:23:57, total cpu=0:00:00.2, real=0:00:01.0, peak res=953.2M, current mem=953.2M)
[05/02 00:23:57     92s] @file(power_straps.tcl) 20: reset_db -category add_stripes
[05/02 00:23:57     92s] @file(power_straps.tcl) 21: set_db add_stripes_stacked_via_top_layer M4
[05/02 00:23:57     92s] @file(power_straps.tcl) 22: set_db add_stripes_stacked_via_bottom_layer M3
[05/02 00:23:57     92s] @file(power_straps.tcl) 23: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:57     92s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:57     92s] @file(power_straps.tcl) 24: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:57     92s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:57     92s] @file(power_straps.tcl) 25: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.268]
[05/02 00:23:57     92s] #% Begin add_stripes (date=05/02 00:23:57, mem=953.2M)
[05/02 00:23:57     92s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:57     92s] 
[05/02 00:23:57     92s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/02 00:23:57     92s] initialize fgc environment ... done
[05/02 00:23:57     92s] Starting stripe generation ...
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] Non-Default Mode Option Settings :
[05/02 00:23:57     92s]   -spacing_from_block  2.00 
[05/02 00:23:57     92s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:57     92s]   -trim_antenna_max_distance  0.00
[05/02 00:23:57     92s]   -use_exact_spacing  1
[05/02 00:23:57     92s]   -preventive_color_opt false
[05/02 00:23:57     92s]   -use_fgc true
[05/02 00:23:57     92s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:57     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:57     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:57     92s]   Generate VSS stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   Generate VDD stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s] Stripe generation is complete.
[05/02 00:23:57     92s] add_stripes created 6 wires.
[05/02 00:23:57     92s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |   V3   |       30       |        0       |
[05/02 00:23:57     92s] |   M4   |        6       |       NA       |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] #% End add_stripes (date=05/02 00:23:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=953.3M, current mem=953.3M)
[05/02 00:23:57     92s] @file(power_straps.tcl) 29: reset_db -category add_stripes
[05/02 00:23:57     92s] @file(power_straps.tcl) 30: set_db add_stripes_stacked_via_top_layer M5
[05/02 00:23:57     92s] @file(power_straps.tcl) 31: set_db add_stripes_stacked_via_bottom_layer M4
[05/02 00:23:57     92s] @file(power_straps.tcl) 32: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:57     92s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:57     92s] @file(power_straps.tcl) 33: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:57     92s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:57     92s] @file(power_straps.tcl) 34: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.256]
[05/02 00:23:57     92s] #% Begin add_stripes (date=05/02 00:23:57, mem=953.3M)
[05/02 00:23:57     92s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:57     92s] 
[05/02 00:23:57     92s] **WARN: (IMPPP-2030):	Layer M5 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/02 00:23:57     92s] initialize fgc environment ... done
[05/02 00:23:57     92s] Starting stripe generation ...
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] Non-Default Mode Option Settings :
[05/02 00:23:57     92s]   -spacing_from_block  2.00 
[05/02 00:23:57     92s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:57     92s]   -trim_antenna_max_distance  0.00
[05/02 00:23:57     92s]   -use_exact_spacing  1
[05/02 00:23:57     92s]   -preventive_color_opt false
[05/02 00:23:57     92s]   -use_fgc true
[05/02 00:23:57     92s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:57     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:57     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:57     92s]   Generate VSS stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   Generate VDD stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s] Stripe generation is complete.
[05/02 00:23:57     92s] add_stripes created 8 wires.
[05/02 00:23:57     92s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |   V4   |       24       |        0       |
[05/02 00:23:57     92s] |   M5   |        8       |       NA       |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] #% End add_stripes (date=05/02 00:23:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=953.4M, current mem=953.4M)
[05/02 00:23:57     92s] @file(power_straps.tcl) 38: reset_db -category add_stripes
[05/02 00:23:57     92s] @file(power_straps.tcl) 39: set_db add_stripes_stacked_via_top_layer M6
[05/02 00:23:57     92s] @file(power_straps.tcl) 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/02 00:23:57     92s] @file(power_straps.tcl) 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:57     92s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:57     92s] @file(power_straps.tcl) 42: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:57     92s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:57     92s] @file(power_straps.tcl) 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.912]
[05/02 00:23:57     92s] #% Begin add_stripes (date=05/02 00:23:57, mem=953.4M)
[05/02 00:23:57     92s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:57     92s] 
[05/02 00:23:57     92s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/02 00:23:57     92s] initialize fgc environment ... done
[05/02 00:23:57     92s] Starting stripe generation ...
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] Non-Default Mode Option Settings :
[05/02 00:23:57     92s]   -spacing_from_block  2.00 
[05/02 00:23:57     92s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:57     92s]   -trim_antenna_max_distance  0.00
[05/02 00:23:57     92s]   -use_exact_spacing  1
[05/02 00:23:57     92s]   -preventive_color_opt false
[05/02 00:23:57     92s]   -use_fgc true
[05/02 00:23:57     92s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:57     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:57     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:57     92s]   Generate VSS stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   Generate VDD stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s] Stripe generation is complete.
[05/02 00:23:57     92s] add_stripes created 6 wires.
[05/02 00:23:57     92s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |   V5   |       24       |        0       |
[05/02 00:23:57     92s] |   M6   |        6       |       NA       |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] #% End add_stripes (date=05/02 00:23:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=953.4M, current mem=953.4M)
[05/02 00:23:57     92s] @file(power_straps.tcl) 47: reset_db -category add_stripes
[05/02 00:23:57     92s] @file(power_straps.tcl) 48: set_db add_stripes_stacked_via_top_layer M7
[05/02 00:23:57     92s] @file(power_straps.tcl) 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/02 00:23:57     92s] @file(power_straps.tcl) 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:57     92s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:57     92s] @file(power_straps.tcl) 51: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:57     92s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:57     92s] @file(power_straps.tcl) 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.912]
[05/02 00:23:57     92s] #% Begin add_stripes (date=05/02 00:23:57, mem=953.4M)
[05/02 00:23:57     92s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:57     92s] 
[05/02 00:23:57     92s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/02 00:23:57     92s] initialize fgc environment ... done
[05/02 00:23:57     92s] Starting stripe generation ...
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] Non-Default Mode Option Settings :
[05/02 00:23:57     92s]   -spacing_from_block  2.00 
[05/02 00:23:57     92s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:57     92s]   -trim_antenna_max_distance  0.00
[05/02 00:23:57     92s]   -use_exact_spacing  1
[05/02 00:23:57     92s]   -preventive_color_opt false
[05/02 00:23:57     92s]   -use_fgc true
[05/02 00:23:57     92s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:57     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:57     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:57     92s]   Generate VSS stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   Generate VDD stripes and vias
[05/02 00:23:57     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:57     92s] Stripe generation is complete.
[05/02 00:23:57     92s] add_stripes created 6 wires.
[05/02 00:23:57     92s] ViaGen created 18 vias, deleted 0 via to avoid violation.
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] |   V6   |       18       |        0       |
[05/02 00:23:57     92s] |   M7   |        6       |       NA       |
[05/02 00:23:57     92s] +--------+----------------+----------------+
[05/02 00:23:57     92s] #% End add_stripes (date=05/02 00:23:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=953.5M, current mem=953.5M)
[05/02 00:23:57     92s] @file(power_straps.tcl) 56: reset_db -category add_stripes
[05/02 00:23:57     92s] @file(power_straps.tcl) 57: set_db add_stripes_stacked_via_top_layer M8
[05/02 00:23:57     92s] @file(power_straps.tcl) 58: set_db add_stripes_stacked_via_bottom_layer M7
[05/02 00:23:57     92s] @file(power_straps.tcl) 59: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:57     92s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:57     92s] @file(power_straps.tcl) 60: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:57     92s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:57     92s] @file(power_straps.tcl) 61: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/02 00:23:57     92s] #% Begin add_stripes (date=05/02 00:23:57, mem=953.5M)
[05/02 00:23:57     92s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:57     92s] 
[05/02 00:23:57     92s] initialize fgc environment ... done
[05/02 00:23:57     92s] Starting stripe generation ...
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:57     92s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:57     92s] Non-Default Mode Option Settings :
[05/02 00:23:57     92s]   -spacing_from_block  2.00 
[05/02 00:23:57     92s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:57     92s]   -trim_antenna_max_distance  0.00
[05/02 00:23:57     92s]   -use_exact_spacing  1
[05/02 00:23:57     92s]   -preventive_color_opt false
[05/02 00:23:57     92s]   -use_fgc true
[05/02 00:23:57     92s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:57     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:58     92s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:58     92s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:58     92s]   Generate VSS stripes and vias
[05/02 00:23:58     92s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]   Generate VDD stripes and vias
[05/02 00:23:58     92s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     92s] Stripe generation is complete.
[05/02 00:23:58     92s] add_stripes created 65 wires.
[05/02 00:23:58     92s] ViaGen created 195 vias, deleted 0 via to avoid violation.
[05/02 00:23:58     92s] +--------+----------------+----------------+
[05/02 00:23:58     92s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:58     92s] +--------+----------------+----------------+
[05/02 00:23:58     92s] |   V7   |       195      |        0       |
[05/02 00:23:58     92s] |   M8   |       65       |       NA       |
[05/02 00:23:58     92s] +--------+----------------+----------------+
[05/02 00:23:58     93s] #% End add_stripes (date=05/02 00:23:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=953.5M, current mem=953.5M)
[05/02 00:23:58     93s] @file(power_straps.tcl) 65: reset_db -category add_stripes
[05/02 00:23:58     93s] @file(power_straps.tcl) 66: set_db add_stripes_stacked_via_top_layer M9
[05/02 00:23:58     93s] @file(power_straps.tcl) 67: set_db add_stripes_stacked_via_bottom_layer M8
[05/02 00:23:58     93s] @file(power_straps.tcl) 68: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/02 00:23:58     93s] The power planner will set stripe antenna targets to stripe.
[05/02 00:23:58     93s] @file(power_straps.tcl) 69: set_db add_stripes_spacing_from_block 2.000
[05/02 00:23:58     93s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/02 00:23:58     93s] @file(power_straps.tcl) 70: add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/02 00:23:58     93s] #% Begin add_stripes (date=05/02 00:23:58, mem=953.5M)
[05/02 00:23:58     93s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/02 00:23:58     93s] 
[05/02 00:23:58     93s] initialize fgc environment ... done
[05/02 00:23:58     93s] Starting stripe generation ...
[05/02 00:23:58     93s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:58     93s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:58     93s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:58     93s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:58     93s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:58     93s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:58     93s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/02 00:23:58     93s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/02 00:23:58     93s] Non-Default Mode Option Settings :
[05/02 00:23:58     93s]   -spacing_from_block  2.00 
[05/02 00:23:58     93s]   -trim_antenna_back_to_shape   stripe
[05/02 00:23:58     93s]   -trim_antenna_max_distance  0.00
[05/02 00:23:58     93s]   -use_exact_spacing  1
[05/02 00:23:58     93s]   -preventive_color_opt false
[05/02 00:23:58     93s]   -use_fgc true
[05/02 00:23:58     93s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/02 00:23:58     93s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:58     93s] Multi-CPU acceleration using 4 CPU(s).
[05/02 00:23:58     93s] *** Stripes and vias are being generated (current mem: 1138.312)***
[05/02 00:23:58     93s]   Generate VSS stripes and vias
[05/02 00:23:58     93s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]   Generate VDD stripes and vias
[05/02 00:23:58     93s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1138.312M)
[05/02 00:23:58     93s]   VDD stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1138.312M)
[05/02 00:23:58     93s] Stripe generation is complete.
[05/02 00:23:58     93s] add_stripes created 87 wires.
[05/02 00:23:58     93s] ViaGen created 2828 vias, deleted 0 via to avoid violation.
[05/02 00:23:58     93s] +--------+----------------+----------------+
[05/02 00:23:58     93s] |  Layer |     Created    |     Deleted    |
[05/02 00:23:58     93s] +--------+----------------+----------------+
[05/02 00:23:58     93s] |   V8   |      2828      |        0       |
[05/02 00:23:58     93s] |   M9   |       87       |       NA       |
[05/02 00:23:58     93s] +--------+----------------+----------------+
[05/02 00:23:58     93s] #% End add_stripes (date=05/02 00:23:58, total cpu=0:00:00.3, real=0:00:00.0, peak res=953.6M, current mem=953.6M)
[05/02 00:23:58     93s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/02 00:23:58     93s] @file(par.tcl) 75: puts "write_db pre_place_pins" 
[05/02 00:23:58     93s] write_db pre_place_pins
[05/02 00:23:58     93s] @file(par.tcl) 76: write_db pre_place_pins
[05/02 00:23:58     93s] #% Begin write_db save design ... (date=05/02 00:23:58, mem=953.6M)
[05/02 00:23:58     93s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:23:58     93s] % Begin Save ccopt configuration ... (date=05/02 00:23:58, mem=953.6M)
[05/02 00:23:58     93s] % End Save ccopt configuration ... (date=05/02 00:23:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.6M, current mem=953.6M)
[05/02 00:23:58     93s] % Begin Save netlist data ... (date=05/02 00:23:58, mem=953.6M)
[05/02 00:23:58     93s] Writing Binary DB to pre_place_pins.tmp/clb_tile.v.bin in multi-threaded mode...
[05/02 00:23:58     93s] % End Save netlist data ... (date=05/02 00:23:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=955.3M, current mem=955.3M)
[05/02 00:23:58     93s] Saving symbol-table file in separate thread ...
[05/02 00:23:58     93s] Saving congestion map file in separate thread ...
[05/02 00:23:58     93s] Saving congestion map file pre_place_pins.tmp/clb_tile.route.congmap.gz ...
[05/02 00:23:58     93s] % Begin Save AAE data ... (date=05/02 00:23:58, mem=955.3M)
[05/02 00:23:58     93s] Saving AAE Data ...
[05/02 00:23:58     93s] % End Save AAE data ... (date=05/02 00:23:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.3M, current mem=955.3M)
[05/02 00:23:58     93s] 2020/05/02 00:23:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:58     93s] 2020/05/02 00:23:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:58     93s] 2020/05/02 00:23:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:58     93s] 2020/05/02 00:23:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:58     93s] % Begin Save clock tree data ... (date=05/02 00:23:58, mem=955.3M)
[05/02 00:23:58     93s] % End Save clock tree data ... (date=05/02 00:23:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.3M, current mem=955.3M)
[05/02 00:23:58     93s] Saving preference file pre_place_pins.tmp/gui.pref.tcl ...
[05/02 00:23:58     93s] Saving mode setting ...
[05/02 00:23:58     93s] Saving root attributes to be loaded post write_db ...
[05/02 00:23:59     93s] Saving global file ...
[05/02 00:23:59     93s] Saving root attributes to be loaded previous write_db ...
[05/02 00:23:59     94s] 2020/05/02 00:23:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:59     94s] 2020/05/02 00:23:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:59     94s] Saving Drc markers ...
[05/02 00:23:59     94s] ... No Drc file written since there is no markers found.
[05/02 00:23:59     94s] % Begin Save routing data ... (date=05/02 00:23:59, mem=955.3M)
[05/02 00:23:59     94s] Saving route file ...
[05/02 00:23:59     94s] 2020/05/02 00:23:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:59     94s] 2020/05/02 00:23:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:59     94s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1193.4M) ***
[05/02 00:23:59     94s] % End Save routing data ... (date=05/02 00:23:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.3M, current mem=956.3M)
[05/02 00:23:59     94s] Saving floorplan file in separate thread ...
[05/02 00:23:59     94s] Saving PG Conn file in separate thread ...
[05/02 00:23:59     94s] Saving placement file in separate thread ...
[05/02 00:23:59     94s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 00:23:59     94s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1201.4M) ***
[05/02 00:23:59     94s] 2020/05/02 00:23:59 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/02 00:23:59     94s] 2020/05/02 00:23:59 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/02 00:23:59     94s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:59     94s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:59     94s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/02 00:23:59     94s] Saving property file pre_place_pins.tmp/clb_tile.prop
[05/02 00:23:59     94s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1209.4M) ***
[05/02 00:23:59     94s] % Begin Save power constraints data ... (date=05/02 00:23:59, mem=957.4M)
[05/02 00:23:59     94s] % End Save power constraints data ... (date=05/02 00:23:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=957.4M, current mem=957.4M)
[05/02 00:23:59     94s] Saving preRoute extracted patterns in file 'pre_place_pins.tmp/clb_tile.techData.gz' ...
[05/02 00:23:59     94s] Saving preRoute extraction data in directory 'extraction' ...
[05/02 00:23:59     94s] Saving CPF database ...
[05/02 00:23:59     94s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/02 00:24:01     94s] Generated self-contained design pre_place_pins.tmp
[05/02 00:24:01     94s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 00:24:01     94s] #% End write_db save design ... (date=05/02 00:24:01, total cpu=0:00:01.5, real=0:00:03.0, peak res=957.4M, current mem=956.7M)
[05/02 00:24:01     94s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 00:24:01     94s] 
[05/02 00:24:01     94s] @file(par.tcl) 77: puts "ln -sfn pre_place_pins latest" 
[05/02 00:24:01     94s] ln -sfn pre_place_pins latest
[05/02 00:24:01     94s] @file(par.tcl) 78: ln -sfn pre_place_pins latest
[05/02 00:24:01     94s] @file(par.tcl) 79: puts "set_db assign_pins_edit_in_batch true" 
[05/02 00:24:01     94s] set_db assign_pins_edit_in_batch true
[05/02 00:24:01     94s] @file(par.tcl) 80: set_db assign_pins_edit_in_batch true
[05/02 00:24:01     94s] @file(par.tcl) 81: puts "edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/02 00:24:01     94s] edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     94s] @file(par.tcl) 82: edit_pin -fixed_pin -pin clk -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     94s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[05/02 00:24:01     94s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[05/02 00:24:01     94s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[05/02 00:24:01     94s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 389 out of 389 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[05/02 00:24:01     94s] Type 'man IMPTR-2108' for more detail.
[05/02 00:24:01     94s]  As a result, your trialRoute congestion could be incorrect.
[05/02 00:24:01     95s] **ERROR: (IMPPTN-1900):	Number of selected pins should be greater than twice the number of selected layers. Select the pin set correctly or use different pattern like fill_layer to assign the pins.
[05/02 00:24:01     95s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1158.3M).
[05/02 00:24:01     95s] @file(par.tcl) 83: puts "edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/02 00:24:01     95s] edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     95s] @file(par.tcl) 84: edit_pin -fixed_pin -pin arc_L1_x0y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     95s] Successfully spread [20] pins.
[05/02 00:24:01     95s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1159.3M).
[05/02 00:24:01     95s] @file(par.tcl) 85: puts "edit_pin -fixed_pin -pin arc_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   " 
[05/02 00:24:01     95s] edit_pin -fixed_pin -pin arc_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     95s] @file(par.tcl) 86: edit_pin -fixed_pin -pin arc_L1_u1y0s* -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 200 0 } -end { 0 0 }   
[05/02 00:24:01     95s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[05/02 00:24:01     95s] **ERROR: (IMPSE-110):	File '/scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl' line 86: errors out.
[05/02 00:24:01     95s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/02 00:24:01     95s] **ERROR: (IMPSYT-6692):	Invalid return code while executing '/scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl' was returned and script processing was stopped. Review the following error in '/scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl' then restart.
[05/02 00:24:01     95s] Error info: /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl: 
[05/02 00:24:01     95s]     while executing
[05/02 00:24:01     95s] "eval_novus {uplevel #0 source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl}"
[05/02 00:24:01     95s]     (in namespace inscope "::" script line 1)
[05/02 00:24:01     95s]     invoked from within
[05/02 00:24:01     95s] "namespace inscope :: eval_novus "uplevel #0 source $fileName"".
[05/02 00:24:01     95s] @innovus 2> 
E@innovus 2> 
E@innovus 2> 
E@innovus 2> 
E@innovus 2> 
@innovus 2> 
@innovus 2> 
E@innovus 2> exit
E
[05/02 00:30:43     95s] --------------------------------------------------------------------------------
[05/02 00:30:43     95s] Exiting Innovus on Sat May  2 00:30:43 2020
[05/02 00:30:43     95s]   Total CPU time:     0:01:44
[05/02 00:30:43     95s]   Total real time:    0:07:39
[05/02 00:30:43     95s]   Peak memory (main): 963.61MB
[05/02 00:30:43     95s] 
[05/02 00:30:43     95s] 
[05/02 00:30:43     95s] *** Memory Usage v#1 (Current mem = 1158.324M, initial mem = 259.492M) ***
[05/02 00:30:43     95s] 
[05/02 00:30:43     95s] *** Summary of all messages that are not suppressed in this session:
[05/02 00:30:43     95s] Severity  ID               Count  Summary                                  
[05/02 00:30:43     95s] WARNING   IMPLF-45           784  Macro '%s' has no SITE statement and it ...
[05/02 00:30:43     95s] ERROR     IMPSE-110            1  File '%s' line %s: %s.                   
[05/02 00:30:43     95s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/02 00:30:43     95s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[05/02 00:30:43     95s] ERROR     IMPPTN-1900          1  Number of selected pins should be greate...
[05/02 00:30:43     95s] ERROR     IMPPTN-963           1  Either specified pin name for the select...
[05/02 00:30:43     95s] ERROR     IMPTS-17             8  Inconsistency detected in the capacitanc...
[05/02 00:30:43     95s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[05/02 00:30:43     95s] WARNING   IMPPP-133         1380  The block boundary of instance '%s' was ...
[05/02 00:30:43     95s] WARNING   IMPPP-4063           7  Multi-CPU is set to %d in add_stripes au...
[05/02 00:30:43     95s] WARNING   IMPPP-358           28  The %s edge of the area you specified is...
[05/02 00:30:43     95s] WARNING   IMPPP-2030           5  Layer %s allows on grid right way wires ...
[05/02 00:30:43     95s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[05/02 00:30:43     95s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[05/02 00:30:43     95s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/02 00:30:43     95s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/02 00:30:43     95s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/02 00:30:43     95s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/02 00:30:43     95s] WARNING   TCLCMD-958           4  Previously defined source objects for cl...
[05/02 00:30:43     95s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/02 00:30:43     95s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/02 00:30:43     95s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[05/02 00:30:43     95s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[05/02 00:30:43     95s] *** Message Summary: 2270 warning(s), 13 error(s)
[05/02 00:30:43     95s] 
[05/02 00:30:43     95s] --- Ending "Innovus" (totcpu=0:01:35, real=0:07:38, mem=1158.3M) ---
