-- generated by newgenasym Fri Sep 23 15:26:14 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity CON_DV254_50 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\10\:      INOUT  STD_LOGIC;    
	\11\:      INOUT  STD_LOGIC;    
	\12\:      INOUT  STD_LOGIC;    
	\13\:      INOUT  STD_LOGIC;    
	\14\:      INOUT  STD_LOGIC;    
	\15\:      INOUT  STD_LOGIC;    
	\16\:      INOUT  STD_LOGIC;    
	\17\:      INOUT  STD_LOGIC;    
	\18\:      INOUT  STD_LOGIC;    
	\19\:      INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\20\:      INOUT  STD_LOGIC;    
	\21\:      INOUT  STD_LOGIC;    
	\22\:      INOUT  STD_LOGIC;    
	\23\:      INOUT  STD_LOGIC;    
	\24\:      INOUT  STD_LOGIC;    
	\25\:      INOUT  STD_LOGIC;    
	\26\:      INOUT  STD_LOGIC;    
	\27\:      INOUT  STD_LOGIC;    
	\28\:      INOUT  STD_LOGIC;    
	\29\:      INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\30\:      INOUT  STD_LOGIC;    
	\31\:      INOUT  STD_LOGIC;    
	\32\:      INOUT  STD_LOGIC;    
	\33\:      INOUT  STD_LOGIC;    
	\34\:      INOUT  STD_LOGIC;    
	\35\:      INOUT  STD_LOGIC;    
	\36\:      INOUT  STD_LOGIC;    
	\37\:      INOUT  STD_LOGIC;    
	\38\:      INOUT  STD_LOGIC;    
	\39\:      INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\40\:      INOUT  STD_LOGIC;    
	\41\:      INOUT  STD_LOGIC;    
	\42\:      INOUT  STD_LOGIC;    
	\43\:      INOUT  STD_LOGIC;    
	\44\:      INOUT  STD_LOGIC;    
	\45\:      INOUT  STD_LOGIC;    
	\46\:      INOUT  STD_LOGIC;    
	\47\:      INOUT  STD_LOGIC;    
	\48\:      INOUT  STD_LOGIC;    
	\49\:      INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\50\:      INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	\9\:       INOUT  STD_LOGIC);
end CON_DV254_50;
