
# Computer Architecture Project
Phase 1 single cycle Datapath
![alt text](https://s24.picofile.com/file/8450352692/Screenshot_2022_05_23_233935.jpg)


in phase 2 we added cache and simulated memory delays (found in doc)


![alt text](https://s24.picofile.com/file/8451453684/Visio_pipe.png)
