-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version"

-- DATE "08/19/2017 22:40:39"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	First_project IS
    PORT (
	led0 : OUT std_logic;
	led1 : OUT std_logic;
	MISO : OUT std_logic;
	OUT_final : OUT std_logic_vector(3 DOWNTO 0);
	PWM_out : OUT std_logic;
	PWM_out2 : OUT std_logic;
	PWM_out3 : OUT std_logic;
	PWM_out4 : OUT std_logic;
	PWM_out5 : OUT std_logic;
	PWM_out6 : OUT std_logic;
	PWM_out7 : OUT std_logic;
	PWM_out8 : OUT std_logic;
	PWM_out9 : OUT std_logic;
	PWM_out_vent : OUT std_logic;
	flag_five_sec : OUT std_logic;
	Data_H_test : OUT std_logic;
	test_word_received : OUT std_logic;
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	key0 : IN std_logic;
	clk50M : IN std_logic;
	SCK : IN std_logic;
	MOSI : IN std_logic;
	SSEL : IN std_logic;
	Data_H : INOUT std_logic
	);
END First_project;

-- Design Ports Information
-- Data_H	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 12mA
-- led0	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led1	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MISO	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OUT_final[0]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OUT_final[1]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OUT_final[2]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OUT_final[3]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out2	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out3	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out4	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out5	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out6	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out7	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out8	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out9	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PWM_out_vent	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- flag_five_sec	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Data_H_test	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- test_word_received	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- key0	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk50M	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SSEL	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SCK	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MOSI	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF First_project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_led0 : std_logic;
SIGNAL ww_led1 : std_logic;
SIGNAL ww_MISO : std_logic;
SIGNAL ww_OUT_final : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_PWM_out : std_logic;
SIGNAL ww_PWM_out2 : std_logic;
SIGNAL ww_PWM_out3 : std_logic;
SIGNAL ww_PWM_out4 : std_logic;
SIGNAL ww_PWM_out5 : std_logic;
SIGNAL ww_PWM_out6 : std_logic;
SIGNAL ww_PWM_out7 : std_logic;
SIGNAL ww_PWM_out8 : std_logic;
SIGNAL ww_PWM_out9 : std_logic;
SIGNAL ww_PWM_out_vent : std_logic;
SIGNAL ww_flag_five_sec : std_logic;
SIGNAL ww_Data_H_test : std_logic;
SIGNAL ww_test_word_received : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_key0 : std_logic;
SIGNAL ww_clk50M : std_logic;
SIGNAL ww_SCK : std_logic;
SIGNAL ww_MOSI : std_logic;
SIGNAL ww_SSEL : std_logic;
SIGNAL \FGD|clk1M~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \FGD|clk1hz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk50M~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RL|Q~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \p_w_m|cnt[2]~9_combout\ : std_logic;
SIGNAL \FGD|Add0~20_combout\ : std_logic;
SIGNAL \FGD|Add0~23\ : std_logic;
SIGNAL \FGD|Add0~25\ : std_logic;
SIGNAL \FGD|Add0~24_combout\ : std_logic;
SIGNAL \FGD|Add0~27\ : std_logic;
SIGNAL \FGD|Add0~26_combout\ : std_logic;
SIGNAL \FGD|Add0~29\ : std_logic;
SIGNAL \FGD|Add0~28_combout\ : std_logic;
SIGNAL \FGD|Add0~31\ : std_logic;
SIGNAL \FGD|Add0~30_combout\ : std_logic;
SIGNAL \FGD|Add0~33\ : std_logic;
SIGNAL \FGD|Add0~32_combout\ : std_logic;
SIGNAL \FGD|Add0~35\ : std_logic;
SIGNAL \FGD|Add0~34_combout\ : std_logic;
SIGNAL \FGD|Add0~37\ : std_logic;
SIGNAL \FGD|Add0~36_combout\ : std_logic;
SIGNAL \FGD|Add0~39\ : std_logic;
SIGNAL \FGD|Add0~38_combout\ : std_logic;
SIGNAL \FGD|Add0~41\ : std_logic;
SIGNAL \FGD|Add0~40_combout\ : std_logic;
SIGNAL \FGD|Add0~43\ : std_logic;
SIGNAL \FGD|Add0~42_combout\ : std_logic;
SIGNAL \FGD|Add0~45\ : std_logic;
SIGNAL \FGD|Add0~44_combout\ : std_logic;
SIGNAL \FGD|Add0~47\ : std_logic;
SIGNAL \FGD|Add0~46_combout\ : std_logic;
SIGNAL \FGD|Add0~49\ : std_logic;
SIGNAL \FGD|Add0~48_combout\ : std_logic;
SIGNAL \FGD|Add0~51\ : std_logic;
SIGNAL \FGD|Add0~50_combout\ : std_logic;
SIGNAL \FGD|Add0~53\ : std_logic;
SIGNAL \FGD|Add0~52_combout\ : std_logic;
SIGNAL \FGD|Add0~55\ : std_logic;
SIGNAL \FGD|Add0~54_combout\ : std_logic;
SIGNAL \FGD|Add0~57\ : std_logic;
SIGNAL \FGD|Add0~56_combout\ : std_logic;
SIGNAL \FGD|Add0~59\ : std_logic;
SIGNAL \FGD|Add0~58_combout\ : std_logic;
SIGNAL \FGD|Add0~61\ : std_logic;
SIGNAL \FGD|Add0~60_combout\ : std_logic;
SIGNAL \FGD|Add0~62_combout\ : std_logic;
SIGNAL \F_S|Add0~0_combout\ : std_logic;
SIGNAL \F_S|Add0~2_combout\ : std_logic;
SIGNAL \F_S|Add0~6_combout\ : std_logic;
SIGNAL \F_S|Add0~10_combout\ : std_logic;
SIGNAL \F_S|Add0~32_combout\ : std_logic;
SIGNAL \F_S|Add0~36_combout\ : std_logic;
SIGNAL \F_S|Add0~43\ : std_logic;
SIGNAL \F_S|Add0~44_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[0]~7_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[3]~13_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[5]~18\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[6]~19_combout\ : std_logic;
SIGNAL \Hum|id_gorb[0]~7\ : std_logic;
SIGNAL \Hum|id_gorb[0]~6_combout\ : std_logic;
SIGNAL \Hum|id_gorb[1]~12\ : std_logic;
SIGNAL \Hum|id_gorb[1]~11_combout\ : std_logic;
SIGNAL \Hum|id_gorb[2]~14\ : std_logic;
SIGNAL \Hum|id_gorb[2]~13_combout\ : std_logic;
SIGNAL \Hum|id_gorb[3]~16\ : std_logic;
SIGNAL \Hum|id_gorb[3]~15_combout\ : std_logic;
SIGNAL \Hum|id_gorb[4]~18\ : std_logic;
SIGNAL \Hum|id_gorb[4]~17_combout\ : std_logic;
SIGNAL \Hum|id_gorb[5]~19_combout\ : std_logic;
SIGNAL \FGD|Add2~0_combout\ : std_logic;
SIGNAL \FGD|Add2~6_combout\ : std_logic;
SIGNAL \FGD|Equal0~3_combout\ : std_logic;
SIGNAL \FGD|Equal0~5_combout\ : std_logic;
SIGNAL \FGD|Equal0~6_combout\ : std_logic;
SIGNAL \FGD|Equal0~7_combout\ : std_logic;
SIGNAL \FGD|Equal0~8_combout\ : std_logic;
SIGNAL \FGD|Equal0~9_combout\ : std_logic;
SIGNAL \STPS|Equal1~2_combout\ : std_logic;
SIGNAL \STPS|Equal1~3_combout\ : std_logic;
SIGNAL \STPS|Equal1~4_combout\ : std_logic;
SIGNAL \STPS|Equal1~5_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~2_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~4_combout\ : std_logic;
SIGNAL \F_S|Equal0~0_combout\ : std_logic;
SIGNAL \F_S|Equal0~1_combout\ : std_logic;
SIGNAL \F_S|Equal0~2_combout\ : std_logic;
SIGNAL \F_S|Equal0~3_combout\ : std_logic;
SIGNAL \FGD|i~5_combout\ : std_logic;
SIGNAL \FGD|i~6_combout\ : std_logic;
SIGNAL \Hum|HYM2[39]~0_combout\ : std_logic;
SIGNAL \Hum|shet[10]~19_combout\ : std_logic;
SIGNAL \Hum|Equal5~0_combout\ : std_logic;
SIGNAL \Hum|Equal5~1_combout\ : std_logic;
SIGNAL \Hum|LessThan3~0_combout\ : std_logic;
SIGNAL \Hum|always2~5_combout\ : std_logic;
SIGNAL \STPS|buffer4[7]~0_combout\ : std_logic;
SIGNAL \RL|Q~combout\ : std_logic;
SIGNAL \F_S|five_sec~1_combout\ : std_logic;
SIGNAL \F_S|five_sec~2_combout\ : std_logic;
SIGNAL \F_S|five_sec~8_combout\ : std_logic;
SIGNAL \Hum|Equal6~0_combout\ : std_logic;
SIGNAL \Hum|shet[10]~37_combout\ : std_logic;
SIGNAL \Hum|shet[10]~38_combout\ : std_logic;
SIGNAL \Hum|shet[10]~39_combout\ : std_logic;
SIGNAL \Hum|shet[10]~40_combout\ : std_logic;
SIGNAL \Hum|id_gorb[2]~8_combout\ : std_logic;
SIGNAL \Hum|id_gorb[2]~9_combout\ : std_logic;
SIGNAL \Hum|id_gorb[2]~10_combout\ : std_logic;
SIGNAL \FGD|z~1_combout\ : std_logic;
SIGNAL \Hum|Data_H_REG~0_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~13_combout\ : std_logic;
SIGNAL \Hum|HYM~11_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~14_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~15_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~16_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~17_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~18_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~19_combout\ : std_logic;
SIGNAL \Hum|HYM~17_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~20_combout\ : std_logic;
SIGNAL \Hum|HYM~18_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~21_combout\ : std_logic;
SIGNAL \Hum|HYM~19_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~22_combout\ : std_logic;
SIGNAL \Hum|HYM~20_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~23_combout\ : std_logic;
SIGNAL \Hum|HYM~21_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~24_combout\ : std_logic;
SIGNAL \Hum|HYM~22_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~25_combout\ : std_logic;
SIGNAL \Hum|HYM~23_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~26_combout\ : std_logic;
SIGNAL \Hum|HYM~24_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~27_combout\ : std_logic;
SIGNAL \Hum|HYM~25_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~28_combout\ : std_logic;
SIGNAL \Hum|HYM~26_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~29_combout\ : std_logic;
SIGNAL \Hum|HYM~27_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~30_combout\ : std_logic;
SIGNAL \Hum|HYM~28_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~31_combout\ : std_logic;
SIGNAL \Hum|HYM~29_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~32_combout\ : std_logic;
SIGNAL \Hum|HYM~30_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~33_combout\ : std_logic;
SIGNAL \Hum|HYM~31_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~34_combout\ : std_logic;
SIGNAL \Hum|HYM~32_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~35_combout\ : std_logic;
SIGNAL \Hum|HYM~33_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~36_combout\ : std_logic;
SIGNAL \Hum|HYM~34_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~37_combout\ : std_logic;
SIGNAL \Hum|HYM~35_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~38_combout\ : std_logic;
SIGNAL \Hum|HYM~36_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~39_combout\ : std_logic;
SIGNAL \Hum|HYM~37_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send[0]~40_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send[0]~41_combout\ : std_logic;
SIGNAL \Hum|HYM~38_combout\ : std_logic;
SIGNAL \Hum|HYM~39_combout\ : std_logic;
SIGNAL \Hum|HYM~40_combout\ : std_logic;
SIGNAL \Hum|HYM~41_combout\ : std_logic;
SIGNAL \Hum|HYM~42_combout\ : std_logic;
SIGNAL \FGD|clk1hz~clkctrl_outclk\ : std_logic;
SIGNAL \RL|Q~clkctrl_outclk\ : std_logic;
SIGNAL \Hum|HYM2[27]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[26]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[24]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[20]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[18]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[17]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[16]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[13]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[12]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[11]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[10]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[9]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[8]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[7]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[6]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[5]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[1]~feeder_combout\ : std_logic;
SIGNAL \Hum|HYM2[0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|process_0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \Data_H~0\ : std_logic;
SIGNAL \p_w_m|cnt[0]~21_combout\ : std_logic;
SIGNAL \FGD|Add2~1\ : std_logic;
SIGNAL \FGD|Add2~2_combout\ : std_logic;
SIGNAL \FGD|Add2~3\ : std_logic;
SIGNAL \FGD|Add2~4_combout\ : std_logic;
SIGNAL \FGD|z~2_combout\ : std_logic;
SIGNAL \FGD|Add2~5\ : std_logic;
SIGNAL \FGD|Add2~7\ : std_logic;
SIGNAL \FGD|Add2~8_combout\ : std_logic;
SIGNAL \FGD|Equal2~0_combout\ : std_logic;
SIGNAL \FGD|z~0_combout\ : std_logic;
SIGNAL \FGD|clk1M~0_combout\ : std_logic;
SIGNAL \FGD|clk1M~regout\ : std_logic;
SIGNAL \FGD|clk1M~clkctrl_outclk\ : std_logic;
SIGNAL \Hum|shet[0]~20_combout\ : std_logic;
SIGNAL \Hum|shet[3]~27\ : std_logic;
SIGNAL \Hum|shet[4]~28_combout\ : std_logic;
SIGNAL \F_S|Add0~27\ : std_logic;
SIGNAL \F_S|Add0~28_combout\ : std_logic;
SIGNAL \F_S|five_sec~6_combout\ : std_logic;
SIGNAL \F_S|Add0~29\ : std_logic;
SIGNAL \F_S|Add0~30_combout\ : std_logic;
SIGNAL \F_S|Add0~31\ : std_logic;
SIGNAL \F_S|Add0~33\ : std_logic;
SIGNAL \F_S|Add0~35\ : std_logic;
SIGNAL \F_S|Add0~37\ : std_logic;
SIGNAL \F_S|Add0~38_combout\ : std_logic;
SIGNAL \F_S|five_sec~7_combout\ : std_logic;
SIGNAL \F_S|Add0~34_combout\ : std_logic;
SIGNAL \F_S|Add0~39\ : std_logic;
SIGNAL \F_S|Add0~40_combout\ : std_logic;
SIGNAL \F_S|Add0~41\ : std_logic;
SIGNAL \F_S|Add0~42_combout\ : std_logic;
SIGNAL \F_S|Equal0~6_combout\ : std_logic;
SIGNAL \F_S|Equal0~5_combout\ : std_logic;
SIGNAL \F_S|Add0~1\ : std_logic;
SIGNAL \F_S|Add0~3\ : std_logic;
SIGNAL \F_S|Add0~4_combout\ : std_logic;
SIGNAL \F_S|Add0~5\ : std_logic;
SIGNAL \F_S|Add0~7\ : std_logic;
SIGNAL \F_S|Add0~8_combout\ : std_logic;
SIGNAL \F_S|Add0~9\ : std_logic;
SIGNAL \F_S|Add0~11\ : std_logic;
SIGNAL \F_S|Add0~12_combout\ : std_logic;
SIGNAL \F_S|five_sec~4_combout\ : std_logic;
SIGNAL \F_S|Add0~13\ : std_logic;
SIGNAL \F_S|Add0~14_combout\ : std_logic;
SIGNAL \F_S|Equal0~4_combout\ : std_logic;
SIGNAL \F_S|Equal0~7_combout\ : std_logic;
SIGNAL \F_S|Add0~15\ : std_logic;
SIGNAL \F_S|Add0~16_combout\ : std_logic;
SIGNAL \F_S|five_sec~0_combout\ : std_logic;
SIGNAL \F_S|Add0~17\ : std_logic;
SIGNAL \F_S|Add0~18_combout\ : std_logic;
SIGNAL \F_S|five_sec~3_combout\ : std_logic;
SIGNAL \F_S|Add0~19\ : std_logic;
SIGNAL \F_S|Add0~20_combout\ : std_logic;
SIGNAL \F_S|Add0~21\ : std_logic;
SIGNAL \F_S|Add0~22_combout\ : std_logic;
SIGNAL \F_S|five_sec~5_combout\ : std_logic;
SIGNAL \F_S|Add0~23\ : std_logic;
SIGNAL \F_S|Add0~24_combout\ : std_logic;
SIGNAL \F_S|Add0~25\ : std_logic;
SIGNAL \F_S|Add0~26_combout\ : std_logic;
SIGNAL \F_S|Equal1~1_combout\ : std_logic;
SIGNAL \F_S|Equal1~2_combout\ : std_logic;
SIGNAL \F_S|Equal1~0_combout\ : std_logic;
SIGNAL \F_S|Equal1~3_combout\ : std_logic;
SIGNAL \F_S|flag_five_sec~0_combout\ : std_logic;
SIGNAL \F_S|flag_five_sec~regout\ : std_logic;
SIGNAL \Hum|protocol[0]~0_combout\ : std_logic;
SIGNAL \Hum|mstate~15_combout\ : std_logic;
SIGNAL \Hum|mstate.001~regout\ : std_logic;
SIGNAL \Hum|shet[10]~42_combout\ : std_logic;
SIGNAL \Hum|shet[4]~29\ : std_logic;
SIGNAL \Hum|shet[5]~31\ : std_logic;
SIGNAL \Hum|shet[6]~33\ : std_logic;
SIGNAL \Hum|shet[7]~34_combout\ : std_logic;
SIGNAL \Hum|shet[7]~35\ : std_logic;
SIGNAL \Hum|shet[8]~44\ : std_logic;
SIGNAL \Hum|shet[9]~45_combout\ : std_logic;
SIGNAL \Hum|shet[9]~46\ : std_logic;
SIGNAL \Hum|shet[10]~48\ : std_logic;
SIGNAL \Hum|shet[11]~49_combout\ : std_logic;
SIGNAL \Hum|shet[11]~50\ : std_logic;
SIGNAL \Hum|shet[12]~52\ : std_logic;
SIGNAL \Hum|shet[13]~53_combout\ : std_logic;
SIGNAL \Hum|shet[13]~54\ : std_logic;
SIGNAL \Hum|shet[14]~55_combout\ : std_logic;
SIGNAL \Hum|shet[14]~56\ : std_logic;
SIGNAL \Hum|shet[15]~57_combout\ : std_logic;
SIGNAL \Hum|shet[12]~51_combout\ : std_logic;
SIGNAL \Hum|shet[8]~43_combout\ : std_logic;
SIGNAL \Hum|shet[10]~18_combout\ : std_logic;
SIGNAL \Hum|LessThan4~0_combout\ : std_logic;
SIGNAL \Hum|data_rec[0]~feeder_combout\ : std_logic;
SIGNAL \Hum|Equal0~0_combout\ : std_logic;
SIGNAL \Hum|LessThan4~1_combout\ : std_logic;
SIGNAL \Hum|LessThan4~2_combout\ : std_logic;
SIGNAL \Hum|shet[5]~30_combout\ : std_logic;
SIGNAL \Hum|LessThan4~3_combout\ : std_logic;
SIGNAL \Hum|mstate~13_combout\ : std_logic;
SIGNAL \Hum|mstate~14_combout\ : std_logic;
SIGNAL \Hum|mstate.010~regout\ : std_logic;
SIGNAL \Hum|data_rec[1]~0_combout\ : std_logic;
SIGNAL \Hum|always2~6_combout\ : std_logic;
SIGNAL \Hum|always2~3_combout\ : std_logic;
SIGNAL \Hum|always2~4_combout\ : std_logic;
SIGNAL \Hum|always2~7_combout\ : std_logic;
SIGNAL \Hum|shet[10]~36_combout\ : std_logic;
SIGNAL \Hum|shet[10]~47_combout\ : std_logic;
SIGNAL \Hum|Equal6~1_combout\ : std_logic;
SIGNAL \Hum|Equal6~2_combout\ : std_logic;
SIGNAL \Hum|Equal6~3_combout\ : std_logic;
SIGNAL \Hum|shet[10]~41_combout\ : std_logic;
SIGNAL \Hum|shet[0]~21\ : std_logic;
SIGNAL \Hum|shet[1]~22_combout\ : std_logic;
SIGNAL \Hum|shet[1]~23\ : std_logic;
SIGNAL \Hum|shet[2]~24_combout\ : std_logic;
SIGNAL \Hum|shet[2]~25\ : std_logic;
SIGNAL \Hum|shet[3]~26_combout\ : std_logic;
SIGNAL \Hum|Data_H_REG~1_combout\ : std_logic;
SIGNAL \Hum|Data_H_REG~2_combout\ : std_logic;
SIGNAL \Hum|Data_H_REG~regout\ : std_logic;
SIGNAL \Hum|Data_H_write~0_combout\ : std_logic;
SIGNAL \Hum|Data_H_write~regout\ : std_logic;
SIGNAL \key0~combout\ : std_logic;
SIGNAL \clk50M~combout\ : std_logic;
SIGNAL \FGD|Add0~1\ : std_logic;
SIGNAL \FGD|Add0~2_combout\ : std_logic;
SIGNAL \FGD|Add0~3\ : std_logic;
SIGNAL \FGD|Add0~4_combout\ : std_logic;
SIGNAL \FGD|Add0~5\ : std_logic;
SIGNAL \FGD|Add0~7\ : std_logic;
SIGNAL \FGD|Add0~8_combout\ : std_logic;
SIGNAL \FGD|i~1_combout\ : std_logic;
SIGNAL \FGD|Add0~9\ : std_logic;
SIGNAL \FGD|Add0~11\ : std_logic;
SIGNAL \FGD|Add0~12_combout\ : std_logic;
SIGNAL \FGD|i~2_combout\ : std_logic;
SIGNAL \FGD|Add0~13\ : std_logic;
SIGNAL \FGD|Add0~14_combout\ : std_logic;
SIGNAL \FGD|Add0~15\ : std_logic;
SIGNAL \FGD|Add0~16_combout\ : std_logic;
SIGNAL \FGD|i~3_combout\ : std_logic;
SIGNAL \FGD|Add0~17\ : std_logic;
SIGNAL \FGD|Add0~18_combout\ : std_logic;
SIGNAL \FGD|i~4_combout\ : std_logic;
SIGNAL \FGD|Add0~19\ : std_logic;
SIGNAL \FGD|Add0~21\ : std_logic;
SIGNAL \FGD|Add0~22_combout\ : std_logic;
SIGNAL \FGD|Equal0~2_combout\ : std_logic;
SIGNAL \FGD|Add0~6_combout\ : std_logic;
SIGNAL \FGD|Add0~0_combout\ : std_logic;
SIGNAL \FGD|i~0_combout\ : std_logic;
SIGNAL \FGD|Equal0~0_combout\ : std_logic;
SIGNAL \FGD|Add0~10_combout\ : std_logic;
SIGNAL \FGD|Equal0~1_combout\ : std_logic;
SIGNAL \FGD|Equal0~4_combout\ : std_logic;
SIGNAL \FGD|clk1hz~0_combout\ : std_logic;
SIGNAL \FGD|clk1hz~regout\ : std_logic;
SIGNAL \clk50M~clkctrl_outclk\ : std_logic;
SIGNAL \SSEL~combout\ : std_logic;
SIGNAL \Hum|HYM~3_combout\ : std_logic;
SIGNAL \Hum|HYM[31]~1_combout\ : std_logic;
SIGNAL \Hum|HYM2[37]~feeder_combout\ : std_logic;
SIGNAL \Hum|shet[6]~32_combout\ : std_logic;
SIGNAL \Hum|always2~1_combout\ : std_logic;
SIGNAL \Hum|always2~0_combout\ : std_logic;
SIGNAL \Hum|always2~2_combout\ : std_logic;
SIGNAL \Hum|HYM2[39]~1_combout\ : std_logic;
SIGNAL \Hum|HYM2[39]~2_combout\ : std_logic;
SIGNAL \Hum|HYM~10_combout\ : std_logic;
SIGNAL \Hum|HYM~9_combout\ : std_logic;
SIGNAL \Hum|HYM~16_combout\ : std_logic;
SIGNAL \Hum|HYM~15_combout\ : std_logic;
SIGNAL \Hum|HYM~14_combout\ : std_logic;
SIGNAL \Hum|HYM~13_combout\ : std_logic;
SIGNAL \Hum|HYM~12_combout\ : std_logic;
SIGNAL \Hum|HYM2[28]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~12_combout\ : std_logic;
SIGNAL \SCK~combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send[0]~1_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~11_combout\ : std_logic;
SIGNAL \Hum|HYM2[30]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~10_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~9_combout\ : std_logic;
SIGNAL \Hum|HYM~8_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~8_combout\ : std_logic;
SIGNAL \Hum|HYM~7_combout\ : std_logic;
SIGNAL \Hum|HYM2[33]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~7_combout\ : std_logic;
SIGNAL \Hum|HYM~6_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~6_combout\ : std_logic;
SIGNAL \Hum|HYM~5_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~5_combout\ : std_logic;
SIGNAL \Hum|HYM~4_combout\ : std_logic;
SIGNAL \Hum|HYM2[36]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~4_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~3_combout\ : std_logic;
SIGNAL \Hum|HYM~2_combout\ : std_logic;
SIGNAL \Hum|HYM2[38]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~2_combout\ : std_logic;
SIGNAL \Hum|HYM~0_combout\ : std_logic;
SIGNAL \Hum|HYM2[39]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|HYM_send~0_combout\ : std_logic;
SIGNAL \STPS|angle_current[0]~11_combout\ : std_logic;
SIGNAL \MOSI~combout\ : std_logic;
SIGNAL \SPI_MODULE|MOSIr[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|MOSIr[1]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[7]~0_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[5]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[7]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[11]~feeder_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received[14]~feeder_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~1_combout\ : std_logic;
SIGNAL \SPI_MODULE|Equal0~0_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[0]~8\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[1]~9_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[1]~10\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[2]~11_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[2]~12\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[3]~14\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[4]~15_combout\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[4]~16\ : std_logic;
SIGNAL \SPI_MODULE|bitcnt[5]~17_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_received~1_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_received~0_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_received~2_combout\ : std_logic;
SIGNAL \SPI_MODULE|byte_received~regout\ : std_logic;
SIGNAL \p_w_m|Decoder0~0_combout\ : std_logic;
SIGNAL \STPS|buffer4[7]~1_combout\ : std_logic;
SIGNAL \STPS|LessThan0~1_cout\ : std_logic;
SIGNAL \STPS|LessThan0~3_cout\ : std_logic;
SIGNAL \STPS|LessThan0~5_cout\ : std_logic;
SIGNAL \STPS|LessThan0~7_cout\ : std_logic;
SIGNAL \STPS|LessThan0~9_cout\ : std_logic;
SIGNAL \STPS|LessThan0~11_cout\ : std_logic;
SIGNAL \STPS|LessThan0~13_cout\ : std_logic;
SIGNAL \STPS|LessThan0~14_combout\ : std_logic;
SIGNAL \STPS|Equal1~0_combout\ : std_logic;
SIGNAL \STPS|LessThan1~1_cout\ : std_logic;
SIGNAL \STPS|LessThan1~3_cout\ : std_logic;
SIGNAL \STPS|LessThan1~5_cout\ : std_logic;
SIGNAL \STPS|LessThan1~7_cout\ : std_logic;
SIGNAL \STPS|LessThan1~9_cout\ : std_logic;
SIGNAL \STPS|LessThan1~11_cout\ : std_logic;
SIGNAL \STPS|LessThan1~13_cout\ : std_logic;
SIGNAL \STPS|LessThan1~15_cout\ : std_logic;
SIGNAL \STPS|LessThan1~16_combout\ : std_logic;
SIGNAL \STPS|angle_current[2]~33_combout\ : std_logic;
SIGNAL \STPS|angle_current[0]~12\ : std_logic;
SIGNAL \STPS|angle_current[1]~13_combout\ : std_logic;
SIGNAL \STPS|angle_current[1]~14\ : std_logic;
SIGNAL \STPS|angle_current[2]~15_combout\ : std_logic;
SIGNAL \STPS|angle_current[2]~16\ : std_logic;
SIGNAL \STPS|angle_current[3]~17_combout\ : std_logic;
SIGNAL \STPS|angle_current[3]~18\ : std_logic;
SIGNAL \STPS|angle_current[4]~19_combout\ : std_logic;
SIGNAL \STPS|angle_current[4]~20\ : std_logic;
SIGNAL \STPS|angle_current[5]~21_combout\ : std_logic;
SIGNAL \STPS|angle_current[5]~22\ : std_logic;
SIGNAL \STPS|angle_current[6]~23_combout\ : std_logic;
SIGNAL \STPS|angle_current[6]~24\ : std_logic;
SIGNAL \STPS|angle_current[7]~25_combout\ : std_logic;
SIGNAL \STPS|angle_current[7]~26\ : std_logic;
SIGNAL \STPS|angle_current[8]~27_combout\ : std_logic;
SIGNAL \STPS|angle_current[8]~28\ : std_logic;
SIGNAL \STPS|angle_current[9]~29_combout\ : std_logic;
SIGNAL \STPS|angle_current[9]~30\ : std_logic;
SIGNAL \STPS|angle_current[10]~31_combout\ : std_logic;
SIGNAL \STPS|Equal1~1_combout\ : std_logic;
SIGNAL \STPS|M_EN~0_combout\ : std_logic;
SIGNAL \STPS|dev_state~0_combout\ : std_logic;
SIGNAL \STPS|dev_state~regout\ : std_logic;
SIGNAL \STPS|M_EN~1_combout\ : std_logic;
SIGNAL \STPS|M_EN~regout\ : std_logic;
SIGNAL \SDRV|state[0]~2_combout\ : std_logic;
SIGNAL \STPS|DIR~0_combout\ : std_logic;
SIGNAL \STPS|DIR~1_combout\ : std_logic;
SIGNAL \STPS|DIR~regout\ : std_logic;
SIGNAL \SDRV|Add0~4_combout\ : std_logic;
SIGNAL \SDRV|Add0~3_combout\ : std_logic;
SIGNAL \SDRV|Mux3~0_combout\ : std_logic;
SIGNAL \SDRV|Add0~1_combout\ : std_logic;
SIGNAL \SDRV|state[3]~3_combout\ : std_logic;
SIGNAL \SDRV|Add0~2_combout\ : std_logic;
SIGNAL \E_s|OUT_final[0]~0_combout\ : std_logic;
SIGNAL \SDRV|Mux2~0_combout\ : std_logic;
SIGNAL \E_s|OUT_final[1]~1_combout\ : std_logic;
SIGNAL \SDRV|Mux1~0_combout\ : std_logic;
SIGNAL \E_s|OUT_final[2]~2_combout\ : std_logic;
SIGNAL \SDRV|Mux0~0_combout\ : std_logic;
SIGNAL \E_s|OUT_final[3]~3_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~3_combout\ : std_logic;
SIGNAL \p_w_m|cnt[1]~7_combout\ : std_logic;
SIGNAL \p_w_m|cnt[1]~8\ : std_logic;
SIGNAL \p_w_m|cnt[2]~10\ : std_logic;
SIGNAL \p_w_m|cnt[3]~11_combout\ : std_logic;
SIGNAL \p_w_m|cnt[3]~12\ : std_logic;
SIGNAL \p_w_m|cnt[4]~14\ : std_logic;
SIGNAL \p_w_m|cnt[5]~15_combout\ : std_logic;
SIGNAL \p_w_m|cnt[5]~16\ : std_logic;
SIGNAL \p_w_m|cnt[6]~17_combout\ : std_logic;
SIGNAL \p_w_m|cnt[6]~18\ : std_logic;
SIGNAL \p_w_m|cnt[7]~19_combout\ : std_logic;
SIGNAL \p_w_m|LessThan0~1_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~3_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~5_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~7_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~9_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~11_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~13_cout\ : std_logic;
SIGNAL \p_w_m|LessThan0~14_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~5_combout\ : std_logic;
SIGNAL \p_w_m|LessThan1~1_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~3_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~5_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~7_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~9_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~11_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~13_cout\ : std_logic;
SIGNAL \p_w_m|LessThan1~14_combout\ : std_logic;
SIGNAL \p_w_m|Decoder0~6_combout\ : std_logic;
SIGNAL \p_w_m|cnt[4]~13_combout\ : std_logic;
SIGNAL \p_w_m|LessThan2~1_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~3_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~5_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~7_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~9_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~11_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~13_cout\ : std_logic;
SIGNAL \p_w_m|LessThan2~14_combout\ : std_logic;
SIGNAL \Hum|Data_H_test~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_in_reg~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~10\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~19_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~regout\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \SPI_MODULE|byte_data_received\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \F_S|five_sec\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Hum|HYM\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \Hum|HYM2\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \Hum|data_rec\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Hum|id_gorb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Hum|protocol\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Hum|shet\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \p_w_m|buffer1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p_w_m|buffer2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p_w_m|buffer3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \p_w_m|cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SDRV|OUT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SDRV|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \STPS|angle_current\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \STPS|buffer4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \FGD|i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \FGD|z\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \SPI_MODULE|HYM_send\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \SPI_MODULE|MOSIr\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SPI_MODULE|SCKr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SPI_MODULE|SSELr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SPI_MODULE|bitcnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(80 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \F_S|ALT_INV_flag_five_sec~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;

BEGIN

led0 <= ww_led0;
led1 <= ww_led1;
MISO <= ww_MISO;
OUT_final <= ww_OUT_final;
PWM_out <= ww_PWM_out;
PWM_out2 <= ww_PWM_out2;
PWM_out3 <= ww_PWM_out3;
PWM_out4 <= ww_PWM_out4;
PWM_out5 <= ww_PWM_out5;
PWM_out6 <= ww_PWM_out6;
PWM_out7 <= ww_PWM_out7;
PWM_out8 <= ww_PWM_out8;
PWM_out9 <= ww_PWM_out9;
PWM_out_vent <= ww_PWM_out_vent;
flag_five_sec <= ww_flag_five_sec;
Data_H_test <= ww_Data_H_test;
test_word_received <= ww_test_word_received;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_key0 <= key0;
ww_clk50M <= clk50M;
ww_SCK <= SCK;
ww_MOSI <= MOSI;
ww_SSEL <= SSEL;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\FGD|clk1M~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \FGD|clk1M~regout\);

\FGD|clk1hz~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \FGD|clk1hz~regout\);

\clk50M~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk50M~combout\);

\RL|Q~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \RL|Q~combout\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\(0);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\auto_hub|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|clr_reg~regout\);

\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|reset_all~regout\);

\auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|shadow_jsm|state\(0));
\F_S|ALT_INV_flag_five_sec~regout\ <= NOT \F_S|flag_five_sec~regout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|virtual_ir_scan_reg~regout\;
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\;

-- Location: LCFF_X20_Y11_N21
\p_w_m|cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(2));

-- Location: LCCOMB_X20_Y11_N20
\p_w_m|cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[2]~9_combout\ = (\p_w_m|cnt\(2) & (!\p_w_m|cnt[1]~8\)) # (!\p_w_m|cnt\(2) & ((\p_w_m|cnt[1]~8\) # (GND)))
-- \p_w_m|cnt[2]~10\ = CARRY((!\p_w_m|cnt[1]~8\) # (!\p_w_m|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(2),
	datad => VCC,
	cin => \p_w_m|cnt[1]~8\,
	combout => \p_w_m|cnt[2]~9_combout\,
	cout => \p_w_m|cnt[2]~10\);

-- Location: LCFF_X8_Y12_N1
\SPI_MODULE|bitcnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[0]~7_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(0));

-- Location: LCFF_X8_Y12_N7
\SPI_MODULE|bitcnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[3]~13_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(3));

-- Location: LCFF_X8_Y12_N13
\SPI_MODULE|bitcnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[6]~19_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(6));

-- Location: LCCOMB_X21_Y7_N20
\FGD|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~20_combout\ = (\FGD|i\(10) & (\FGD|Add0~19\ $ (GND))) # (!\FGD|i\(10) & (!\FGD|Add0~19\ & VCC))
-- \FGD|Add0~21\ = CARRY((\FGD|i\(10) & !\FGD|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(10),
	datad => VCC,
	cin => \FGD|Add0~19\,
	combout => \FGD|Add0~20_combout\,
	cout => \FGD|Add0~21\);

-- Location: LCCOMB_X21_Y7_N22
\FGD|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~22_combout\ = (\FGD|i\(11) & (!\FGD|Add0~21\)) # (!\FGD|i\(11) & ((\FGD|Add0~21\) # (GND)))
-- \FGD|Add0~23\ = CARRY((!\FGD|Add0~21\) # (!\FGD|i\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(11),
	datad => VCC,
	cin => \FGD|Add0~21\,
	combout => \FGD|Add0~22_combout\,
	cout => \FGD|Add0~23\);

-- Location: LCCOMB_X21_Y7_N24
\FGD|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~24_combout\ = (\FGD|i\(12) & (\FGD|Add0~23\ $ (GND))) # (!\FGD|i\(12) & (!\FGD|Add0~23\ & VCC))
-- \FGD|Add0~25\ = CARRY((\FGD|i\(12) & !\FGD|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(12),
	datad => VCC,
	cin => \FGD|Add0~23\,
	combout => \FGD|Add0~24_combout\,
	cout => \FGD|Add0~25\);

-- Location: LCCOMB_X21_Y7_N26
\FGD|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~26_combout\ = (\FGD|i\(13) & (!\FGD|Add0~25\)) # (!\FGD|i\(13) & ((\FGD|Add0~25\) # (GND)))
-- \FGD|Add0~27\ = CARRY((!\FGD|Add0~25\) # (!\FGD|i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(13),
	datad => VCC,
	cin => \FGD|Add0~25\,
	combout => \FGD|Add0~26_combout\,
	cout => \FGD|Add0~27\);

-- Location: LCCOMB_X21_Y7_N28
\FGD|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~28_combout\ = (\FGD|i\(14) & (\FGD|Add0~27\ $ (GND))) # (!\FGD|i\(14) & (!\FGD|Add0~27\ & VCC))
-- \FGD|Add0~29\ = CARRY((\FGD|i\(14) & !\FGD|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(14),
	datad => VCC,
	cin => \FGD|Add0~27\,
	combout => \FGD|Add0~28_combout\,
	cout => \FGD|Add0~29\);

-- Location: LCCOMB_X21_Y7_N30
\FGD|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~30_combout\ = (\FGD|i\(15) & (!\FGD|Add0~29\)) # (!\FGD|i\(15) & ((\FGD|Add0~29\) # (GND)))
-- \FGD|Add0~31\ = CARRY((!\FGD|Add0~29\) # (!\FGD|i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(15),
	datad => VCC,
	cin => \FGD|Add0~29\,
	combout => \FGD|Add0~30_combout\,
	cout => \FGD|Add0~31\);

-- Location: LCCOMB_X21_Y6_N0
\FGD|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~32_combout\ = (\FGD|i\(16) & (\FGD|Add0~31\ $ (GND))) # (!\FGD|i\(16) & (!\FGD|Add0~31\ & VCC))
-- \FGD|Add0~33\ = CARRY((\FGD|i\(16) & !\FGD|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(16),
	datad => VCC,
	cin => \FGD|Add0~31\,
	combout => \FGD|Add0~32_combout\,
	cout => \FGD|Add0~33\);

-- Location: LCCOMB_X21_Y6_N2
\FGD|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~34_combout\ = (\FGD|i\(17) & (!\FGD|Add0~33\)) # (!\FGD|i\(17) & ((\FGD|Add0~33\) # (GND)))
-- \FGD|Add0~35\ = CARRY((!\FGD|Add0~33\) # (!\FGD|i\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(17),
	datad => VCC,
	cin => \FGD|Add0~33\,
	combout => \FGD|Add0~34_combout\,
	cout => \FGD|Add0~35\);

-- Location: LCCOMB_X21_Y6_N4
\FGD|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~36_combout\ = (\FGD|i\(18) & (\FGD|Add0~35\ $ (GND))) # (!\FGD|i\(18) & (!\FGD|Add0~35\ & VCC))
-- \FGD|Add0~37\ = CARRY((\FGD|i\(18) & !\FGD|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(18),
	datad => VCC,
	cin => \FGD|Add0~35\,
	combout => \FGD|Add0~36_combout\,
	cout => \FGD|Add0~37\);

-- Location: LCCOMB_X21_Y6_N6
\FGD|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~38_combout\ = (\FGD|i\(19) & (!\FGD|Add0~37\)) # (!\FGD|i\(19) & ((\FGD|Add0~37\) # (GND)))
-- \FGD|Add0~39\ = CARRY((!\FGD|Add0~37\) # (!\FGD|i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(19),
	datad => VCC,
	cin => \FGD|Add0~37\,
	combout => \FGD|Add0~38_combout\,
	cout => \FGD|Add0~39\);

-- Location: LCCOMB_X21_Y6_N8
\FGD|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~40_combout\ = (\FGD|i\(20) & (\FGD|Add0~39\ $ (GND))) # (!\FGD|i\(20) & (!\FGD|Add0~39\ & VCC))
-- \FGD|Add0~41\ = CARRY((\FGD|i\(20) & !\FGD|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(20),
	datad => VCC,
	cin => \FGD|Add0~39\,
	combout => \FGD|Add0~40_combout\,
	cout => \FGD|Add0~41\);

-- Location: LCCOMB_X21_Y6_N10
\FGD|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~42_combout\ = (\FGD|i\(21) & (!\FGD|Add0~41\)) # (!\FGD|i\(21) & ((\FGD|Add0~41\) # (GND)))
-- \FGD|Add0~43\ = CARRY((!\FGD|Add0~41\) # (!\FGD|i\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(21),
	datad => VCC,
	cin => \FGD|Add0~41\,
	combout => \FGD|Add0~42_combout\,
	cout => \FGD|Add0~43\);

-- Location: LCCOMB_X21_Y6_N12
\FGD|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~44_combout\ = (\FGD|i\(22) & (\FGD|Add0~43\ $ (GND))) # (!\FGD|i\(22) & (!\FGD|Add0~43\ & VCC))
-- \FGD|Add0~45\ = CARRY((\FGD|i\(22) & !\FGD|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(22),
	datad => VCC,
	cin => \FGD|Add0~43\,
	combout => \FGD|Add0~44_combout\,
	cout => \FGD|Add0~45\);

-- Location: LCCOMB_X21_Y6_N14
\FGD|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~46_combout\ = (\FGD|i\(23) & (!\FGD|Add0~45\)) # (!\FGD|i\(23) & ((\FGD|Add0~45\) # (GND)))
-- \FGD|Add0~47\ = CARRY((!\FGD|Add0~45\) # (!\FGD|i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(23),
	datad => VCC,
	cin => \FGD|Add0~45\,
	combout => \FGD|Add0~46_combout\,
	cout => \FGD|Add0~47\);

-- Location: LCCOMB_X21_Y6_N16
\FGD|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~48_combout\ = (\FGD|i\(24) & (\FGD|Add0~47\ $ (GND))) # (!\FGD|i\(24) & (!\FGD|Add0~47\ & VCC))
-- \FGD|Add0~49\ = CARRY((\FGD|i\(24) & !\FGD|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(24),
	datad => VCC,
	cin => \FGD|Add0~47\,
	combout => \FGD|Add0~48_combout\,
	cout => \FGD|Add0~49\);

-- Location: LCCOMB_X21_Y6_N18
\FGD|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~50_combout\ = (\FGD|i\(25) & (!\FGD|Add0~49\)) # (!\FGD|i\(25) & ((\FGD|Add0~49\) # (GND)))
-- \FGD|Add0~51\ = CARRY((!\FGD|Add0~49\) # (!\FGD|i\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(25),
	datad => VCC,
	cin => \FGD|Add0~49\,
	combout => \FGD|Add0~50_combout\,
	cout => \FGD|Add0~51\);

-- Location: LCCOMB_X21_Y6_N20
\FGD|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~52_combout\ = (\FGD|i\(26) & (\FGD|Add0~51\ $ (GND))) # (!\FGD|i\(26) & (!\FGD|Add0~51\ & VCC))
-- \FGD|Add0~53\ = CARRY((\FGD|i\(26) & !\FGD|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(26),
	datad => VCC,
	cin => \FGD|Add0~51\,
	combout => \FGD|Add0~52_combout\,
	cout => \FGD|Add0~53\);

-- Location: LCCOMB_X21_Y6_N22
\FGD|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~54_combout\ = (\FGD|i\(27) & (!\FGD|Add0~53\)) # (!\FGD|i\(27) & ((\FGD|Add0~53\) # (GND)))
-- \FGD|Add0~55\ = CARRY((!\FGD|Add0~53\) # (!\FGD|i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(27),
	datad => VCC,
	cin => \FGD|Add0~53\,
	combout => \FGD|Add0~54_combout\,
	cout => \FGD|Add0~55\);

-- Location: LCCOMB_X21_Y6_N24
\FGD|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~56_combout\ = (\FGD|i\(28) & (\FGD|Add0~55\ $ (GND))) # (!\FGD|i\(28) & (!\FGD|Add0~55\ & VCC))
-- \FGD|Add0~57\ = CARRY((\FGD|i\(28) & !\FGD|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(28),
	datad => VCC,
	cin => \FGD|Add0~55\,
	combout => \FGD|Add0~56_combout\,
	cout => \FGD|Add0~57\);

-- Location: LCCOMB_X21_Y6_N26
\FGD|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~58_combout\ = (\FGD|i\(29) & (!\FGD|Add0~57\)) # (!\FGD|i\(29) & ((\FGD|Add0~57\) # (GND)))
-- \FGD|Add0~59\ = CARRY((!\FGD|Add0~57\) # (!\FGD|i\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(29),
	datad => VCC,
	cin => \FGD|Add0~57\,
	combout => \FGD|Add0~58_combout\,
	cout => \FGD|Add0~59\);

-- Location: LCCOMB_X21_Y6_N28
\FGD|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~60_combout\ = (\FGD|i\(30) & (\FGD|Add0~59\ $ (GND))) # (!\FGD|i\(30) & (!\FGD|Add0~59\ & VCC))
-- \FGD|Add0~61\ = CARRY((\FGD|i\(30) & !\FGD|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(30),
	datad => VCC,
	cin => \FGD|Add0~59\,
	combout => \FGD|Add0~60_combout\,
	cout => \FGD|Add0~61\);

-- Location: LCCOMB_X21_Y6_N30
\FGD|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~62_combout\ = \FGD|Add0~61\ $ (\FGD|i\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \FGD|i\(31),
	cin => \FGD|Add0~61\,
	combout => \FGD|Add0~62_combout\);

-- Location: LCFF_X14_Y13_N5
\Hum|id_gorb[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[0]~6_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(0));

-- Location: LCFF_X14_Y13_N7
\Hum|id_gorb[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[1]~11_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(1));

-- Location: LCFF_X14_Y13_N9
\Hum|id_gorb[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[2]~13_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(2));

-- Location: LCFF_X14_Y13_N11
\Hum|id_gorb[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[3]~15_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(3));

-- Location: LCFF_X14_Y13_N13
\Hum|id_gorb[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[4]~17_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(4));

-- Location: LCFF_X14_Y13_N15
\Hum|id_gorb[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|id_gorb[5]~19_combout\,
	sclr => \Hum|id_gorb[2]~8_combout\,
	ena => \Hum|id_gorb[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|id_gorb\(5));

-- Location: LCCOMB_X19_Y6_N10
\F_S|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~0_combout\ = \F_S|five_sec\(0) $ (VCC)
-- \F_S|Add0~1\ = CARRY(\F_S|five_sec\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(0),
	datad => VCC,
	combout => \F_S|Add0~0_combout\,
	cout => \F_S|Add0~1\);

-- Location: LCCOMB_X19_Y6_N12
\F_S|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~2_combout\ = (\F_S|five_sec\(1) & (!\F_S|Add0~1\)) # (!\F_S|five_sec\(1) & ((\F_S|Add0~1\) # (GND)))
-- \F_S|Add0~3\ = CARRY((!\F_S|Add0~1\) # (!\F_S|five_sec\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(1),
	datad => VCC,
	cin => \F_S|Add0~1\,
	combout => \F_S|Add0~2_combout\,
	cout => \F_S|Add0~3\);

-- Location: LCCOMB_X19_Y6_N16
\F_S|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~6_combout\ = (\F_S|five_sec\(3) & (!\F_S|Add0~5\)) # (!\F_S|five_sec\(3) & ((\F_S|Add0~5\) # (GND)))
-- \F_S|Add0~7\ = CARRY((!\F_S|Add0~5\) # (!\F_S|five_sec\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(3),
	datad => VCC,
	cin => \F_S|Add0~5\,
	combout => \F_S|Add0~6_combout\,
	cout => \F_S|Add0~7\);

-- Location: LCCOMB_X19_Y6_N20
\F_S|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~10_combout\ = (\F_S|five_sec\(5) & (!\F_S|Add0~9\)) # (!\F_S|five_sec\(5) & ((\F_S|Add0~9\) # (GND)))
-- \F_S|Add0~11\ = CARRY((!\F_S|Add0~9\) # (!\F_S|five_sec\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(5),
	datad => VCC,
	cin => \F_S|Add0~9\,
	combout => \F_S|Add0~10_combout\,
	cout => \F_S|Add0~11\);

-- Location: LCCOMB_X19_Y5_N10
\F_S|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~32_combout\ = (\F_S|five_sec\(16) & (\F_S|Add0~31\ $ (GND))) # (!\F_S|five_sec\(16) & (!\F_S|Add0~31\ & VCC))
-- \F_S|Add0~33\ = CARRY((\F_S|five_sec\(16) & !\F_S|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(16),
	datad => VCC,
	cin => \F_S|Add0~31\,
	combout => \F_S|Add0~32_combout\,
	cout => \F_S|Add0~33\);

-- Location: LCCOMB_X19_Y5_N14
\F_S|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~36_combout\ = (\F_S|five_sec\(18) & (\F_S|Add0~35\ $ (GND))) # (!\F_S|five_sec\(18) & (!\F_S|Add0~35\ & VCC))
-- \F_S|Add0~37\ = CARRY((\F_S|five_sec\(18) & !\F_S|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(18),
	datad => VCC,
	cin => \F_S|Add0~35\,
	combout => \F_S|Add0~36_combout\,
	cout => \F_S|Add0~37\);

-- Location: LCCOMB_X19_Y5_N20
\F_S|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~42_combout\ = (\F_S|five_sec\(21) & (!\F_S|Add0~41\)) # (!\F_S|five_sec\(21) & ((\F_S|Add0~41\) # (GND)))
-- \F_S|Add0~43\ = CARRY((!\F_S|Add0~41\) # (!\F_S|five_sec\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(21),
	datad => VCC,
	cin => \F_S|Add0~41\,
	combout => \F_S|Add0~42_combout\,
	cout => \F_S|Add0~43\);

-- Location: LCCOMB_X19_Y5_N22
\F_S|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~44_combout\ = \F_S|Add0~43\ $ (!\F_S|five_sec\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \F_S|five_sec\(22),
	cin => \F_S|Add0~43\,
	combout => \F_S|Add0~44_combout\);

-- Location: LCCOMB_X8_Y12_N0
\SPI_MODULE|bitcnt[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[0]~7_combout\ = (\SPI_MODULE|bitcnt\(0) & (\SPI_MODULE|Equal0~0_combout\ $ (VCC))) # (!\SPI_MODULE|bitcnt\(0) & (\SPI_MODULE|Equal0~0_combout\ & VCC))
-- \SPI_MODULE|bitcnt[0]~8\ = CARRY((\SPI_MODULE|bitcnt\(0) & \SPI_MODULE|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|bitcnt\(0),
	datab => \SPI_MODULE|Equal0~0_combout\,
	datad => VCC,
	combout => \SPI_MODULE|bitcnt[0]~7_combout\,
	cout => \SPI_MODULE|bitcnt[0]~8\);

-- Location: LCCOMB_X8_Y12_N6
\SPI_MODULE|bitcnt[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[3]~13_combout\ = (\SPI_MODULE|bitcnt\(3) & (!\SPI_MODULE|bitcnt[2]~12\)) # (!\SPI_MODULE|bitcnt\(3) & ((\SPI_MODULE|bitcnt[2]~12\) # (GND)))
-- \SPI_MODULE|bitcnt[3]~14\ = CARRY((!\SPI_MODULE|bitcnt[2]~12\) # (!\SPI_MODULE|bitcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|bitcnt\(3),
	datad => VCC,
	cin => \SPI_MODULE|bitcnt[2]~12\,
	combout => \SPI_MODULE|bitcnt[3]~13_combout\,
	cout => \SPI_MODULE|bitcnt[3]~14\);

-- Location: LCCOMB_X8_Y12_N10
\SPI_MODULE|bitcnt[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[5]~17_combout\ = (\SPI_MODULE|bitcnt\(5) & (!\SPI_MODULE|bitcnt[4]~16\)) # (!\SPI_MODULE|bitcnt\(5) & ((\SPI_MODULE|bitcnt[4]~16\) # (GND)))
-- \SPI_MODULE|bitcnt[5]~18\ = CARRY((!\SPI_MODULE|bitcnt[4]~16\) # (!\SPI_MODULE|bitcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_MODULE|bitcnt\(5),
	datad => VCC,
	cin => \SPI_MODULE|bitcnt[4]~16\,
	combout => \SPI_MODULE|bitcnt[5]~17_combout\,
	cout => \SPI_MODULE|bitcnt[5]~18\);

-- Location: LCCOMB_X8_Y12_N12
\SPI_MODULE|bitcnt[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[6]~19_combout\ = \SPI_MODULE|bitcnt[5]~18\ $ (!\SPI_MODULE|bitcnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|bitcnt\(6),
	cin => \SPI_MODULE|bitcnt[5]~18\,
	combout => \SPI_MODULE|bitcnt[6]~19_combout\);

-- Location: LCCOMB_X14_Y13_N4
\Hum|id_gorb[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[0]~6_combout\ = \Hum|id_gorb\(0) $ (VCC)
-- \Hum|id_gorb[0]~7\ = CARRY(\Hum|id_gorb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|id_gorb\(0),
	datad => VCC,
	combout => \Hum|id_gorb[0]~6_combout\,
	cout => \Hum|id_gorb[0]~7\);

-- Location: LCCOMB_X14_Y13_N6
\Hum|id_gorb[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[1]~11_combout\ = (\Hum|id_gorb\(1) & (!\Hum|id_gorb[0]~7\)) # (!\Hum|id_gorb\(1) & ((\Hum|id_gorb[0]~7\) # (GND)))
-- \Hum|id_gorb[1]~12\ = CARRY((!\Hum|id_gorb[0]~7\) # (!\Hum|id_gorb\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|id_gorb\(1),
	datad => VCC,
	cin => \Hum|id_gorb[0]~7\,
	combout => \Hum|id_gorb[1]~11_combout\,
	cout => \Hum|id_gorb[1]~12\);

-- Location: LCCOMB_X14_Y13_N8
\Hum|id_gorb[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[2]~13_combout\ = (\Hum|id_gorb\(2) & (\Hum|id_gorb[1]~12\ $ (GND))) # (!\Hum|id_gorb\(2) & (!\Hum|id_gorb[1]~12\ & VCC))
-- \Hum|id_gorb[2]~14\ = CARRY((\Hum|id_gorb\(2) & !\Hum|id_gorb[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|id_gorb\(2),
	datad => VCC,
	cin => \Hum|id_gorb[1]~12\,
	combout => \Hum|id_gorb[2]~13_combout\,
	cout => \Hum|id_gorb[2]~14\);

-- Location: LCCOMB_X14_Y13_N10
\Hum|id_gorb[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[3]~15_combout\ = (\Hum|id_gorb\(3) & (!\Hum|id_gorb[2]~14\)) # (!\Hum|id_gorb\(3) & ((\Hum|id_gorb[2]~14\) # (GND)))
-- \Hum|id_gorb[3]~16\ = CARRY((!\Hum|id_gorb[2]~14\) # (!\Hum|id_gorb\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|id_gorb\(3),
	datad => VCC,
	cin => \Hum|id_gorb[2]~14\,
	combout => \Hum|id_gorb[3]~15_combout\,
	cout => \Hum|id_gorb[3]~16\);

-- Location: LCCOMB_X14_Y13_N12
\Hum|id_gorb[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[4]~17_combout\ = (\Hum|id_gorb\(4) & (\Hum|id_gorb[3]~16\ $ (GND))) # (!\Hum|id_gorb\(4) & (!\Hum|id_gorb[3]~16\ & VCC))
-- \Hum|id_gorb[4]~18\ = CARRY((\Hum|id_gorb\(4) & !\Hum|id_gorb[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|id_gorb\(4),
	datad => VCC,
	cin => \Hum|id_gorb[3]~16\,
	combout => \Hum|id_gorb[4]~17_combout\,
	cout => \Hum|id_gorb[4]~18\);

-- Location: LCCOMB_X14_Y13_N14
\Hum|id_gorb[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[5]~19_combout\ = \Hum|id_gorb\(5) $ (\Hum|id_gorb[4]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|id_gorb\(5),
	cin => \Hum|id_gorb[4]~18\,
	combout => \Hum|id_gorb[5]~19_combout\);

-- Location: LCCOMB_X24_Y7_N20
\FGD|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add2~0_combout\ = (\FGD|z\(1) & (\p_w_m|cnt\(0) $ (VCC))) # (!\FGD|z\(1) & (\p_w_m|cnt\(0) & VCC))
-- \FGD|Add2~1\ = CARRY((\FGD|z\(1) & \p_w_m|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|z\(1),
	datab => \p_w_m|cnt\(0),
	datad => VCC,
	combout => \FGD|Add2~0_combout\,
	cout => \FGD|Add2~1\);

-- Location: LCCOMB_X24_Y7_N26
\FGD|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add2~6_combout\ = (\FGD|z\(4) & (!\FGD|Add2~5\)) # (!\FGD|z\(4) & ((\FGD|Add2~5\) # (GND)))
-- \FGD|Add2~7\ = CARRY((!\FGD|Add2~5\) # (!\FGD|z\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|z\(4),
	datad => VCC,
	cin => \FGD|Add2~5\,
	combout => \FGD|Add2~6_combout\,
	cout => \FGD|Add2~7\);

-- Location: LCFF_X20_Y11_N13
\p_w_m|buffer1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(6),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(6));

-- Location: LCFF_X20_Y11_N11
\p_w_m|buffer1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(5),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(5));

-- Location: LCFF_X20_Y11_N7
\p_w_m|buffer1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(3),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(3));

-- Location: LCFF_X20_Y11_N3
\p_w_m|buffer1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(1),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(1));

-- Location: LCFF_X21_Y11_N25
\p_w_m|buffer2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(5),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(5));

-- Location: LCFF_X21_Y11_N21
\p_w_m|buffer2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(3),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(3));

-- Location: LCFF_X21_Y11_N17
\p_w_m|buffer2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(1),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(1));

-- Location: LCFF_X21_Y11_N15
\p_w_m|buffer2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(0),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(0));

-- Location: LCFF_X20_Y10_N17
\p_w_m|buffer3[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(6),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(6));

-- Location: LCFF_X20_Y10_N13
\p_w_m|buffer3[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(4),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(4));

-- Location: LCFF_X20_Y10_N11
\p_w_m|buffer3[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(3),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(3));

-- Location: LCFF_X20_Y10_N7
\p_w_m|buffer3[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(1),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(1));

-- Location: LCFF_X21_Y7_N21
\FGD|i[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(10));

-- Location: LCFF_X22_Y7_N15
\FGD|i[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(14));

-- Location: LCFF_X22_Y7_N25
\FGD|i[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(15));

-- Location: LCFF_X21_Y7_N25
\FGD|i[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(12));

-- Location: LCFF_X21_Y7_N27
\FGD|i[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(13));

-- Location: LCCOMB_X22_Y7_N2
\FGD|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~3_combout\ = (\FGD|i\(15) & (!\FGD|i\(13) & (\FGD|i\(14) & !\FGD|i\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(15),
	datab => \FGD|i\(13),
	datac => \FGD|i\(14),
	datad => \FGD|i\(12),
	combout => \FGD|Equal0~3_combout\);

-- Location: LCFF_X21_Y6_N1
\FGD|i[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(16));

-- Location: LCFF_X21_Y6_N3
\FGD|i[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(17));

-- Location: LCFF_X21_Y6_N5
\FGD|i[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(18));

-- Location: LCFF_X21_Y6_N7
\FGD|i[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(19));

-- Location: LCCOMB_X22_Y7_N28
\FGD|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~5_combout\ = (!\FGD|i\(19) & (!\FGD|i\(18) & (!\FGD|i\(17) & !\FGD|i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(19),
	datab => \FGD|i\(18),
	datac => \FGD|i\(17),
	datad => \FGD|i\(16),
	combout => \FGD|Equal0~5_combout\);

-- Location: LCFF_X21_Y6_N9
\FGD|i[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(20));

-- Location: LCFF_X21_Y6_N11
\FGD|i[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(21));

-- Location: LCFF_X21_Y6_N13
\FGD|i[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(22));

-- Location: LCFF_X21_Y6_N15
\FGD|i[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(23));

-- Location: LCCOMB_X22_Y7_N30
\FGD|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~6_combout\ = (!\FGD|i\(20) & (!\FGD|i\(22) & (!\FGD|i\(21) & !\FGD|i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(20),
	datab => \FGD|i\(22),
	datac => \FGD|i\(21),
	datad => \FGD|i\(23),
	combout => \FGD|Equal0~6_combout\);

-- Location: LCFF_X21_Y6_N17
\FGD|i[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(24));

-- Location: LCFF_X21_Y6_N19
\FGD|i[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(25));

-- Location: LCFF_X21_Y6_N21
\FGD|i[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(26));

-- Location: LCFF_X21_Y6_N23
\FGD|i[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(27));

-- Location: LCCOMB_X22_Y7_N16
\FGD|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~7_combout\ = (!\FGD|i\(24) & (!\FGD|i\(26) & (!\FGD|i\(27) & !\FGD|i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(24),
	datab => \FGD|i\(26),
	datac => \FGD|i\(27),
	datad => \FGD|i\(25),
	combout => \FGD|Equal0~7_combout\);

-- Location: LCFF_X21_Y6_N25
\FGD|i[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(28));

-- Location: LCFF_X21_Y6_N27
\FGD|i[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(29));

-- Location: LCFF_X21_Y6_N29
\FGD|i[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(30));

-- Location: LCFF_X21_Y6_N31
\FGD|i[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(31));

-- Location: LCCOMB_X22_Y7_N26
\FGD|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~8_combout\ = (!\FGD|i\(29) & (!\FGD|i\(30) & (!\FGD|i\(31) & !\FGD|i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(29),
	datab => \FGD|i\(30),
	datac => \FGD|i\(31),
	datad => \FGD|i\(28),
	combout => \FGD|Equal0~8_combout\);

-- Location: LCCOMB_X22_Y7_N12
\FGD|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~9_combout\ = (\FGD|Equal0~5_combout\ & (\FGD|Equal0~8_combout\ & (\FGD|Equal0~7_combout\ & \FGD|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~5_combout\,
	datab => \FGD|Equal0~8_combout\,
	datac => \FGD|Equal0~7_combout\,
	datad => \FGD|Equal0~6_combout\,
	combout => \FGD|Equal0~9_combout\);

-- Location: LCFF_X21_Y10_N1
\STPS|buffer4[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(4),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(4));

-- Location: LCFF_X20_Y10_N3
\STPS|buffer4[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(2),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(2));

-- Location: LCFF_X21_Y10_N3
\STPS|buffer4[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(0),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(0));

-- Location: LCCOMB_X21_Y10_N2
\STPS|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~2_combout\ = (\STPS|angle_current\(4) & (\STPS|buffer4\(1) & (\STPS|angle_current\(3) $ (!\STPS|buffer4\(0))))) # (!\STPS|angle_current\(4) & (!\STPS|buffer4\(1) & (\STPS|angle_current\(3) $ (!\STPS|buffer4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(4),
	datab => \STPS|angle_current\(3),
	datac => \STPS|buffer4\(0),
	datad => \STPS|buffer4\(1),
	combout => \STPS|Equal1~2_combout\);

-- Location: LCCOMB_X20_Y10_N2
\STPS|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~3_combout\ = (\STPS|buffer4\(3) & (\STPS|angle_current\(6) & (\STPS|angle_current\(5) $ (!\STPS|buffer4\(2))))) # (!\STPS|buffer4\(3) & (!\STPS|angle_current\(6) & (\STPS|angle_current\(5) $ (!\STPS|buffer4\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(3),
	datab => \STPS|angle_current\(5),
	datac => \STPS|buffer4\(2),
	datad => \STPS|angle_current\(6),
	combout => \STPS|Equal1~3_combout\);

-- Location: LCCOMB_X21_Y10_N0
\STPS|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~4_combout\ = (\STPS|angle_current\(8) & (\STPS|buffer4\(5) & (\STPS|buffer4\(4) $ (!\STPS|angle_current\(7))))) # (!\STPS|angle_current\(8) & (!\STPS|buffer4\(5) & (\STPS|buffer4\(4) $ (!\STPS|angle_current\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(8),
	datab => \STPS|buffer4\(5),
	datac => \STPS|buffer4\(4),
	datad => \STPS|angle_current\(7),
	combout => \STPS|Equal1~4_combout\);

-- Location: LCCOMB_X21_Y10_N6
\STPS|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~5_combout\ = (\STPS|Equal1~3_combout\ & (\STPS|Equal1~4_combout\ & (\STPS|Equal1~0_combout\ & \STPS|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|Equal1~3_combout\,
	datab => \STPS|Equal1~4_combout\,
	datac => \STPS|Equal1~0_combout\,
	datad => \STPS|Equal1~2_combout\,
	combout => \STPS|Equal1~5_combout\);

-- Location: LCCOMB_X19_Y10_N10
\p_w_m|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~2_combout\ = (\SPI_MODULE|byte_data_received\(8) & !\SPI_MODULE|byte_data_received\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_MODULE|byte_data_received\(8),
	datad => \SPI_MODULE|byte_data_received\(10),
	combout => \p_w_m|Decoder0~2_combout\);

-- Location: LCCOMB_X19_Y10_N18
\p_w_m|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~4_combout\ = (\SPI_MODULE|byte_data_received\(9) & !\SPI_MODULE|byte_data_received\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_MODULE|byte_data_received\(9),
	datad => \SPI_MODULE|byte_data_received\(10),
	combout => \p_w_m|Decoder0~4_combout\);

-- Location: LCFF_X19_Y6_N17
\F_S|five_sec[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(3));

-- Location: LCCOMB_X19_Y6_N8
\F_S|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~0_combout\ = (!\F_S|five_sec\(3) & (\F_S|five_sec\(8) & (!\F_S|five_sec\(2) & !\F_S|five_sec\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(3),
	datab => \F_S|five_sec\(8),
	datac => \F_S|five_sec\(2),
	datad => \F_S|five_sec\(4),
	combout => \F_S|Equal0~0_combout\);

-- Location: LCFF_X19_Y6_N13
\F_S|five_sec[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(1));

-- Location: LCFF_X18_Y5_N29
\F_S|five_sec[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(0));

-- Location: LCCOMB_X19_Y6_N2
\F_S|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~1_combout\ = (!\F_S|five_sec\(15) & (!\F_S|five_sec\(1) & (!\F_S|five_sec\(12) & !\F_S|five_sec\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(15),
	datab => \F_S|five_sec\(1),
	datac => \F_S|five_sec\(12),
	datad => \F_S|five_sec\(0),
	combout => \F_S|Equal0~1_combout\);

-- Location: LCFF_X18_Y5_N15
\F_S|five_sec[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(18));

-- Location: LCFF_X19_Y5_N11
\F_S|five_sec[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(16));

-- Location: LCCOMB_X19_Y5_N24
\F_S|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~2_combout\ = (\F_S|five_sec\(18) & (!\F_S|five_sec\(20) & !\F_S|five_sec\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(18),
	datab => \F_S|five_sec\(20),
	datad => \F_S|five_sec\(16),
	combout => \F_S|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y6_N4
\F_S|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~3_combout\ = (\F_S|Equal0~2_combout\ & (\F_S|Equal0~0_combout\ & \F_S|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~2_combout\,
	datac => \F_S|Equal0~0_combout\,
	datad => \F_S|Equal0~1_combout\,
	combout => \F_S|Equal0~3_combout\);

-- Location: LCFF_X19_Y6_N21
\F_S|five_sec[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(5));

-- Location: LCFF_X18_Y5_N13
\F_S|five_sec[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(22));

-- Location: LCCOMB_X22_Y7_N14
\FGD|i~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~5_combout\ = (\FGD|Add0~28_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datab => \FGD|Add0~28_combout\,
	datac => \FGD|Equal0~4_combout\,
	combout => \FGD|i~5_combout\);

-- Location: LCCOMB_X22_Y7_N24
\FGD|i~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~6_combout\ = (\FGD|Add0~30_combout\ & ((!\FGD|Equal0~9_combout\) # (!\FGD|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Add0~30_combout\,
	datac => \FGD|Equal0~4_combout\,
	datad => \FGD|Equal0~9_combout\,
	combout => \FGD|i~6_combout\);

-- Location: LCCOMB_X17_Y13_N8
\Hum|HYM2[39]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[39]~0_combout\ = (\Hum|protocol\(1) & (\Hum|protocol\(2) & ((\Hum|data_rec\(2)) # (!\Hum|data_rec\(1))))) # (!\Hum|protocol\(1) & (((\Hum|data_rec\(2)) # (!\Hum|data_rec\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|protocol\(2),
	datac => \Hum|data_rec\(1),
	datad => \Hum|data_rec\(2),
	combout => \Hum|HYM2[39]~0_combout\);

-- Location: LCCOMB_X19_Y13_N2
\Hum|shet[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~19_combout\ = (!\Hum|shet\(14) & (!\Hum|shet\(10) & !\Hum|shet\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(14),
	datac => \Hum|shet\(10),
	datad => \Hum|shet\(9),
	combout => \Hum|shet[10]~19_combout\);

-- Location: LCCOMB_X14_Y13_N0
\Hum|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal5~0_combout\ = (!\Hum|id_gorb\(3) & (\Hum|id_gorb\(0) & (!\Hum|id_gorb\(2) & !\Hum|id_gorb\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|id_gorb\(3),
	datab => \Hum|id_gorb\(0),
	datac => \Hum|id_gorb\(2),
	datad => \Hum|id_gorb\(1),
	combout => \Hum|Equal5~0_combout\);

-- Location: LCCOMB_X14_Y13_N2
\Hum|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal5~1_combout\ = (!\Hum|id_gorb\(4) & (!\Hum|id_gorb\(5) & \Hum|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|id_gorb\(4),
	datac => \Hum|id_gorb\(5),
	datad => \Hum|Equal5~0_combout\,
	combout => \Hum|Equal5~1_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Hum|LessThan3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|LessThan3~0_combout\ = (!\Hum|shet\(2) & ((!\Hum|shet\(1)) # (!\Hum|shet\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(2),
	datac => \Hum|shet\(0),
	datad => \Hum|shet\(1),
	combout => \Hum|LessThan3~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\Hum|always2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~5_combout\ = (\Hum|shet\(6) & (((!\Hum|shet\(4))))) # (!\Hum|shet\(6) & (\Hum|shet\(2) & (\Hum|shet\(4) & \Hum|shet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(2),
	datab => \Hum|shet\(6),
	datac => \Hum|shet\(4),
	datad => \Hum|shet\(1),
	combout => \Hum|always2~5_combout\);

-- Location: LCCOMB_X19_Y10_N26
\STPS|buffer4[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|buffer4[7]~0_combout\ = (!\SPI_MODULE|byte_data_received\(9) & \SPI_MODULE|byte_data_received\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|byte_data_received\(9),
	datac => \SPI_MODULE|byte_data_received\(10),
	combout => \STPS|buffer4[7]~0_combout\);

-- Location: LCCOMB_X24_Y10_N24
\RL|Q\ : cycloneii_lcell_comb
-- Equation(s):
-- \RL|Q~combout\ = LCELL((\FGD|clk1hz~regout\ & \STPS|M_EN~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FGD|clk1hz~regout\,
	datad => \STPS|M_EN~regout\,
	combout => \RL|Q~combout\);

-- Location: LCCOMB_X18_Y5_N28
\F_S|five_sec~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~1_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \F_S|Equal0~7_combout\,
	datad => \F_S|Add0~0_combout\,
	combout => \F_S|five_sec~1_combout\);

-- Location: LCCOMB_X18_Y5_N14
\F_S|five_sec~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~2_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~7_combout\,
	datac => \F_S|Add0~36_combout\,
	combout => \F_S|five_sec~2_combout\);

-- Location: LCCOMB_X18_Y5_N12
\F_S|five_sec~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~8_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \F_S|Equal0~7_combout\,
	datad => \F_S|Add0~44_combout\,
	combout => \F_S|five_sec~8_combout\);

-- Location: LCFF_X24_Y7_N11
\FGD|z[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|z~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|z\(4));

-- Location: LCCOMB_X17_Y13_N12
\Hum|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal6~0_combout\ = (!\Hum|shet\(2) & (\Hum|shet\(6) & (\Hum|shet\(4) & !\Hum|shet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(2),
	datab => \Hum|shet\(6),
	datac => \Hum|shet\(4),
	datad => \Hum|shet\(1),
	combout => \Hum|Equal6~0_combout\);

-- Location: LCCOMB_X17_Y13_N10
\Hum|shet[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~37_combout\ = ((!\Hum|shet\(5) & ((!\Hum|shet\(3)) # (!\Hum|shet\(4))))) # (!\Hum|shet\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(6),
	datab => \Hum|shet\(5),
	datac => \Hum|shet\(4),
	datad => \Hum|shet\(3),
	combout => \Hum|shet[10]~37_combout\);

-- Location: LCCOMB_X17_Y13_N6
\Hum|shet[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~38_combout\ = (\Hum|shet[10]~19_combout\ & ((\Hum|shet[10]~37_combout\) # ((\Hum|LessThan3~0_combout\ & !\Hum|shet\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|LessThan3~0_combout\,
	datab => \Hum|shet\(5),
	datac => \Hum|shet[10]~19_combout\,
	datad => \Hum|shet[10]~37_combout\,
	combout => \Hum|shet[10]~38_combout\);

-- Location: LCCOMB_X15_Y13_N10
\Hum|shet[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~39_combout\ = (\Hum|Equal5~1_combout\ & (((\Hum|shet\(13)) # (!\Hum|shet[10]~18_combout\)) # (!\Hum|shet[10]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal5~1_combout\,
	datab => \Hum|shet[10]~38_combout\,
	datac => \Hum|shet\(13),
	datad => \Hum|shet[10]~18_combout\,
	combout => \Hum|shet[10]~39_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Hum|shet[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~40_combout\ = (\Hum|mstate.001~regout\ & (\Hum|always2~2_combout\ & (!\Hum|shet[10]~39_combout\))) # (!\Hum|mstate.001~regout\ & (((!\Hum|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|always2~2_combout\,
	datab => \Hum|shet[10]~39_combout\,
	datac => \Hum|Equal0~0_combout\,
	datad => \Hum|mstate.001~regout\,
	combout => \Hum|shet[10]~40_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Hum|id_gorb[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[2]~8_combout\ = (\Hum|data_rec\(2)) # (((!\Hum|protocol\(2) & \Hum|protocol\(1))) # (!\Hum|data_rec\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datab => \Hum|data_rec\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|data_rec\(1),
	combout => \Hum|id_gorb[2]~8_combout\);

-- Location: LCCOMB_X14_Y13_N24
\Hum|id_gorb[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[2]~9_combout\ = (\Hum|HYM2[39]~0_combout\ & (((!\Hum|mstate.010~regout\ & !\Hum|Equal0~0_combout\)) # (!\Hum|LessThan4~3_combout\))) # (!\Hum|HYM2[39]~0_combout\ & (!\Hum|mstate.010~regout\ & (!\Hum|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM2[39]~0_combout\,
	datab => \Hum|mstate.010~regout\,
	datac => \Hum|Equal0~0_combout\,
	datad => \Hum|LessThan4~3_combout\,
	combout => \Hum|id_gorb[2]~9_combout\);

-- Location: LCCOMB_X14_Y13_N18
\Hum|id_gorb[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|id_gorb[2]~10_combout\ = (!\Hum|id_gorb[2]~9_combout\ & (((\Hum|always2~2_combout\ & !\Hum|always2~7_combout\)) # (!\Hum|HYM2[39]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|always2~2_combout\,
	datab => \Hum|always2~7_combout\,
	datac => \Hum|id_gorb[2]~9_combout\,
	datad => \Hum|HYM2[39]~0_combout\,
	combout => \Hum|id_gorb[2]~10_combout\);

-- Location: LCCOMB_X24_Y7_N10
\FGD|z~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|z~1_combout\ = (\FGD|Add2~6_combout\ & (((\FGD|z\(1)) # (!\p_w_m|cnt\(0))) # (!\FGD|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal2~0_combout\,
	datab => \p_w_m|cnt\(0),
	datac => \FGD|z\(1),
	datad => \FGD|Add2~6_combout\,
	combout => \FGD|z~1_combout\);

-- Location: LCCOMB_X15_Y13_N20
\Hum|Data_H_REG~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Data_H_REG~0_combout\ = (!\Hum|mstate.001~regout\ & (!\Hum|shet\(0) & \Hum|Equal6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|mstate.001~regout\,
	datac => \Hum|shet\(0),
	datad => \Hum|Equal6~2_combout\,
	combout => \Hum|Data_H_REG~0_combout\);

-- Location: LCFF_X7_Y12_N11
\Hum|HYM2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(29),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(29));

-- Location: LCFF_X7_Y12_N13
\SPI_MODULE|HYM_send[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~13_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(27));

-- Location: LCFF_X10_Y12_N13
\Hum|HYM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~11_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(29));

-- Location: LCFF_X7_Y12_N1
\SPI_MODULE|HYM_send[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~14_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(26));

-- Location: LCFF_X7_Y12_N27
\Hum|HYM2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[27]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(27));

-- Location: LCCOMB_X7_Y12_N12
\SPI_MODULE|HYM_send~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~13_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(26))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(27)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(26),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(27),
	combout => \SPI_MODULE|HYM_send~13_combout\);

-- Location: LCCOMB_X10_Y12_N12
\Hum|HYM~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~11_combout\ = (\Hum|HYM\(28) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(28),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~11_combout\);

-- Location: LCFF_X7_Y12_N29
\SPI_MODULE|HYM_send[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~15_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(25));

-- Location: LCFF_X7_Y12_N7
\Hum|HYM2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[26]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(26));

-- Location: LCCOMB_X7_Y12_N0
\SPI_MODULE|HYM_send~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~14_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(25))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(26)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(25),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(26),
	combout => \SPI_MODULE|HYM_send~14_combout\);

-- Location: LCFF_X7_Y12_N25
\SPI_MODULE|HYM_send[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~16_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(24));

-- Location: LCFF_X7_Y12_N19
\Hum|HYM2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(25),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(25));

-- Location: LCCOMB_X7_Y12_N28
\SPI_MODULE|HYM_send~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~15_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|HYM_send\(24)))) # (!\SPI_MODULE|SSELr\(1) & (\Hum|HYM2\(25))))) # (!\SPI_MODULE|SSELr\(2) & (((\SPI_MODULE|HYM_send\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \Hum|HYM2\(25),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \SPI_MODULE|HYM_send\(24),
	combout => \SPI_MODULE|HYM_send~15_combout\);

-- Location: LCFF_X7_Y12_N5
\SPI_MODULE|HYM_send[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~17_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(23));

-- Location: LCFF_X7_Y12_N31
\Hum|HYM2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[24]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(24));

-- Location: LCCOMB_X7_Y12_N24
\SPI_MODULE|HYM_send~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~16_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(23))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(24)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(23),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(24),
	combout => \SPI_MODULE|HYM_send~16_combout\);

-- Location: LCFF_X13_Y12_N11
\SPI_MODULE|HYM_send[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~18_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(22));

-- Location: LCFF_X13_Y12_N5
\Hum|HYM2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(23),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(23));

-- Location: LCCOMB_X7_Y12_N4
\SPI_MODULE|HYM_send~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~17_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(22))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(23)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(22),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(23),
	combout => \SPI_MODULE|HYM_send~17_combout\);

-- Location: LCFF_X13_Y12_N7
\SPI_MODULE|HYM_send[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~19_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(21));

-- Location: LCFF_X13_Y12_N1
\Hum|HYM2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(22),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(22));

-- Location: LCCOMB_X13_Y12_N10
\SPI_MODULE|HYM_send~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~18_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(21))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(22))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(22),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(21),
	combout => \SPI_MODULE|HYM_send~18_combout\);

-- Location: LCFF_X14_Y12_N9
\Hum|HYM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~17_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(23));

-- Location: LCFF_X13_Y12_N19
\SPI_MODULE|HYM_send[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~20_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(20));

-- Location: LCFF_X13_Y12_N13
\Hum|HYM2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(21),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(21));

-- Location: LCCOMB_X13_Y12_N6
\SPI_MODULE|HYM_send~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~19_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(20))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(21)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(20),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(21),
	combout => \SPI_MODULE|HYM_send~19_combout\);

-- Location: LCFF_X14_Y12_N11
\Hum|HYM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~18_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(22));

-- Location: LCCOMB_X14_Y12_N8
\Hum|HYM~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~17_combout\ = (\Hum|HYM\(22) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(22),
	datab => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~17_combout\);

-- Location: LCFF_X13_Y12_N31
\SPI_MODULE|HYM_send[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~21_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(19));

-- Location: LCFF_X13_Y12_N9
\Hum|HYM2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[20]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(20));

-- Location: LCCOMB_X13_Y12_N18
\SPI_MODULE|HYM_send~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~20_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(19))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(20)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(19),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(20),
	combout => \SPI_MODULE|HYM_send~20_combout\);

-- Location: LCFF_X14_Y12_N13
\Hum|HYM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~19_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(21));

-- Location: LCCOMB_X14_Y12_N10
\Hum|HYM~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~18_combout\ = (\Hum|HYM\(21) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(21),
	datab => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~18_combout\);

-- Location: LCFF_X13_Y12_N3
\SPI_MODULE|HYM_send[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~22_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(18));

-- Location: LCFF_X13_Y12_N21
\Hum|HYM2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(19),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(19));

-- Location: LCCOMB_X13_Y12_N30
\SPI_MODULE|HYM_send~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~21_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(18))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(19)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|HYM_send\(18),
	datab => \SPI_MODULE|SSELr\(2),
	datac => \Hum|HYM2\(19),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~21_combout\);

-- Location: LCFF_X14_Y12_N31
\Hum|HYM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~20_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(20));

-- Location: LCCOMB_X14_Y12_N12
\Hum|HYM~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~19_combout\ = (\Hum|HYM\(20) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(20),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~19_combout\);

-- Location: LCFF_X13_Y12_N15
\SPI_MODULE|HYM_send[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~23_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(17));

-- Location: LCFF_X13_Y12_N25
\Hum|HYM2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[18]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(18));

-- Location: LCCOMB_X13_Y12_N2
\SPI_MODULE|HYM_send~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~22_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(17))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(18)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|HYM_send\(17),
	datab => \SPI_MODULE|SSELr\(2),
	datac => \Hum|HYM2\(18),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~22_combout\);

-- Location: LCFF_X14_Y12_N1
\Hum|HYM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~21_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(19));

-- Location: LCCOMB_X14_Y12_N30
\Hum|HYM~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~20_combout\ = (\Hum|HYM\(19) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(19),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~20_combout\);

-- Location: LCFF_X13_Y12_N27
\SPI_MODULE|HYM_send[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~24_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(16));

-- Location: LCFF_X13_Y12_N29
\Hum|HYM2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[17]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(17));

-- Location: LCCOMB_X13_Y12_N14
\SPI_MODULE|HYM_send~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~23_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(16))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(17)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(16),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(17),
	combout => \SPI_MODULE|HYM_send~23_combout\);

-- Location: LCFF_X17_Y12_N9
\Hum|HYM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~22_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(18));

-- Location: LCCOMB_X14_Y12_N0
\Hum|HYM~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~21_combout\ = (\Hum|HYM\(18) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(18),
	datab => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~21_combout\);

-- Location: LCFF_X15_Y12_N17
\SPI_MODULE|HYM_send[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~25_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(15));

-- Location: LCFF_X13_Y12_N23
\Hum|HYM2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[16]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(16));

-- Location: LCCOMB_X13_Y12_N26
\SPI_MODULE|HYM_send~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~24_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(15))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(16))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(16),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(15),
	combout => \SPI_MODULE|HYM_send~24_combout\);

-- Location: LCFF_X17_Y12_N27
\Hum|HYM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~23_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(17));

-- Location: LCCOMB_X17_Y12_N8
\Hum|HYM~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~22_combout\ = (\Hum|HYM\(17) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(17),
	combout => \Hum|HYM~22_combout\);

-- Location: LCFF_X15_Y12_N19
\SPI_MODULE|HYM_send[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~26_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(14));

-- Location: LCFF_X14_Y12_N19
\Hum|HYM2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(15),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(15));

-- Location: LCCOMB_X15_Y12_N16
\SPI_MODULE|HYM_send~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~25_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(14))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(15))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(15),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(14),
	combout => \SPI_MODULE|HYM_send~25_combout\);

-- Location: LCFF_X17_Y12_N29
\Hum|HYM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~24_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(16));

-- Location: LCCOMB_X17_Y12_N26
\Hum|HYM~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~23_combout\ = (\Hum|HYM\(16) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(16),
	combout => \Hum|HYM~23_combout\);

-- Location: LCFF_X15_Y12_N29
\SPI_MODULE|HYM_send[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~27_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(13));

-- Location: LCFF_X14_Y12_N29
\Hum|HYM2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(14),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(14));

-- Location: LCCOMB_X15_Y12_N18
\SPI_MODULE|HYM_send~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~26_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(13))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(14))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(14),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(13),
	combout => \SPI_MODULE|HYM_send~26_combout\);

-- Location: LCFF_X17_Y12_N23
\Hum|HYM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~25_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(15));

-- Location: LCCOMB_X17_Y12_N28
\Hum|HYM~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~24_combout\ = (\Hum|HYM\(15) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(15),
	combout => \Hum|HYM~24_combout\);

-- Location: LCFF_X15_Y12_N7
\SPI_MODULE|HYM_send[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~28_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(12));

-- Location: LCFF_X14_Y12_N15
\Hum|HYM2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[13]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(13));

-- Location: LCCOMB_X15_Y12_N28
\SPI_MODULE|HYM_send~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~27_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(12))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(13))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM2\(13),
	datab => \SPI_MODULE|SSELr\(1),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(12),
	combout => \SPI_MODULE|HYM_send~27_combout\);

-- Location: LCFF_X17_Y12_N1
\Hum|HYM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~26_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(14));

-- Location: LCCOMB_X17_Y12_N22
\Hum|HYM~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~25_combout\ = (\Hum|HYM\(14) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(14),
	combout => \Hum|HYM~25_combout\);

-- Location: LCFF_X15_Y12_N1
\SPI_MODULE|HYM_send[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~29_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(11));

-- Location: LCFF_X14_Y12_N25
\Hum|HYM2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[12]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(12));

-- Location: LCCOMB_X15_Y12_N6
\SPI_MODULE|HYM_send~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~28_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(11))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(12))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(12),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(11),
	combout => \SPI_MODULE|HYM_send~28_combout\);

-- Location: LCFF_X17_Y12_N19
\Hum|HYM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~27_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(13));

-- Location: LCCOMB_X17_Y12_N0
\Hum|HYM~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~26_combout\ = (\Hum|HYM\(13) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(13),
	combout => \Hum|HYM~26_combout\);

-- Location: LCFF_X15_Y12_N3
\SPI_MODULE|HYM_send[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~30_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(10));

-- Location: LCFF_X14_Y12_N3
\Hum|HYM2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[11]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(11));

-- Location: LCCOMB_X15_Y12_N0
\SPI_MODULE|HYM_send~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~29_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(10))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(11)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(10),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(11),
	combout => \SPI_MODULE|HYM_send~29_combout\);

-- Location: LCFF_X17_Y12_N21
\Hum|HYM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~28_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(12));

-- Location: LCCOMB_X17_Y12_N18
\Hum|HYM~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~27_combout\ = (\Hum|HYM\(12) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(12),
	datac => \Hum|protocol\(1),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~27_combout\);

-- Location: LCFF_X15_Y12_N13
\SPI_MODULE|HYM_send[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~31_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(9));

-- Location: LCFF_X14_Y12_N21
\Hum|HYM2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[10]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(10));

-- Location: LCCOMB_X15_Y12_N2
\SPI_MODULE|HYM_send~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~30_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(9))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(10))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|SSELr\(2),
	datac => \Hum|HYM2\(10),
	datad => \SPI_MODULE|HYM_send\(9),
	combout => \SPI_MODULE|HYM_send~30_combout\);

-- Location: LCFF_X17_Y12_N7
\Hum|HYM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~29_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(11));

-- Location: LCCOMB_X17_Y12_N20
\Hum|HYM~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~28_combout\ = (\Hum|HYM\(11) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(11),
	combout => \Hum|HYM~28_combout\);

-- Location: LCFF_X15_Y12_N15
\SPI_MODULE|HYM_send[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~32_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(8));

-- Location: LCFF_X14_Y12_N23
\Hum|HYM2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[9]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(9));

-- Location: LCCOMB_X15_Y12_N12
\SPI_MODULE|HYM_send~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~31_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|HYM_send\(8)))) # (!\SPI_MODULE|SSELr\(1) & (\Hum|HYM2\(9))))) # (!\SPI_MODULE|SSELr\(2) & (((\SPI_MODULE|HYM_send\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \Hum|HYM2\(9),
	datac => \SPI_MODULE|HYM_send\(8),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~31_combout\);

-- Location: LCFF_X17_Y12_N25
\Hum|HYM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~30_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(10));

-- Location: LCCOMB_X17_Y12_N6
\Hum|HYM~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~29_combout\ = (\Hum|HYM\(10) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(10),
	datac => \Hum|protocol\(1),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~29_combout\);

-- Location: LCFF_X15_Y12_N25
\SPI_MODULE|HYM_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~33_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(7));

-- Location: LCFF_X18_Y12_N9
\Hum|HYM2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[8]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(8));

-- Location: LCCOMB_X15_Y12_N14
\SPI_MODULE|HYM_send~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~32_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(7))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(8)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|SSELr\(2),
	datac => \SPI_MODULE|HYM_send\(7),
	datad => \Hum|HYM2\(8),
	combout => \SPI_MODULE|HYM_send~32_combout\);

-- Location: LCFF_X17_Y12_N11
\Hum|HYM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~31_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(9));

-- Location: LCCOMB_X17_Y12_N24
\Hum|HYM~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~30_combout\ = (\Hum|HYM\(9) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(9),
	combout => \Hum|HYM~30_combout\);

-- Location: LCFF_X15_Y12_N11
\SPI_MODULE|HYM_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~34_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(6));

-- Location: LCFF_X18_Y12_N11
\Hum|HYM2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[7]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(7));

-- Location: LCCOMB_X15_Y12_N24
\SPI_MODULE|HYM_send~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~33_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(6))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(7))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(7),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(6),
	combout => \SPI_MODULE|HYM_send~33_combout\);

-- Location: LCFF_X17_Y12_N13
\Hum|HYM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~32_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(8));

-- Location: LCCOMB_X17_Y12_N10
\Hum|HYM~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~31_combout\ = (\Hum|HYM\(8) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(8),
	combout => \Hum|HYM~31_combout\);

-- Location: LCFF_X15_Y12_N21
\SPI_MODULE|HYM_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~35_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(5));

-- Location: LCFF_X18_Y12_N21
\Hum|HYM2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[6]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(6));

-- Location: LCCOMB_X15_Y12_N10
\SPI_MODULE|HYM_send~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~34_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|HYM_send\(5)))) # (!\SPI_MODULE|SSELr\(1) & (\Hum|HYM2\(6))))) # (!\SPI_MODULE|SSELr\(2) & (((\SPI_MODULE|HYM_send\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \Hum|HYM2\(6),
	datac => \SPI_MODULE|HYM_send\(5),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~34_combout\);

-- Location: LCFF_X17_Y12_N15
\Hum|HYM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~33_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(7));

-- Location: LCCOMB_X17_Y12_N12
\Hum|HYM~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~32_combout\ = (\Hum|HYM\(7) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datac => \Hum|HYM\(7),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~32_combout\);

-- Location: LCFF_X15_Y12_N23
\SPI_MODULE|HYM_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~36_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(4));

-- Location: LCFF_X18_Y12_N7
\Hum|HYM2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[5]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(5));

-- Location: LCCOMB_X15_Y12_N20
\SPI_MODULE|HYM_send~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~35_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(4))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(5)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(4),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(5),
	combout => \SPI_MODULE|HYM_send~35_combout\);

-- Location: LCFF_X17_Y12_N17
\Hum|HYM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~34_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(6));

-- Location: LCCOMB_X17_Y12_N14
\Hum|HYM~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~33_combout\ = (\Hum|HYM\(6) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(6),
	datac => \Hum|protocol\(1),
	datad => \Hum|protocol\(2),
	combout => \Hum|HYM~33_combout\);

-- Location: LCFF_X15_Y12_N9
\SPI_MODULE|HYM_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~37_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(3));

-- Location: LCFF_X18_Y12_N17
\Hum|HYM2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(4),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(4));

-- Location: LCCOMB_X15_Y12_N22
\SPI_MODULE|HYM_send~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~36_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(3))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(4)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(3),
	datac => \Hum|HYM2\(4),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~36_combout\);

-- Location: LCFF_X17_Y12_N3
\Hum|HYM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~35_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(5));

-- Location: LCCOMB_X17_Y12_N16
\Hum|HYM~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~34_combout\ = (\Hum|HYM\(5) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(5),
	combout => \Hum|HYM~34_combout\);

-- Location: LCFF_X15_Y12_N27
\SPI_MODULE|HYM_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~38_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(2));

-- Location: LCFF_X18_Y12_N19
\Hum|HYM2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(3),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(3));

-- Location: LCCOMB_X15_Y12_N8
\SPI_MODULE|HYM_send~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~37_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(2))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(3)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(2),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(3),
	combout => \SPI_MODULE|HYM_send~37_combout\);

-- Location: LCFF_X17_Y12_N5
\Hum|HYM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~36_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(4));

-- Location: LCCOMB_X17_Y12_N2
\Hum|HYM~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~35_combout\ = (\Hum|HYM\(4) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(4),
	combout => \Hum|HYM~35_combout\);

-- Location: LCFF_X15_Y12_N5
\SPI_MODULE|HYM_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~39_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(1));

-- Location: LCFF_X14_Y12_N17
\Hum|HYM2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(2),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(2));

-- Location: LCCOMB_X15_Y12_N26
\SPI_MODULE|HYM_send~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~38_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|HYM_send\(1)))) # (!\SPI_MODULE|SSELr\(1) & (\Hum|HYM2\(2))))) # (!\SPI_MODULE|SSELr\(2) & (((\SPI_MODULE|HYM_send\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \Hum|HYM2\(2),
	datac => \SPI_MODULE|HYM_send\(1),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send~38_combout\);

-- Location: LCFF_X17_Y12_N31
\Hum|HYM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~37_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(3));

-- Location: LCCOMB_X17_Y12_N4
\Hum|HYM~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~36_combout\ = (\Hum|HYM\(3) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(3),
	combout => \Hum|HYM~36_combout\);

-- Location: LCFF_X15_Y12_N31
\SPI_MODULE|HYM_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send[0]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(0));

-- Location: LCFF_X14_Y12_N27
\Hum|HYM2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[1]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(1));

-- Location: LCCOMB_X15_Y12_N4
\SPI_MODULE|HYM_send~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~39_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(0))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(1))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(1),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(0),
	combout => \SPI_MODULE|HYM_send~39_combout\);

-- Location: LCFF_X14_Y12_N5
\Hum|HYM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~38_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(2));

-- Location: LCCOMB_X17_Y12_N30
\Hum|HYM~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~37_combout\ = (\Hum|HYM\(2) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(2),
	datac => \Hum|protocol\(1),
	datad => \Hum|HYM\(2),
	combout => \Hum|HYM~37_combout\);

-- Location: LCFF_X9_Y12_N5
\Hum|HYM2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[0]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(0));

-- Location: LCCOMB_X9_Y12_N2
\SPI_MODULE|HYM_send[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send[0]~40_combout\ = (\Hum|HYM2\(0) & (!\SPI_MODULE|SSELr\(1) & \SPI_MODULE|SSELr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|HYM2\(0),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send[0]~40_combout\);

-- Location: LCCOMB_X15_Y12_N30
\SPI_MODULE|HYM_send[0]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send[0]~41_combout\ = (\SPI_MODULE|HYM_send[0]~40_combout\) # ((!\SPI_MODULE|HYM_send[0]~1_combout\ & \SPI_MODULE|HYM_send\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|HYM_send[0]~40_combout\,
	datab => \SPI_MODULE|HYM_send[0]~1_combout\,
	datac => \SPI_MODULE|HYM_send\(0),
	combout => \SPI_MODULE|HYM_send[0]~41_combout\);

-- Location: LCFF_X14_Y12_N7
\Hum|HYM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~39_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(1));

-- Location: LCCOMB_X14_Y12_N4
\Hum|HYM~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~38_combout\ = (\Hum|HYM\(1) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(1),
	datab => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~38_combout\);

-- Location: LCFF_X12_Y12_N13
\Hum|HYM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(0));

-- Location: LCCOMB_X14_Y12_N6
\Hum|HYM~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~39_combout\ = (\Hum|HYM\(0) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(0),
	datab => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~39_combout\);

-- Location: LCCOMB_X14_Y13_N30
\Hum|HYM~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~40_combout\ = (\Hum|always2~7_combout\ & (\Hum|mstate.010~regout\ & \Hum|HYM2[39]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|always2~7_combout\,
	datac => \Hum|mstate.010~regout\,
	datad => \Hum|HYM2[39]~0_combout\,
	combout => \Hum|HYM~40_combout\);

-- Location: LCCOMB_X17_Y13_N28
\Hum|HYM~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~41_combout\ = ((\Hum|data_rec\(1) & !\Hum|data_rec\(2))) # (!\Hum|mstate.010~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|data_rec\(1),
	datab => \Hum|mstate.010~regout\,
	datac => \Hum|data_rec\(2),
	combout => \Hum|HYM~41_combout\);

-- Location: LCCOMB_X12_Y12_N12
\Hum|HYM~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~42_combout\ = (\Hum|HYM~40_combout\) # ((\Hum|HYM~39_combout\ & ((\Hum|always2~2_combout\) # (\Hum|HYM~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM~39_combout\,
	datab => \Hum|always2~2_combout\,
	datac => \Hum|HYM~40_combout\,
	datad => \Hum|HYM~41_combout\,
	combout => \Hum|HYM~42_combout\);

-- Location: CLKCTRL_G5
\FGD|clk1hz~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \FGD|clk1hz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \FGD|clk1hz~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\RL|Q~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RL|Q~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RL|Q~clkctrl_outclk\);

-- Location: LCCOMB_X7_Y12_N26
\Hum|HYM2[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[27]~feeder_combout\ = \Hum|HYM\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(27),
	combout => \Hum|HYM2[27]~feeder_combout\);

-- Location: LCCOMB_X7_Y12_N6
\Hum|HYM2[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[26]~feeder_combout\ = \Hum|HYM\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(26),
	combout => \Hum|HYM2[26]~feeder_combout\);

-- Location: LCCOMB_X7_Y12_N30
\Hum|HYM2[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[24]~feeder_combout\ = \Hum|HYM\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(24),
	combout => \Hum|HYM2[24]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N8
\Hum|HYM2[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[20]~feeder_combout\ = \Hum|HYM\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(20),
	combout => \Hum|HYM2[20]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N24
\Hum|HYM2[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[18]~feeder_combout\ = \Hum|HYM\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(18),
	combout => \Hum|HYM2[18]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Hum|HYM2[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[17]~feeder_combout\ = \Hum|HYM\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(17),
	combout => \Hum|HYM2[17]~feeder_combout\);

-- Location: LCCOMB_X13_Y12_N22
\Hum|HYM2[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[16]~feeder_combout\ = \Hum|HYM\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(16),
	combout => \Hum|HYM2[16]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N14
\Hum|HYM2[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[13]~feeder_combout\ = \Hum|HYM\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(13),
	combout => \Hum|HYM2[13]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N24
\Hum|HYM2[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[12]~feeder_combout\ = \Hum|HYM\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(12),
	combout => \Hum|HYM2[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N2
\Hum|HYM2[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[11]~feeder_combout\ = \Hum|HYM\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(11),
	combout => \Hum|HYM2[11]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N20
\Hum|HYM2[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[10]~feeder_combout\ = \Hum|HYM\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(10),
	combout => \Hum|HYM2[10]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N22
\Hum|HYM2[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[9]~feeder_combout\ = \Hum|HYM\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(9),
	combout => \Hum|HYM2[9]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N8
\Hum|HYM2[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[8]~feeder_combout\ = \Hum|HYM\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(8),
	combout => \Hum|HYM2[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N10
\Hum|HYM2[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[7]~feeder_combout\ = \Hum|HYM\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(7),
	combout => \Hum|HYM2[7]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N20
\Hum|HYM2[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[6]~feeder_combout\ = \Hum|HYM\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(6),
	combout => \Hum|HYM2[6]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N6
\Hum|HYM2[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[5]~feeder_combout\ = \Hum|HYM\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(5),
	combout => \Hum|HYM2[5]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N26
\Hum|HYM2[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[1]~feeder_combout\ = \Hum|HYM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(1),
	combout => \Hum|HYM2[1]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N4
\Hum|HYM2[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[0]~feeder_combout\ = \Hum|HYM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(0),
	combout => \Hum|HYM2[0]~feeder_combout\);

-- Location: JTAG_X1_Y7_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X25_Y4_N11
\auto_hub|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X25_Y4_N8
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X25_Y4_N10
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCFF_X20_Y4_N11
\auto_hub|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X22_Y4_N8
\auto_hub|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X24_Y4_N20
\auto_hub|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCFF_X24_Y4_N13
\auto_hub|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X20_Y4_N12
\auto_hub|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCFF_X19_Y4_N11
\auto_hub|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal0~2_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X19_Y4_N8
\auto_hub|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X19_Y4_N14
\auto_hub|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X19_Y4_N6
\auto_hub|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(5),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y4_N10
\auto_hub|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|tdo_bypass_reg~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X21_Y4_N18
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X24_Y4_N4
\auto_hub|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X24_Y4_N12
\auto_hub|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][2]~regout\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X19_Y4_N10
\auto_hub|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|jtag_ir_reg\(0),
	datac => \auto_hub|Equal0~0_combout\,
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y4_N14
\auto_hub|hub_mode_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X22_Y4_N24
\auto_hub|hub_info_reg|word_counter[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|word_counter[3]~11_combout\);

-- Location: LCFF_X20_Y4_N15
\auto_hub|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X21_Y4_N2
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X21_Y4_N28
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X20_Y4_N14
\auto_hub|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCFF_X17_Y8_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCCOMB_X17_Y8_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCFF_X9_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCFF_X10_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LCFF_X9_Y6_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCFF_X10_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCFF_X9_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCFF_X10_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCFF_X9_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCFF_X10_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: LCCOMB_X8_Y8_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X8_Y8_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X6_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X6_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X6_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X6_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X6_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X6_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X6_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\);

-- Location: LCCOMB_X6_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\);

-- Location: LCCOMB_X6_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: LCCOMB_X6_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\);

-- Location: LCCOMB_X10_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14\);

-- Location: LCCOMB_X10_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16\);

-- Location: LCCOMB_X10_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18\);

-- Location: LCCOMB_X10_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~19_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20\);

-- Location: LCCOMB_X10_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~20\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~21_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22\);

-- Location: LCCOMB_X10_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24\);

-- Location: LCCOMB_X10_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~25_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26\);

-- Location: LCCOMB_X10_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~27_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28\);

-- Location: LCFF_X19_Y7_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: M4K_X11_Y9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout\);

-- Location: LCFF_X19_Y7_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCFF_X18_Y8_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCFF_X18_Y8_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X18_Y8_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X18_Y8_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X19_Y8_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12));

-- Location: LCFF_X19_Y8_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X19_Y8_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X19_Y8_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X19_Y8_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCFF_X19_Y8_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCFF_X19_Y8_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5));

-- Location: LCFF_X19_Y8_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6));

-- Location: LCFF_X19_Y8_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7));

-- Location: LCFF_X19_Y8_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8));

-- Location: LCFF_X19_Y8_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9));

-- Location: LCFF_X19_Y8_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10));

-- Location: LCFF_X19_Y8_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11));

-- Location: M4K_X23_Y6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout\);

-- Location: LCFF_X19_Y7_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X18_Y8_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X18_Y8_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X18_Y8_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X18_Y8_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X18_Y8_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X19_Y8_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X19_Y8_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X19_Y8_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X19_Y8_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X19_Y8_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X19_Y8_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X19_Y8_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X19_Y8_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X19_Y8_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X19_Y8_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: LCCOMB_X19_Y8_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\);

-- Location: LCCOMB_X19_Y8_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\);

-- Location: LCCOMB_X19_Y8_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\);

-- Location: M4K_X11_Y7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout\);

-- Location: LCFF_X19_Y7_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: M4K_X11_Y10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout\);

-- Location: LCFF_X19_Y7_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: M4K_X11_Y8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~4_combout\);

-- Location: LCFF_X19_Y7_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: M4K_X11_Y6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\);

-- Location: M4K_X11_Y5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~5_combout\);

-- Location: LCFF_X19_Y7_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: M4K_X23_Y8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~6_combout\);

-- Location: LCFF_X19_Y7_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~7_combout\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: M4K_X23_Y10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~7_combout\);

-- Location: M4K_X23_Y3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\);

-- Location: M4K_X23_Y7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 9,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 8192,
	port_b_logical_ram_width => 9,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk50M~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0),
	ena1 => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0),
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y6_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCFF_X20_Y5_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X17_Y6_N10
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datad => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: LCFF_X17_Y6_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCFF_X17_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\);

-- Location: LCCOMB_X17_Y6_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: LCFF_X21_Y5_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X21_Y5_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: LCFF_X21_Y5_N21
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCFF_X21_Y5_N15
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCFF_X21_Y5_N17
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCCOMB_X21_Y5_N18
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LCFF_X20_Y5_N27
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X21_Y5_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X20_Y5_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCFF_X9_Y7_N9
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\);

-- Location: LCCOMB_X9_Y7_N0
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|process_0~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCFF_X17_Y6_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LCFF_X9_Y8_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X17_Y6_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCFF_X7_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X8_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCFF_X9_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCCOMB_X9_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X9_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCCOMB_X9_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCCOMB_X9_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCCOMB_X9_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X9_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X17_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCCOMB_X21_Y5_N22
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\);

-- Location: LCCOMB_X21_Y5_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X21_Y5_N10
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X21_Y5_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\);

-- Location: LCFF_X21_Y5_N5
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X21_Y5_N30
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X20_Y5_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X9_Y7_N8
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCFF_X8_Y8_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\);

-- Location: LCFF_X8_Y8_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\);

-- Location: LCCOMB_X8_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCFF_X9_Y8_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\);

-- Location: LCFF_X8_Y8_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\);

-- Location: LCFF_X12_Y5_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\);

-- Location: LCFF_X12_Y4_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCFF_X14_Y4_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y4_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\);

-- Location: LCFF_X8_Y5_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\);

-- Location: LCFF_X12_Y5_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\);

-- Location: LCCOMB_X10_Y4_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~4_combout\);

-- Location: LCFF_X10_Y5_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y7_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~regout\);

-- Location: LCFF_X9_Y5_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y5_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y5_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y5_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\);

-- Location: LCCOMB_X9_Y5_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~8_combout\);

-- Location: LCCOMB_X9_Y5_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~9_combout\);

-- Location: LCFF_X13_Y5_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\);

-- Location: LCFF_X14_Y8_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCFF_X13_Y8_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\);

-- Location: LCFF_X10_Y9_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCFF_X8_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X17_Y6_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X9_Y8_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCCOMB_X7_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCCOMB_X21_Y5_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LCFF_X21_Y5_N27
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X21_Y5_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X8_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X8_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X9_Y8_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\);

-- Location: LCCOMB_X8_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\);

-- Location: LCFF_X9_Y4_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\);

-- Location: LCFF_X8_Y5_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\);

-- Location: LCFF_X10_Y5_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5));

-- Location: LCFF_X10_Y5_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\);

-- Location: LCFF_X13_Y5_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\);

-- Location: LCCOMB_X9_Y7_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~1_combout\);

-- Location: LCFF_X14_Y9_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCFF_X13_Y8_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\);

-- Location: LCFF_X14_Y8_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\);

-- Location: LCCOMB_X14_Y8_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: LCFF_X9_Y9_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCFF_X8_Y6_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X10_Y9_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X21_Y5_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X21_Y5_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LCFF_X14_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCFF_X14_Y8_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X14_Y9_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: LCFF_X14_Y8_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\);

-- Location: LCFF_X13_Y8_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCFF_X9_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCFF_X8_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X9_Y9_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: LCFF_X14_Y9_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCFF_X14_Y8_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X14_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: LCFF_X13_Y8_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\);

-- Location: LCFF_X14_Y8_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\);

-- Location: LCCOMB_X14_Y8_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: LCFF_X8_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\);

-- Location: LCFF_X9_Y9_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LCFF_X8_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X9_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: LCFF_X14_Y9_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCFF_X14_Y8_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCCOMB_X14_Y9_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: LCFF_X13_Y8_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\);

-- Location: LCFF_X14_Y8_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\);

-- Location: LCCOMB_X14_Y8_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: LCFF_X13_Y8_N17
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LCFF_X9_Y9_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCFF_X8_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X9_Y9_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: LCFF_X14_Y9_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LCFF_X15_Y6_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X14_Y9_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: LCFF_X12_Y9_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\);

-- Location: LCFF_X14_Y8_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\);

-- Location: LCCOMB_X14_Y8_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: LCFF_X9_Y9_N9
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCFF_X8_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\);

-- Location: LCFF_X9_Y9_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCFF_X9_Y8_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X9_Y9_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: LCFF_X14_Y9_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCFF_X13_Y9_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X14_Y9_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: LCFF_X12_Y9_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\);

-- Location: LCFF_X14_Y8_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\);

-- Location: LCCOMB_X15_Y6_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: LCFF_X12_Y9_N13
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LCFF_X8_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\);

-- Location: LCFF_X9_Y9_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCFF_X8_Y6_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: LCCOMB_X9_Y9_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: LCFF_X14_Y9_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCFF_X13_Y9_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X14_Y9_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: LCFF_X12_Y9_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\);

-- Location: LCFF_X13_Y9_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\);

-- Location: LCCOMB_X13_Y9_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: LCFF_X12_Y9_N9
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCFF_X8_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\);

-- Location: LCFF_X9_Y9_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCFF_X8_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: LCCOMB_X9_Y9_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: LCFF_X13_Y7_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCFF_X14_Y9_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCFF_X13_Y9_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X14_Y9_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: LCFF_X12_Y9_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\);

-- Location: LCFF_X13_Y9_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\);

-- Location: LCCOMB_X13_Y9_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: LCFF_X12_Y9_N29
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: LCFF_X8_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\);

-- Location: LCFF_X9_Y9_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCFF_X9_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: LCCOMB_X9_Y9_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: LCFF_X13_Y7_N23
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X13_Y7_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\);

-- Location: LCFF_X14_Y9_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCFF_X13_Y9_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X14_Y9_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: LCFF_X12_Y9_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\);

-- Location: LCFF_X13_Y9_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\);

-- Location: LCCOMB_X13_Y9_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: LCFF_X12_Y9_N1
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: LCFF_X8_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\);

-- Location: LCFF_X9_Y9_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCFF_X9_Y8_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: LCCOMB_X9_Y9_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: LCFF_X13_Y7_N17
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X13_Y7_N22
\auto_signaltap_0|sld_signaltap_body|status_register|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\);

-- Location: LCFF_X14_Y9_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCFF_X13_Y9_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X14_Y9_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: LCFF_X12_Y9_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\);

-- Location: LCFF_X13_Y9_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\);

-- Location: LCCOMB_X13_Y9_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: LCFF_X12_Y9_N5
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: LCFF_X8_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\);

-- Location: LCFF_X9_Y9_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCFF_X9_Y8_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11));

-- Location: LCCOMB_X9_Y9_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: LCFF_X13_Y7_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X13_Y7_N16
\auto_signaltap_0|sld_signaltap_body|status_register|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\);

-- Location: LCFF_X14_Y9_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LCFF_X13_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X14_Y9_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: LCFF_X12_Y9_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\);

-- Location: LCFF_X13_Y9_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\);

-- Location: LCCOMB_X13_Y9_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: LCFF_X12_Y9_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: LCFF_X8_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\);

-- Location: LCFF_X9_Y9_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCFF_X9_Y8_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12));

-- Location: LCCOMB_X9_Y9_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: LCFF_X13_Y7_N21
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X13_Y7_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\);

-- Location: LCFF_X14_Y9_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: LCFF_X13_Y9_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X14_Y9_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: LCFF_X12_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\);

-- Location: LCFF_X13_Y9_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\);

-- Location: LCCOMB_X13_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: LCFF_X12_Y9_N21
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(11));

-- Location: LCFF_X8_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\);

-- Location: LCFF_X9_Y9_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: LCCOMB_X9_Y9_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: LCFF_X14_Y7_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X13_Y7_N20
\auto_signaltap_0|sld_signaltap_body|status_register|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\);

-- Location: LCFF_X14_Y6_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: LCFF_X13_Y9_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LCCOMB_X14_Y9_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\);

-- Location: LCFF_X12_Y9_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\);

-- Location: LCFF_X13_Y9_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\);

-- Location: LCCOMB_X13_Y9_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: LCFF_X9_Y7_N3
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(12));

-- Location: LCFF_X8_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\);

-- Location: LCFF_X9_Y9_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LCCOMB_X9_Y9_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\);

-- Location: LCFF_X14_Y7_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X14_Y7_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\);

-- Location: LCFF_X14_Y6_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: LCFF_X13_Y6_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LCCOMB_X14_Y6_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\);

-- Location: LCFF_X12_Y6_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\);

-- Location: LCFF_X13_Y9_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\);

-- Location: LCCOMB_X13_Y9_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\);

-- Location: LCFF_X13_Y7_N7
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCFF_X9_Y7_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\);

-- Location: LCFF_X9_Y9_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: LCCOMB_X9_Y9_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\);

-- Location: LCCOMB_X14_Y7_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCFF_X14_Y6_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: LCFF_X13_Y6_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LCCOMB_X14_Y6_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\);

-- Location: LCFF_X12_Y6_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\);

-- Location: LCFF_X13_Y6_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\);

-- Location: LCCOMB_X13_Y6_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\);

-- Location: LCFF_X12_Y6_N21
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LCFF_X9_Y9_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LCCOMB_X9_Y9_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\);

-- Location: LCFF_X14_Y6_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: LCFF_X13_Y6_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LCCOMB_X14_Y6_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\);

-- Location: LCFF_X12_Y6_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\);

-- Location: LCFF_X13_Y6_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\);

-- Location: LCCOMB_X13_Y6_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\);

-- Location: LCFF_X12_Y6_N17
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LCFF_X10_Y9_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: LCCOMB_X9_Y9_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\);

-- Location: LCFF_X14_Y6_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: LCFF_X13_Y6_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LCCOMB_X14_Y6_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\);

-- Location: LCFF_X12_Y6_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\);

-- Location: LCFF_X13_Y6_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\);

-- Location: LCCOMB_X13_Y6_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\);

-- Location: LCFF_X12_Y6_N5
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: LCFF_X10_Y9_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LCCOMB_X10_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\);

-- Location: LCFF_X14_Y6_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: LCFF_X13_Y6_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LCCOMB_X14_Y6_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\);

-- Location: LCFF_X12_Y6_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\);

-- Location: LCFF_X13_Y6_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\);

-- Location: LCCOMB_X13_Y6_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\);

-- Location: LCFF_X12_Y6_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: LCFF_X10_Y9_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LCCOMB_X10_Y9_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\);

-- Location: LCFF_X14_Y6_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: LCFF_X13_Y6_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LCCOMB_X14_Y6_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\);

-- Location: LCFF_X12_Y6_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\);

-- Location: LCFF_X13_Y6_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\);

-- Location: LCCOMB_X13_Y6_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\);

-- Location: LCFF_X12_Y6_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: LCFF_X10_Y9_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LCCOMB_X10_Y9_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\);

-- Location: LCFF_X14_Y6_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23));

-- Location: LCFF_X13_Y6_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LCCOMB_X14_Y6_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\);

-- Location: LCFF_X12_Y6_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\);

-- Location: LCFF_X13_Y6_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\);

-- Location: LCCOMB_X13_Y6_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\);

-- Location: LCFF_X12_Y8_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LCFF_X10_Y9_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23));

-- Location: LCCOMB_X10_Y9_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\);

-- Location: LCFF_X14_Y6_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24));

-- Location: LCFF_X13_Y6_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23));

-- Location: LCCOMB_X14_Y6_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\);

-- Location: LCFF_X12_Y6_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\);

-- Location: LCFF_X13_Y6_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\);

-- Location: LCCOMB_X13_Y6_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\);

-- Location: LCFF_X12_Y10_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: LCFF_X10_Y9_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24));

-- Location: LCCOMB_X10_Y9_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\);

-- Location: LCFF_X14_Y6_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25));

-- Location: LCFF_X15_Y6_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24));

-- Location: LCCOMB_X14_Y6_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\);

-- Location: LCFF_X12_Y6_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\);

-- Location: LCFF_X13_Y6_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\);

-- Location: LCCOMB_X13_Y6_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\);

-- Location: LCFF_X12_Y10_N19
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: LCFF_X10_Y9_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25));

-- Location: LCCOMB_X10_Y9_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\);

-- Location: LCFF_X14_Y6_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26));

-- Location: LCFF_X15_Y6_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25));

-- Location: LCCOMB_X14_Y6_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\);

-- Location: LCFF_X12_Y6_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\);

-- Location: LCFF_X15_Y6_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\);

-- Location: LCCOMB_X15_Y6_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\);

-- Location: LCFF_X12_Y8_N11
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: LCFF_X10_Y9_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26));

-- Location: LCCOMB_X10_Y9_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\);

-- Location: LCFF_X15_Y6_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26));

-- Location: LCCOMB_X14_Y6_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\);

-- Location: LCFF_X12_Y6_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\);

-- Location: LCFF_X15_Y6_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\);

-- Location: LCCOMB_X15_Y6_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\);

-- Location: LCFF_X12_Y8_N13
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: LCCOMB_X10_Y9_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\);

-- Location: LCFF_X13_Y8_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(12),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\);

-- Location: LCFF_X15_Y6_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\);

-- Location: LCCOMB_X15_Y6_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\);

-- Location: LCFF_X12_Y8_N23
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(11));

-- Location: LCFF_X19_Y8_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout\,
	ena => \auto_hub|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: LCCOMB_X18_Y8_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y8_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCFF_X13_Y8_N5
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(12));

-- Location: LCCOMB_X13_Y8_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(0));

-- Location: LCCOMB_X19_Y8_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node[0]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(0));

-- Location: LCFF_X18_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

-- Location: LCCOMB_X13_Y8_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|eq_node\(1));

-- Location: LCCOMB_X19_Y8_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node[1]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|eq_node\(1));

-- Location: LCCOMB_X18_Y8_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|irf_reg[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout\);

-- Location: LCCOMB_X18_Y8_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\);

-- Location: LCCOMB_X18_Y8_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y8_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: LCFF_X18_Y9_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\);

-- Location: LCFF_X22_Y6_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\);

-- Location: LCFF_X18_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\);

-- Location: LCFF_X22_Y6_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\);

-- Location: LCFF_X10_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\);

-- Location: LCFF_X18_Y9_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\);

-- Location: LCFF_X22_Y6_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\);

-- Location: LCFF_X10_Y10_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\);

-- Location: LCFF_X14_Y11_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout\);

-- Location: LCFF_X18_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: LCFF_X22_Y6_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\);

-- Location: LCFF_X10_Y10_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\);

-- Location: LCFF_X14_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\);

-- Location: LCFF_X12_Y7_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout\);

-- Location: LCFF_X22_Y6_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1));

-- Location: LCFF_X10_Y10_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\);

-- Location: LCFF_X14_Y11_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\);

-- Location: LCFF_X12_Y7_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\);

-- Location: LCFF_X10_Y5_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout\);

-- Location: LCFF_X10_Y10_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2));

-- Location: LCFF_X14_Y11_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\);

-- Location: LCFF_X12_Y7_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\);

-- Location: LCFF_X10_Y5_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\);

-- Location: LCFF_X20_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout\);

-- Location: LCFF_X19_Y7_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCFF_X14_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3));

-- Location: LCFF_X12_Y7_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\);

-- Location: LCFF_X10_Y5_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\);

-- Location: LCFF_X20_Y9_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\);

-- Location: LCFF_X17_Y7_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout\);

-- Location: LCCOMB_X19_Y7_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCFF_X12_Y7_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4));

-- Location: LCFF_X10_Y5_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout\);

-- Location: LCFF_X20_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\);

-- Location: LCFF_X17_Y7_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\);

-- Location: LCFF_X22_Y5_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout\);

-- Location: LCFF_X10_Y5_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5));

-- Location: LCFF_X20_Y9_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\);

-- Location: LCFF_X17_Y7_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\);

-- Location: LCFF_X22_Y5_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\);

-- Location: LCFF_X20_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6));

-- Location: LCFF_X17_Y7_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\);

-- Location: LCFF_X22_Y5_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\);

-- Location: LCFF_X17_Y7_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7));

-- Location: LCFF_X22_Y5_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\);

-- Location: LCFF_X22_Y5_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8));

-- Location: LCCOMB_X20_Y5_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\);

-- Location: LCCOMB_X8_Y6_N4
\auto_signaltap_0|sld_signaltap_body|process_0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|process_0~3_combout\);

-- Location: LCCOMB_X21_Y5_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\);

-- Location: LCCOMB_X21_Y5_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~11_combout\);

-- Location: LCCOMB_X21_Y5_N20
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~12_combout\);

-- Location: LCCOMB_X21_Y5_N14
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~13_combout\);

-- Location: LCCOMB_X18_Y8_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datac => \auto_hub|irf_reg[1][4]~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X13_Y5_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y5_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X10_Y5_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y5_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X9_Y5_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y5_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X9_Y5_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y5_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X9_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y5_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X14_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y5_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X10_Y5_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X12_Y5_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y5_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X8_Y5_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X8_Y5_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X9_Y4_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y4_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X14_Y4_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X14_Y4_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X12_Y4_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y4_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X12_Y5_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y5_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X12_Y5_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X22_Y5_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_received~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]~feeder_combout\);

-- Location: LCCOMB_X19_Y8_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout\);

-- Location: LCCOMB_X9_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N20
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N4
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N0
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N22
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N12
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N10
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\);

-- Location: LCCOMB_X12_Y10_N18
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: LCCOMB_X8_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\);

-- Location: LCCOMB_X9_Y7_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\);

-- Location: LCCOMB_X9_Y4_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X8_Y5_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X10_Y5_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N16
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X14_Y8_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X9_Y9_N8
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N8
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N28
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N20
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\);

-- Location: LCCOMB_X13_Y9_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: LCCOMB_X9_Y7_N2
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\);

-- Location: LCCOMB_X12_Y6_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\);

-- Location: LCCOMB_X15_Y6_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y6_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: LCCOMB_X10_Y10_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: LCCOMB_X10_Y5_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X10_Y5_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y7_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: LCCOMB_X10_Y5_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: PIN_27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 12mA
\Data_H~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Hum|Data_H_REG~regout\,
	oe => \Hum|Data_H_write~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => Data_H,
	combout => \Data_H~0\);

-- Location: LCCOMB_X20_Y11_N16
\p_w_m|cnt[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[0]~21_combout\ = !\p_w_m|cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \p_w_m|cnt\(0),
	combout => \p_w_m|cnt[0]~21_combout\);

-- Location: LCFF_X20_Y11_N17
\p_w_m|cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(0));

-- Location: LCCOMB_X24_Y7_N22
\FGD|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add2~2_combout\ = (\FGD|z\(2) & (!\FGD|Add2~1\)) # (!\FGD|z\(2) & ((\FGD|Add2~1\) # (GND)))
-- \FGD|Add2~3\ = CARRY((!\FGD|Add2~1\) # (!\FGD|z\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|z\(2),
	datad => VCC,
	cin => \FGD|Add2~1\,
	combout => \FGD|Add2~2_combout\,
	cout => \FGD|Add2~3\);

-- Location: LCFF_X24_Y7_N23
\FGD|z[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|z\(2));

-- Location: LCCOMB_X24_Y7_N24
\FGD|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add2~4_combout\ = (\FGD|z\(3) & (\FGD|Add2~3\ $ (GND))) # (!\FGD|z\(3) & (!\FGD|Add2~3\ & VCC))
-- \FGD|Add2~5\ = CARRY((\FGD|z\(3) & !\FGD|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|z\(3),
	datad => VCC,
	cin => \FGD|Add2~3\,
	combout => \FGD|Add2~4_combout\,
	cout => \FGD|Add2~5\);

-- Location: LCCOMB_X24_Y7_N18
\FGD|z~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|z~2_combout\ = (\FGD|Add2~4_combout\ & (((\FGD|z\(1)) # (!\p_w_m|cnt\(0))) # (!\FGD|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal2~0_combout\,
	datab => \FGD|z\(1),
	datac => \FGD|Add2~4_combout\,
	datad => \p_w_m|cnt\(0),
	combout => \FGD|z~2_combout\);

-- Location: LCFF_X24_Y7_N19
\FGD|z[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|z~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|z\(3));

-- Location: LCCOMB_X24_Y7_N28
\FGD|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add2~8_combout\ = \FGD|z\(5) $ (!\FGD|Add2~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|z\(5),
	cin => \FGD|Add2~7\,
	combout => \FGD|Add2~8_combout\);

-- Location: LCFF_X24_Y7_N29
\FGD|z[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|z\(5));

-- Location: LCCOMB_X24_Y7_N16
\FGD|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal2~0_combout\ = (\FGD|z\(4) & (\FGD|z\(3) & (!\FGD|z\(5) & !\FGD|z\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|z\(4),
	datab => \FGD|z\(3),
	datac => \FGD|z\(5),
	datad => \FGD|z\(2),
	combout => \FGD|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y7_N14
\FGD|z~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|z~0_combout\ = (\FGD|Add2~0_combout\ & (((\FGD|z\(1)) # (!\FGD|Equal2~0_combout\)) # (!\p_w_m|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Add2~0_combout\,
	datab => \p_w_m|cnt\(0),
	datac => \FGD|z\(1),
	datad => \FGD|Equal2~0_combout\,
	combout => \FGD|z~0_combout\);

-- Location: LCFF_X24_Y7_N15
\FGD|z[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|z~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|z\(1));

-- Location: LCCOMB_X24_Y7_N12
\FGD|clk1M~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|clk1M~0_combout\ = \FGD|clk1M~regout\ $ (((\FGD|Equal2~0_combout\ & (!\FGD|z\(1) & \p_w_m|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal2~0_combout\,
	datab => \FGD|z\(1),
	datac => \FGD|clk1M~regout\,
	datad => \p_w_m|cnt\(0),
	combout => \FGD|clk1M~0_combout\);

-- Location: LCFF_X24_Y7_N13
\FGD|clk1M\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~combout\,
	datain => \FGD|clk1M~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|clk1M~regout\);

-- Location: CLKCTRL_G4
\FGD|clk1M~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \FGD|clk1M~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \FGD|clk1M~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y13_N0
\Hum|shet[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[0]~20_combout\ = \Hum|shet\(0) $ (VCC)
-- \Hum|shet[0]~21\ = CARRY(\Hum|shet\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(0),
	datad => VCC,
	combout => \Hum|shet[0]~20_combout\,
	cout => \Hum|shet[0]~21\);

-- Location: LCCOMB_X18_Y13_N6
\Hum|shet[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[3]~26_combout\ = (\Hum|shet\(3) & (!\Hum|shet[2]~25\)) # (!\Hum|shet\(3) & ((\Hum|shet[2]~25\) # (GND)))
-- \Hum|shet[3]~27\ = CARRY((!\Hum|shet[2]~25\) # (!\Hum|shet\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(3),
	datad => VCC,
	cin => \Hum|shet[2]~25\,
	combout => \Hum|shet[3]~26_combout\,
	cout => \Hum|shet[3]~27\);

-- Location: LCCOMB_X18_Y13_N8
\Hum|shet[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[4]~28_combout\ = (\Hum|shet\(4) & (\Hum|shet[3]~27\ $ (GND))) # (!\Hum|shet\(4) & (!\Hum|shet[3]~27\ & VCC))
-- \Hum|shet[4]~29\ = CARRY((\Hum|shet\(4) & !\Hum|shet[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(4),
	datad => VCC,
	cin => \Hum|shet[3]~27\,
	combout => \Hum|shet[4]~28_combout\,
	cout => \Hum|shet[4]~29\);

-- Location: LCCOMB_X19_Y5_N4
\F_S|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~26_combout\ = (\F_S|five_sec\(13) & (!\F_S|Add0~25\)) # (!\F_S|five_sec\(13) & ((\F_S|Add0~25\) # (GND)))
-- \F_S|Add0~27\ = CARRY((!\F_S|Add0~25\) # (!\F_S|five_sec\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(13),
	datad => VCC,
	cin => \F_S|Add0~25\,
	combout => \F_S|Add0~26_combout\,
	cout => \F_S|Add0~27\);

-- Location: LCCOMB_X19_Y5_N6
\F_S|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~28_combout\ = (\F_S|five_sec\(14) & (\F_S|Add0~27\ $ (GND))) # (!\F_S|five_sec\(14) & (!\F_S|Add0~27\ & VCC))
-- \F_S|Add0~29\ = CARRY((\F_S|five_sec\(14) & !\F_S|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(14),
	datad => VCC,
	cin => \F_S|Add0~27\,
	combout => \F_S|Add0~28_combout\,
	cout => \F_S|Add0~29\);

-- Location: LCCOMB_X18_Y5_N6
\F_S|five_sec~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~6_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \F_S|Equal0~7_combout\,
	datad => \F_S|Add0~28_combout\,
	combout => \F_S|five_sec~6_combout\);

-- Location: LCFF_X18_Y5_N7
\F_S|five_sec[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(14));

-- Location: LCCOMB_X19_Y5_N8
\F_S|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~30_combout\ = (\F_S|five_sec\(15) & (!\F_S|Add0~29\)) # (!\F_S|five_sec\(15) & ((\F_S|Add0~29\) # (GND)))
-- \F_S|Add0~31\ = CARRY((!\F_S|Add0~29\) # (!\F_S|five_sec\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(15),
	datad => VCC,
	cin => \F_S|Add0~29\,
	combout => \F_S|Add0~30_combout\,
	cout => \F_S|Add0~31\);

-- Location: LCFF_X19_Y5_N9
\F_S|five_sec[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(15));

-- Location: LCCOMB_X19_Y5_N12
\F_S|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~34_combout\ = (\F_S|five_sec\(17) & (!\F_S|Add0~33\)) # (!\F_S|five_sec\(17) & ((\F_S|Add0~33\) # (GND)))
-- \F_S|Add0~35\ = CARRY((!\F_S|Add0~33\) # (!\F_S|five_sec\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(17),
	datad => VCC,
	cin => \F_S|Add0~33\,
	combout => \F_S|Add0~34_combout\,
	cout => \F_S|Add0~35\);

-- Location: LCCOMB_X19_Y5_N16
\F_S|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~38_combout\ = (\F_S|five_sec\(19) & (!\F_S|Add0~37\)) # (!\F_S|five_sec\(19) & ((\F_S|Add0~37\) # (GND)))
-- \F_S|Add0~39\ = CARRY((!\F_S|Add0~37\) # (!\F_S|five_sec\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(19),
	datad => VCC,
	cin => \F_S|Add0~37\,
	combout => \F_S|Add0~38_combout\,
	cout => \F_S|Add0~39\);

-- Location: LCCOMB_X18_Y5_N18
\F_S|five_sec~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~7_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~7_combout\,
	datac => \F_S|Add0~38_combout\,
	combout => \F_S|five_sec~7_combout\);

-- Location: LCFF_X18_Y5_N19
\F_S|five_sec[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(19));

-- Location: LCFF_X19_Y5_N13
\F_S|five_sec[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(17));

-- Location: LCCOMB_X19_Y5_N18
\F_S|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~40_combout\ = (\F_S|five_sec\(20) & (\F_S|Add0~39\ $ (GND))) # (!\F_S|five_sec\(20) & (!\F_S|Add0~39\ & VCC))
-- \F_S|Add0~41\ = CARRY((\F_S|five_sec\(20) & !\F_S|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(20),
	datad => VCC,
	cin => \F_S|Add0~39\,
	combout => \F_S|Add0~40_combout\,
	cout => \F_S|Add0~41\);

-- Location: LCFF_X19_Y5_N19
\F_S|five_sec[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(20));

-- Location: LCFF_X19_Y5_N21
\F_S|five_sec[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(21));

-- Location: LCCOMB_X18_Y5_N22
\F_S|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~6_combout\ = (\F_S|five_sec\(22) & (\F_S|five_sec\(19) & (!\F_S|five_sec\(17) & !\F_S|five_sec\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(22),
	datab => \F_S|five_sec\(19),
	datac => \F_S|five_sec\(17),
	datad => \F_S|five_sec\(21),
	combout => \F_S|Equal0~6_combout\);

-- Location: LCCOMB_X18_Y5_N8
\F_S|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~5_combout\ = (\F_S|five_sec\(14) & (!\F_S|five_sec\(13) & (\F_S|five_sec\(11) & !\F_S|five_sec\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(14),
	datab => \F_S|five_sec\(13),
	datac => \F_S|five_sec\(11),
	datad => \F_S|five_sec\(10),
	combout => \F_S|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y6_N14
\F_S|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~4_combout\ = (\F_S|five_sec\(2) & (\F_S|Add0~3\ $ (GND))) # (!\F_S|five_sec\(2) & (!\F_S|Add0~3\ & VCC))
-- \F_S|Add0~5\ = CARRY((\F_S|five_sec\(2) & !\F_S|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(2),
	datad => VCC,
	cin => \F_S|Add0~3\,
	combout => \F_S|Add0~4_combout\,
	cout => \F_S|Add0~5\);

-- Location: LCFF_X19_Y6_N15
\F_S|five_sec[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(2));

-- Location: LCCOMB_X19_Y6_N18
\F_S|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~8_combout\ = (\F_S|five_sec\(4) & (\F_S|Add0~7\ $ (GND))) # (!\F_S|five_sec\(4) & (!\F_S|Add0~7\ & VCC))
-- \F_S|Add0~9\ = CARRY((\F_S|five_sec\(4) & !\F_S|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(4),
	datad => VCC,
	cin => \F_S|Add0~7\,
	combout => \F_S|Add0~8_combout\,
	cout => \F_S|Add0~9\);

-- Location: LCFF_X19_Y6_N19
\F_S|five_sec[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(4));

-- Location: LCCOMB_X19_Y6_N22
\F_S|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~12_combout\ = (\F_S|five_sec\(6) & (\F_S|Add0~11\ $ (GND))) # (!\F_S|five_sec\(6) & (!\F_S|Add0~11\ & VCC))
-- \F_S|Add0~13\ = CARRY((\F_S|five_sec\(6) & !\F_S|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(6),
	datad => VCC,
	cin => \F_S|Add0~11\,
	combout => \F_S|Add0~12_combout\,
	cout => \F_S|Add0~13\);

-- Location: LCCOMB_X18_Y5_N2
\F_S|five_sec~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~4_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \F_S|Equal0~7_combout\,
	datad => \F_S|Add0~12_combout\,
	combout => \F_S|five_sec~4_combout\);

-- Location: LCFF_X18_Y5_N3
\F_S|five_sec[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(6));

-- Location: LCCOMB_X19_Y6_N24
\F_S|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~14_combout\ = (\F_S|five_sec\(7) & (!\F_S|Add0~13\)) # (!\F_S|five_sec\(7) & ((\F_S|Add0~13\) # (GND)))
-- \F_S|Add0~15\ = CARRY((!\F_S|Add0~13\) # (!\F_S|five_sec\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(7),
	datad => VCC,
	cin => \F_S|Add0~13\,
	combout => \F_S|Add0~14_combout\,
	cout => \F_S|Add0~15\);

-- Location: LCFF_X19_Y6_N25
\F_S|five_sec[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(7));

-- Location: LCCOMB_X19_Y6_N6
\F_S|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~4_combout\ = (!\F_S|five_sec\(5) & (\F_S|five_sec\(6) & (!\F_S|five_sec\(7) & \F_S|five_sec\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(5),
	datab => \F_S|five_sec\(6),
	datac => \F_S|five_sec\(7),
	datad => \F_S|five_sec\(9),
	combout => \F_S|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y5_N16
\F_S|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal0~7_combout\ = (\F_S|Equal0~3_combout\ & (\F_S|Equal0~6_combout\ & (\F_S|Equal0~5_combout\ & \F_S|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~3_combout\,
	datab => \F_S|Equal0~6_combout\,
	datac => \F_S|Equal0~5_combout\,
	datad => \F_S|Equal0~4_combout\,
	combout => \F_S|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y6_N26
\F_S|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~16_combout\ = (\F_S|five_sec\(8) & (\F_S|Add0~15\ $ (GND))) # (!\F_S|five_sec\(8) & (!\F_S|Add0~15\ & VCC))
-- \F_S|Add0~17\ = CARRY((\F_S|five_sec\(8) & !\F_S|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(8),
	datad => VCC,
	cin => \F_S|Add0~15\,
	combout => \F_S|Add0~16_combout\,
	cout => \F_S|Add0~17\);

-- Location: LCCOMB_X18_Y5_N10
\F_S|five_sec~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~0_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \F_S|Equal0~7_combout\,
	datad => \F_S|Add0~16_combout\,
	combout => \F_S|five_sec~0_combout\);

-- Location: LCFF_X18_Y5_N11
\F_S|five_sec[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(8));

-- Location: LCCOMB_X19_Y6_N28
\F_S|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~18_combout\ = (\F_S|five_sec\(9) & (!\F_S|Add0~17\)) # (!\F_S|five_sec\(9) & ((\F_S|Add0~17\) # (GND)))
-- \F_S|Add0~19\ = CARRY((!\F_S|Add0~17\) # (!\F_S|five_sec\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(9),
	datad => VCC,
	cin => \F_S|Add0~17\,
	combout => \F_S|Add0~18_combout\,
	cout => \F_S|Add0~19\);

-- Location: LCCOMB_X18_Y5_N0
\F_S|five_sec~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~3_combout\ = (\F_S|Add0~18_combout\ & !\F_S|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \F_S|Add0~18_combout\,
	datac => \F_S|Equal0~7_combout\,
	combout => \F_S|five_sec~3_combout\);

-- Location: LCFF_X18_Y5_N1
\F_S|five_sec[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(9));

-- Location: LCCOMB_X19_Y6_N30
\F_S|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~20_combout\ = (\F_S|five_sec\(10) & (\F_S|Add0~19\ $ (GND))) # (!\F_S|five_sec\(10) & (!\F_S|Add0~19\ & VCC))
-- \F_S|Add0~21\ = CARRY((\F_S|five_sec\(10) & !\F_S|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(10),
	datad => VCC,
	cin => \F_S|Add0~19\,
	combout => \F_S|Add0~20_combout\,
	cout => \F_S|Add0~21\);

-- Location: LCFF_X19_Y6_N31
\F_S|five_sec[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(10));

-- Location: LCCOMB_X19_Y5_N0
\F_S|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~22_combout\ = (\F_S|five_sec\(11) & (!\F_S|Add0~21\)) # (!\F_S|five_sec\(11) & ((\F_S|Add0~21\) # (GND)))
-- \F_S|Add0~23\ = CARRY((!\F_S|Add0~21\) # (!\F_S|five_sec\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(11),
	datad => VCC,
	cin => \F_S|Add0~21\,
	combout => \F_S|Add0~22_combout\,
	cout => \F_S|Add0~23\);

-- Location: LCCOMB_X18_Y5_N4
\F_S|five_sec~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|five_sec~5_combout\ = (!\F_S|Equal0~7_combout\ & \F_S|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~7_combout\,
	datac => \F_S|Add0~22_combout\,
	combout => \F_S|five_sec~5_combout\);

-- Location: LCFF_X18_Y5_N5
\F_S|five_sec[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|five_sec~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(11));

-- Location: LCCOMB_X19_Y5_N2
\F_S|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Add0~24_combout\ = (\F_S|five_sec\(12) & (\F_S|Add0~23\ $ (GND))) # (!\F_S|five_sec\(12) & (!\F_S|Add0~23\ & VCC))
-- \F_S|Add0~25\ = CARRY((\F_S|five_sec\(12) & !\F_S|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \F_S|five_sec\(12),
	datad => VCC,
	cin => \F_S|Add0~23\,
	combout => \F_S|Add0~24_combout\,
	cout => \F_S|Add0~25\);

-- Location: LCFF_X19_Y5_N3
\F_S|five_sec[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(12));

-- Location: LCFF_X19_Y5_N5
\F_S|five_sec[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|five_sec\(13));

-- Location: LCCOMB_X18_Y5_N26
\F_S|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal1~1_combout\ = (!\F_S|five_sec\(14) & (\F_S|five_sec\(13) & (!\F_S|five_sec\(11) & \F_S|five_sec\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(14),
	datab => \F_S|five_sec\(13),
	datac => \F_S|five_sec\(11),
	datad => \F_S|five_sec\(10),
	combout => \F_S|Equal1~1_combout\);

-- Location: LCCOMB_X18_Y5_N20
\F_S|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal1~2_combout\ = (!\F_S|five_sec\(22) & (!\F_S|five_sec\(19) & (\F_S|five_sec\(17) & \F_S|five_sec\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(22),
	datab => \F_S|five_sec\(19),
	datac => \F_S|five_sec\(17),
	datad => \F_S|five_sec\(21),
	combout => \F_S|Equal1~2_combout\);

-- Location: LCCOMB_X19_Y6_N0
\F_S|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal1~0_combout\ = (\F_S|five_sec\(5) & (!\F_S|five_sec\(6) & (\F_S|five_sec\(7) & !\F_S|five_sec\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|five_sec\(5),
	datab => \F_S|five_sec\(6),
	datac => \F_S|five_sec\(7),
	datad => \F_S|five_sec\(9),
	combout => \F_S|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y5_N30
\F_S|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|Equal1~3_combout\ = (\F_S|Equal0~3_combout\ & (\F_S|Equal1~1_combout\ & (\F_S|Equal1~2_combout\ & \F_S|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~3_combout\,
	datab => \F_S|Equal1~1_combout\,
	datac => \F_S|Equal1~2_combout\,
	datad => \F_S|Equal1~0_combout\,
	combout => \F_S|Equal1~3_combout\);

-- Location: LCCOMB_X18_Y5_N24
\F_S|flag_five_sec~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \F_S|flag_five_sec~0_combout\ = (!\F_S|Equal0~7_combout\ & ((\F_S|Equal1~3_combout\) # (\F_S|flag_five_sec~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \F_S|Equal0~7_combout\,
	datab => \F_S|Equal1~3_combout\,
	datac => \F_S|flag_five_sec~regout\,
	combout => \F_S|flag_five_sec~0_combout\);

-- Location: LCFF_X18_Y5_N25
\F_S|flag_five_sec\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \F_S|flag_five_sec~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \F_S|flag_five_sec~regout\);

-- Location: LCCOMB_X17_Y5_N24
\Hum|protocol[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|protocol[0]~0_combout\ = !\F_S|flag_five_sec~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \F_S|flag_five_sec~regout\,
	combout => \Hum|protocol[0]~0_combout\);

-- Location: LCFF_X17_Y5_N25
\Hum|protocol[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|protocol[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|protocol\(0));

-- Location: LCFF_X17_Y13_N17
\Hum|protocol[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|protocol\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|protocol\(1));

-- Location: LCFF_X15_Y13_N1
\Hum|protocol[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|protocol\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|protocol\(2));

-- Location: LCCOMB_X15_Y13_N24
\Hum|mstate~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|mstate~15_combout\ = (\Hum|Equal6~3_combout\ & (((\Hum|protocol\(2))) # (!\Hum|protocol\(1)))) # (!\Hum|Equal6~3_combout\ & (\Hum|mstate.001~regout\ & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal6~3_combout\,
	datab => \Hum|protocol\(1),
	datac => \Hum|mstate.001~regout\,
	datad => \Hum|protocol\(2),
	combout => \Hum|mstate~15_combout\);

-- Location: LCFF_X15_Y13_N25
\Hum|mstate.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|mstate~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|mstate.001~regout\);

-- Location: LCCOMB_X15_Y13_N0
\Hum|shet[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~42_combout\ = (\Hum|mstate.010~regout\) # (((\Hum|protocol\(1) & !\Hum|protocol\(2))) # (!\Hum|mstate.001~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|mstate.010~regout\,
	datab => \Hum|protocol\(1),
	datac => \Hum|protocol\(2),
	datad => \Hum|mstate.001~regout\,
	combout => \Hum|shet[10]~42_combout\);

-- Location: LCFF_X18_Y13_N9
\Hum|shet[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[4]~28_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(4));

-- Location: LCCOMB_X18_Y13_N10
\Hum|shet[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[5]~30_combout\ = (\Hum|shet\(5) & (!\Hum|shet[4]~29\)) # (!\Hum|shet\(5) & ((\Hum|shet[4]~29\) # (GND)))
-- \Hum|shet[5]~31\ = CARRY((!\Hum|shet[4]~29\) # (!\Hum|shet\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(5),
	datad => VCC,
	cin => \Hum|shet[4]~29\,
	combout => \Hum|shet[5]~30_combout\,
	cout => \Hum|shet[5]~31\);

-- Location: LCCOMB_X18_Y13_N12
\Hum|shet[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[6]~32_combout\ = (\Hum|shet\(6) & (\Hum|shet[5]~31\ $ (GND))) # (!\Hum|shet\(6) & (!\Hum|shet[5]~31\ & VCC))
-- \Hum|shet[6]~33\ = CARRY((\Hum|shet\(6) & !\Hum|shet[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(6),
	datad => VCC,
	cin => \Hum|shet[5]~31\,
	combout => \Hum|shet[6]~32_combout\,
	cout => \Hum|shet[6]~33\);

-- Location: LCCOMB_X18_Y13_N14
\Hum|shet[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[7]~34_combout\ = (\Hum|shet\(7) & (!\Hum|shet[6]~33\)) # (!\Hum|shet\(7) & ((\Hum|shet[6]~33\) # (GND)))
-- \Hum|shet[7]~35\ = CARRY((!\Hum|shet[6]~33\) # (!\Hum|shet\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(7),
	datad => VCC,
	cin => \Hum|shet[6]~33\,
	combout => \Hum|shet[7]~34_combout\,
	cout => \Hum|shet[7]~35\);

-- Location: LCFF_X18_Y13_N15
\Hum|shet[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[7]~34_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(7));

-- Location: LCCOMB_X18_Y13_N16
\Hum|shet[8]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[8]~43_combout\ = (\Hum|shet\(8) & (\Hum|shet[7]~35\ $ (GND))) # (!\Hum|shet\(8) & (!\Hum|shet[7]~35\ & VCC))
-- \Hum|shet[8]~44\ = CARRY((\Hum|shet\(8) & !\Hum|shet[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(8),
	datad => VCC,
	cin => \Hum|shet[7]~35\,
	combout => \Hum|shet[8]~43_combout\,
	cout => \Hum|shet[8]~44\);

-- Location: LCCOMB_X18_Y13_N18
\Hum|shet[9]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[9]~45_combout\ = (\Hum|shet\(9) & (!\Hum|shet[8]~44\)) # (!\Hum|shet\(9) & ((\Hum|shet[8]~44\) # (GND)))
-- \Hum|shet[9]~46\ = CARRY((!\Hum|shet[8]~44\) # (!\Hum|shet\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(9),
	datad => VCC,
	cin => \Hum|shet[8]~44\,
	combout => \Hum|shet[9]~45_combout\,
	cout => \Hum|shet[9]~46\);

-- Location: LCFF_X18_Y13_N19
\Hum|shet[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[9]~45_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(9));

-- Location: LCCOMB_X18_Y13_N20
\Hum|shet[10]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~47_combout\ = (\Hum|shet\(10) & (\Hum|shet[9]~46\ $ (GND))) # (!\Hum|shet\(10) & (!\Hum|shet[9]~46\ & VCC))
-- \Hum|shet[10]~48\ = CARRY((\Hum|shet\(10) & !\Hum|shet[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(10),
	datad => VCC,
	cin => \Hum|shet[9]~46\,
	combout => \Hum|shet[10]~47_combout\,
	cout => \Hum|shet[10]~48\);

-- Location: LCCOMB_X18_Y13_N22
\Hum|shet[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[11]~49_combout\ = (\Hum|shet\(11) & (!\Hum|shet[10]~48\)) # (!\Hum|shet\(11) & ((\Hum|shet[10]~48\) # (GND)))
-- \Hum|shet[11]~50\ = CARRY((!\Hum|shet[10]~48\) # (!\Hum|shet\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(11),
	datad => VCC,
	cin => \Hum|shet[10]~48\,
	combout => \Hum|shet[11]~49_combout\,
	cout => \Hum|shet[11]~50\);

-- Location: LCFF_X18_Y13_N23
\Hum|shet[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[11]~49_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(11));

-- Location: LCCOMB_X18_Y13_N24
\Hum|shet[12]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[12]~51_combout\ = (\Hum|shet\(12) & (\Hum|shet[11]~50\ $ (GND))) # (!\Hum|shet\(12) & (!\Hum|shet[11]~50\ & VCC))
-- \Hum|shet[12]~52\ = CARRY((\Hum|shet\(12) & !\Hum|shet[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(12),
	datad => VCC,
	cin => \Hum|shet[11]~50\,
	combout => \Hum|shet[12]~51_combout\,
	cout => \Hum|shet[12]~52\);

-- Location: LCCOMB_X18_Y13_N26
\Hum|shet[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[13]~53_combout\ = (\Hum|shet\(13) & (!\Hum|shet[12]~52\)) # (!\Hum|shet\(13) & ((\Hum|shet[12]~52\) # (GND)))
-- \Hum|shet[13]~54\ = CARRY((!\Hum|shet[12]~52\) # (!\Hum|shet\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(13),
	datad => VCC,
	cin => \Hum|shet[12]~52\,
	combout => \Hum|shet[13]~53_combout\,
	cout => \Hum|shet[13]~54\);

-- Location: LCFF_X18_Y13_N27
\Hum|shet[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[13]~53_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(13));

-- Location: LCCOMB_X18_Y13_N28
\Hum|shet[14]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[14]~55_combout\ = (\Hum|shet\(14) & (\Hum|shet[13]~54\ $ (GND))) # (!\Hum|shet\(14) & (!\Hum|shet[13]~54\ & VCC))
-- \Hum|shet[14]~56\ = CARRY((\Hum|shet\(14) & !\Hum|shet[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(14),
	datad => VCC,
	cin => \Hum|shet[13]~54\,
	combout => \Hum|shet[14]~55_combout\,
	cout => \Hum|shet[14]~56\);

-- Location: LCFF_X18_Y13_N29
\Hum|shet[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[14]~55_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(14));

-- Location: LCCOMB_X18_Y13_N30
\Hum|shet[15]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[15]~57_combout\ = \Hum|shet[14]~56\ $ (\Hum|shet\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Hum|shet\(15),
	cin => \Hum|shet[14]~56\,
	combout => \Hum|shet[15]~57_combout\);

-- Location: LCFF_X18_Y13_N31
\Hum|shet[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[15]~57_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(15));

-- Location: LCFF_X18_Y13_N25
\Hum|shet[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[12]~51_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(12));

-- Location: LCFF_X18_Y13_N17
\Hum|shet[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[8]~43_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(8));

-- Location: LCCOMB_X19_Y13_N24
\Hum|shet[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~18_combout\ = (!\Hum|shet\(7) & (!\Hum|shet\(11) & (!\Hum|shet\(12) & !\Hum|shet\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(7),
	datab => \Hum|shet\(11),
	datac => \Hum|shet\(12),
	datad => \Hum|shet\(8),
	combout => \Hum|shet[10]~18_combout\);

-- Location: LCCOMB_X15_Y13_N26
\Hum|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|LessThan4~0_combout\ = (\Hum|shet[10]~19_combout\ & (!\Hum|shet\(15) & (!\Hum|shet\(13) & \Hum|shet[10]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet[10]~19_combout\,
	datab => \Hum|shet\(15),
	datac => \Hum|shet\(13),
	datad => \Hum|shet[10]~18_combout\,
	combout => \Hum|LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Hum|data_rec[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|data_rec[0]~feeder_combout\ = \Data_H~0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_H~0\,
	combout => \Hum|data_rec[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N12
\Hum|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal0~0_combout\ = (\Hum|protocol\(1) & !\Hum|protocol\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|protocol\(1),
	datad => \Hum|protocol\(2),
	combout => \Hum|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y13_N4
\Hum|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|LessThan4~1_combout\ = (\Hum|shet\(2) & ((\Hum|shet\(0)) # (\Hum|shet\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(2),
	datac => \Hum|shet\(0),
	datad => \Hum|shet\(1),
	combout => \Hum|LessThan4~1_combout\);

-- Location: LCCOMB_X15_Y13_N16
\Hum|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|LessThan4~2_combout\ = (\Hum|shet\(4)) # ((\Hum|LessThan4~1_combout\) # (\Hum|shet\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(4),
	datac => \Hum|LessThan4~1_combout\,
	datad => \Hum|shet\(3),
	combout => \Hum|LessThan4~2_combout\);

-- Location: LCFF_X18_Y13_N11
\Hum|shet[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[5]~30_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(5));

-- Location: LCCOMB_X15_Y13_N18
\Hum|LessThan4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|LessThan4~3_combout\ = ((\Hum|shet\(6) & (\Hum|LessThan4~2_combout\ & \Hum|shet\(5)))) # (!\Hum|LessThan4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(6),
	datab => \Hum|LessThan4~0_combout\,
	datac => \Hum|LessThan4~2_combout\,
	datad => \Hum|shet\(5),
	combout => \Hum|LessThan4~3_combout\);

-- Location: LCCOMB_X14_Y13_N20
\Hum|mstate~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|mstate~13_combout\ = (\Hum|mstate.010~regout\ & (\Hum|mstate.001~regout\ & (!\Hum|Equal0~0_combout\ & !\Hum|LessThan4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|mstate.010~regout\,
	datab => \Hum|mstate.001~regout\,
	datac => \Hum|Equal0~0_combout\,
	datad => \Hum|LessThan4~3_combout\,
	combout => \Hum|mstate~13_combout\);

-- Location: LCCOMB_X15_Y13_N14
\Hum|mstate~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|mstate~14_combout\ = (\Hum|mstate~13_combout\) # ((\Hum|Equal6~3_combout\ & (!\Hum|mstate.001~regout\ & !\Hum|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal6~3_combout\,
	datab => \Hum|mstate.001~regout\,
	datac => \Hum|mstate~13_combout\,
	datad => \Hum|Equal0~0_combout\,
	combout => \Hum|mstate~14_combout\);

-- Location: LCFF_X15_Y13_N15
\Hum|mstate.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|mstate~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|mstate.010~regout\);

-- Location: LCCOMB_X17_Y13_N0
\Hum|data_rec[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|data_rec[1]~0_combout\ = (\Hum|mstate.010~regout\ & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|mstate.010~regout\,
	datac => \Hum|protocol\(2),
	combout => \Hum|data_rec[1]~0_combout\);

-- Location: LCFF_X17_Y13_N27
\Hum|data_rec[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|data_rec[0]~feeder_combout\,
	ena => \Hum|data_rec[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|data_rec\(0));

-- Location: LCFF_X17_Y13_N9
\Hum|data_rec[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|data_rec\(0),
	sload => VCC,
	ena => \Hum|data_rec[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|data_rec\(1));

-- Location: LCFF_X17_Y13_N29
\Hum|data_rec[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|data_rec\(1),
	sload => VCC,
	ena => \Hum|data_rec[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|data_rec\(2));

-- Location: LCCOMB_X17_Y13_N22
\Hum|always2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~6_combout\ = (\Hum|data_rec\(2) & (!\Hum|data_rec\(1) & ((\Hum|always2~5_combout\) # (\Hum|shet\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|always2~5_combout\,
	datab => \Hum|data_rec\(2),
	datac => \Hum|shet\(5),
	datad => \Hum|data_rec\(1),
	combout => \Hum|always2~6_combout\);

-- Location: LCCOMB_X17_Y13_N30
\Hum|always2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~3_combout\ = ((!\Hum|shet\(2) & ((!\Hum|shet\(1)) # (!\Hum|shet\(0))))) # (!\Hum|shet\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(2),
	datab => \Hum|shet\(3),
	datac => \Hum|shet\(0),
	datad => \Hum|shet\(1),
	combout => \Hum|always2~3_combout\);

-- Location: LCCOMB_X17_Y13_N18
\Hum|always2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~4_combout\ = (\Hum|shet\(6) & (!\Hum|shet\(5) & ((\Hum|always2~3_combout\)))) # (!\Hum|shet\(6) & ((\Hum|shet\(5)) # ((\Hum|shet\(0) & !\Hum|always2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(6),
	datab => \Hum|shet\(5),
	datac => \Hum|shet\(0),
	datad => \Hum|always2~3_combout\,
	combout => \Hum|always2~4_combout\);

-- Location: LCCOMB_X15_Y13_N22
\Hum|always2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~7_combout\ = (!\Hum|Equal5~1_combout\ & (\Hum|LessThan4~0_combout\ & (\Hum|always2~6_combout\ & \Hum|always2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal5~1_combout\,
	datab => \Hum|LessThan4~0_combout\,
	datac => \Hum|always2~6_combout\,
	datad => \Hum|always2~4_combout\,
	combout => \Hum|always2~7_combout\);

-- Location: LCCOMB_X14_Y13_N26
\Hum|shet[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~36_combout\ = (\Hum|HYM2[39]~0_combout\ & (!\Hum|always2~7_combout\ & !\Hum|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM2[39]~0_combout\,
	datab => \Hum|always2~7_combout\,
	datac => \Hum|LessThan4~3_combout\,
	combout => \Hum|shet[10]~36_combout\);

-- Location: LCFF_X18_Y13_N21
\Hum|shet[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[10]~47_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(10));

-- Location: LCCOMB_X19_Y13_N28
\Hum|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal6~1_combout\ = (!\Hum|shet\(15) & (\Hum|shet\(14) & (\Hum|shet\(10) & !\Hum|shet\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(15),
	datab => \Hum|shet\(14),
	datac => \Hum|shet\(10),
	datad => \Hum|shet\(13),
	combout => \Hum|Equal6~1_combout\);

-- Location: LCCOMB_X19_Y13_N6
\Hum|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal6~2_combout\ = (\Hum|Equal6~0_combout\ & (\Hum|shet\(9) & (\Hum|shet[10]~18_combout\ & \Hum|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal6~0_combout\,
	datab => \Hum|shet\(9),
	datac => \Hum|shet[10]~18_combout\,
	datad => \Hum|Equal6~1_combout\,
	combout => \Hum|Equal6~2_combout\);

-- Location: LCCOMB_X15_Y13_N6
\Hum|Equal6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Equal6~3_combout\ = (\Hum|shet\(3) & (\Hum|shet\(5) & (\Hum|shet\(0) & \Hum|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(3),
	datab => \Hum|shet\(5),
	datac => \Hum|shet\(0),
	datad => \Hum|Equal6~2_combout\,
	combout => \Hum|Equal6~3_combout\);

-- Location: LCCOMB_X14_Y13_N22
\Hum|shet[10]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[10]~41_combout\ = ((\Hum|mstate.001~regout\ & (!\Hum|shet[10]~36_combout\)) # (!\Hum|mstate.001~regout\ & ((\Hum|Equal6~3_combout\)))) # (!\Hum|shet[10]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet[10]~40_combout\,
	datab => \Hum|shet[10]~36_combout\,
	datac => \Hum|Equal6~3_combout\,
	datad => \Hum|mstate.001~regout\,
	combout => \Hum|shet[10]~41_combout\);

-- Location: LCFF_X18_Y13_N1
\Hum|shet[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[0]~20_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(0));

-- Location: LCCOMB_X18_Y13_N2
\Hum|shet[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[1]~22_combout\ = (\Hum|shet\(1) & (!\Hum|shet[0]~21\)) # (!\Hum|shet\(1) & ((\Hum|shet[0]~21\) # (GND)))
-- \Hum|shet[1]~23\ = CARRY((!\Hum|shet[0]~21\) # (!\Hum|shet\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(1),
	datad => VCC,
	cin => \Hum|shet[0]~21\,
	combout => \Hum|shet[1]~22_combout\,
	cout => \Hum|shet[1]~23\);

-- Location: LCFF_X18_Y13_N3
\Hum|shet[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[1]~22_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(1));

-- Location: LCCOMB_X18_Y13_N4
\Hum|shet[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|shet[2]~24_combout\ = (\Hum|shet\(2) & (\Hum|shet[1]~23\ $ (GND))) # (!\Hum|shet\(2) & (!\Hum|shet[1]~23\ & VCC))
-- \Hum|shet[2]~25\ = CARRY((\Hum|shet\(2) & !\Hum|shet[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hum|shet\(2),
	datad => VCC,
	cin => \Hum|shet[1]~23\,
	combout => \Hum|shet[2]~24_combout\,
	cout => \Hum|shet[2]~25\);

-- Location: LCFF_X18_Y13_N5
\Hum|shet[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[2]~24_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(2));

-- Location: LCFF_X18_Y13_N7
\Hum|shet[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[3]~26_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(3));

-- Location: LCCOMB_X15_Y13_N30
\Hum|Data_H_REG~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Data_H_REG~1_combout\ = (\Hum|shet\(5) & ((\Hum|shet\(3)) # (!\Hum|Data_H_REG~regout\))) # (!\Hum|shet\(5) & (!\Hum|Data_H_REG~regout\ & \Hum|shet\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|shet\(5),
	datac => \Hum|Data_H_REG~regout\,
	datad => \Hum|shet\(3),
	combout => \Hum|Data_H_REG~1_combout\);

-- Location: LCCOMB_X15_Y13_N8
\Hum|Data_H_REG~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Data_H_REG~2_combout\ = (!\Hum|Equal0~0_combout\ & ((\Hum|Data_H_REG~0_combout\ & (!\Hum|Data_H_REG~1_combout\)) # (!\Hum|Data_H_REG~0_combout\ & ((\Hum|Data_H_REG~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Data_H_REG~0_combout\,
	datab => \Hum|Data_H_REG~1_combout\,
	datac => \Hum|Data_H_REG~regout\,
	datad => \Hum|Equal0~0_combout\,
	combout => \Hum|Data_H_REG~2_combout\);

-- Location: LCFF_X15_Y13_N9
\Hum|Data_H_REG\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|Data_H_REG~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|Data_H_REG~regout\);

-- Location: LCCOMB_X15_Y13_N2
\Hum|Data_H_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|Data_H_write~0_combout\ = (\Hum|Equal0~0_combout\) # ((\Hum|Data_H_write~regout\ & ((\Hum|mstate.001~regout\) # (!\Hum|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal6~3_combout\,
	datab => \Hum|mstate.001~regout\,
	datac => \Hum|Data_H_write~regout\,
	datad => \Hum|Equal0~0_combout\,
	combout => \Hum|Data_H_write~0_combout\);

-- Location: LCFF_X15_Y13_N3
\Hum|Data_H_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|Data_H_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|Data_H_write~regout\);

-- Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key0,
	combout => \key0~combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk50M~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk50M,
	combout => \clk50M~combout\);

-- Location: LCCOMB_X21_Y7_N0
\FGD|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~0_combout\ = \FGD|i\(0) $ (VCC)
-- \FGD|Add0~1\ = CARRY(\FGD|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(0),
	datad => VCC,
	combout => \FGD|Add0~0_combout\,
	cout => \FGD|Add0~1\);

-- Location: LCCOMB_X21_Y7_N2
\FGD|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~2_combout\ = (\FGD|i\(1) & (!\FGD|Add0~1\)) # (!\FGD|i\(1) & ((\FGD|Add0~1\) # (GND)))
-- \FGD|Add0~3\ = CARRY((!\FGD|Add0~1\) # (!\FGD|i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(1),
	datad => VCC,
	cin => \FGD|Add0~1\,
	combout => \FGD|Add0~2_combout\,
	cout => \FGD|Add0~3\);

-- Location: LCFF_X21_Y7_N3
\FGD|i[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(1));

-- Location: LCCOMB_X21_Y7_N4
\FGD|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~4_combout\ = (\FGD|i\(2) & (\FGD|Add0~3\ $ (GND))) # (!\FGD|i\(2) & (!\FGD|Add0~3\ & VCC))
-- \FGD|Add0~5\ = CARRY((\FGD|i\(2) & !\FGD|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(2),
	datad => VCC,
	cin => \FGD|Add0~3\,
	combout => \FGD|Add0~4_combout\,
	cout => \FGD|Add0~5\);

-- Location: LCFF_X21_Y7_N5
\FGD|i[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(2));

-- Location: LCCOMB_X21_Y7_N6
\FGD|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~6_combout\ = (\FGD|i\(3) & (!\FGD|Add0~5\)) # (!\FGD|i\(3) & ((\FGD|Add0~5\) # (GND)))
-- \FGD|Add0~7\ = CARRY((!\FGD|Add0~5\) # (!\FGD|i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(3),
	datad => VCC,
	cin => \FGD|Add0~5\,
	combout => \FGD|Add0~6_combout\,
	cout => \FGD|Add0~7\);

-- Location: LCCOMB_X21_Y7_N8
\FGD|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~8_combout\ = (\FGD|i\(4) & (\FGD|Add0~7\ $ (GND))) # (!\FGD|i\(4) & (!\FGD|Add0~7\ & VCC))
-- \FGD|Add0~9\ = CARRY((\FGD|i\(4) & !\FGD|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(4),
	datad => VCC,
	cin => \FGD|Add0~7\,
	combout => \FGD|Add0~8_combout\,
	cout => \FGD|Add0~9\);

-- Location: LCCOMB_X24_Y7_N6
\FGD|i~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~1_combout\ = (\FGD|Add0~8_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datac => \FGD|Add0~8_combout\,
	datad => \FGD|Equal0~4_combout\,
	combout => \FGD|i~1_combout\);

-- Location: LCFF_X24_Y7_N7
\FGD|i[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(4));

-- Location: LCCOMB_X21_Y7_N10
\FGD|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~10_combout\ = (\FGD|i\(5) & (!\FGD|Add0~9\)) # (!\FGD|i\(5) & ((\FGD|Add0~9\) # (GND)))
-- \FGD|Add0~11\ = CARRY((!\FGD|Add0~9\) # (!\FGD|i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(5),
	datad => VCC,
	cin => \FGD|Add0~9\,
	combout => \FGD|Add0~10_combout\,
	cout => \FGD|Add0~11\);

-- Location: LCCOMB_X21_Y7_N12
\FGD|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~12_combout\ = (\FGD|i\(6) & (\FGD|Add0~11\ $ (GND))) # (!\FGD|i\(6) & (!\FGD|Add0~11\ & VCC))
-- \FGD|Add0~13\ = CARRY((\FGD|i\(6) & !\FGD|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(6),
	datad => VCC,
	cin => \FGD|Add0~11\,
	combout => \FGD|Add0~12_combout\,
	cout => \FGD|Add0~13\);

-- Location: LCCOMB_X24_Y7_N4
\FGD|i~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~2_combout\ = (\FGD|Add0~12_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datac => \FGD|Add0~12_combout\,
	datad => \FGD|Equal0~4_combout\,
	combout => \FGD|i~2_combout\);

-- Location: LCFF_X24_Y7_N5
\FGD|i[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(6));

-- Location: LCCOMB_X21_Y7_N14
\FGD|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~14_combout\ = (\FGD|i\(7) & (!\FGD|Add0~13\)) # (!\FGD|i\(7) & ((\FGD|Add0~13\) # (GND)))
-- \FGD|Add0~15\ = CARRY((!\FGD|Add0~13\) # (!\FGD|i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(7),
	datad => VCC,
	cin => \FGD|Add0~13\,
	combout => \FGD|Add0~14_combout\,
	cout => \FGD|Add0~15\);

-- Location: LCFF_X21_Y7_N15
\FGD|i[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(7));

-- Location: LCCOMB_X21_Y7_N16
\FGD|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~16_combout\ = (\FGD|i\(8) & (\FGD|Add0~15\ $ (GND))) # (!\FGD|i\(8) & (!\FGD|Add0~15\ & VCC))
-- \FGD|Add0~17\ = CARRY((\FGD|i\(8) & !\FGD|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(8),
	datad => VCC,
	cin => \FGD|Add0~15\,
	combout => \FGD|Add0~16_combout\,
	cout => \FGD|Add0~17\);

-- Location: LCCOMB_X22_Y7_N8
\FGD|i~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~3_combout\ = (\FGD|Add0~16_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datab => \FGD|Add0~16_combout\,
	datac => \FGD|Equal0~4_combout\,
	combout => \FGD|i~3_combout\);

-- Location: LCFF_X22_Y7_N9
\FGD|i[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(8));

-- Location: LCCOMB_X21_Y7_N18
\FGD|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Add0~18_combout\ = (\FGD|i\(9) & (!\FGD|Add0~17\)) # (!\FGD|i\(9) & ((\FGD|Add0~17\) # (GND)))
-- \FGD|Add0~19\ = CARRY((!\FGD|Add0~17\) # (!\FGD|i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FGD|i\(9),
	datad => VCC,
	cin => \FGD|Add0~17\,
	combout => \FGD|Add0~18_combout\,
	cout => \FGD|Add0~19\);

-- Location: LCCOMB_X22_Y7_N10
\FGD|i~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~4_combout\ = (\FGD|Add0~18_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datab => \FGD|Add0~18_combout\,
	datac => \FGD|Equal0~4_combout\,
	combout => \FGD|i~4_combout\);

-- Location: LCFF_X22_Y7_N11
\FGD|i[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(9));

-- Location: LCFF_X21_Y7_N23
\FGD|i[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(11));

-- Location: LCCOMB_X22_Y7_N20
\FGD|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~2_combout\ = (!\FGD|i\(10) & (!\FGD|i\(11) & (\FGD|i\(8) & \FGD|i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(10),
	datab => \FGD|i\(11),
	datac => \FGD|i\(8),
	datad => \FGD|i\(9),
	combout => \FGD|Equal0~2_combout\);

-- Location: LCFF_X21_Y7_N7
\FGD|i[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(3));

-- Location: LCCOMB_X24_Y7_N8
\FGD|i~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|i~0_combout\ = (\FGD|Add0~0_combout\ & ((!\FGD|Equal0~4_combout\) # (!\FGD|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datac => \FGD|Add0~0_combout\,
	datad => \FGD|Equal0~4_combout\,
	combout => \FGD|i~0_combout\);

-- Location: LCFF_X24_Y7_N9
\FGD|i[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|i~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(0));

-- Location: LCCOMB_X20_Y7_N16
\FGD|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~0_combout\ = (!\FGD|i\(1) & (!\FGD|i\(3) & (!\FGD|i\(0) & !\FGD|i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(1),
	datab => \FGD|i\(3),
	datac => \FGD|i\(0),
	datad => \FGD|i\(2),
	combout => \FGD|Equal0~0_combout\);

-- Location: LCFF_X21_Y7_N11
\FGD|i[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \FGD|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|i\(5));

-- Location: LCCOMB_X24_Y7_N2
\FGD|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~1_combout\ = (\FGD|i\(6) & (!\FGD|i\(5) & (!\FGD|i\(7) & \FGD|i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|i\(6),
	datab => \FGD|i\(5),
	datac => \FGD|i\(7),
	datad => \FGD|i\(4),
	combout => \FGD|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y7_N0
\FGD|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|Equal0~4_combout\ = (\FGD|Equal0~3_combout\ & (\FGD|Equal0~2_combout\ & (\FGD|Equal0~0_combout\ & \FGD|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~3_combout\,
	datab => \FGD|Equal0~2_combout\,
	datac => \FGD|Equal0~0_combout\,
	datad => \FGD|Equal0~1_combout\,
	combout => \FGD|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y7_N30
\FGD|clk1hz~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \FGD|clk1hz~0_combout\ = \FGD|clk1hz~regout\ $ (((\FGD|Equal0~9_combout\ & \FGD|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FGD|Equal0~9_combout\,
	datac => \FGD|clk1hz~regout\,
	datad => \FGD|Equal0~4_combout\,
	combout => \FGD|clk1hz~0_combout\);

-- Location: LCFF_X24_Y7_N31
\FGD|clk1hz\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~combout\,
	datain => \FGD|clk1hz~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \FGD|clk1hz~regout\);

-- Location: CLKCTRL_G2
\clk50M~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk50M~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk50M~clkctrl_outclk\);

-- Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SSEL~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SSEL,
	combout => \SSEL~combout\);

-- Location: LCFF_X12_Y12_N9
\SPI_MODULE|SSELr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SSEL~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SSELr\(0));

-- Location: LCFF_X9_Y12_N3
\SPI_MODULE|SSELr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|SSELr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SSELr\(1));

-- Location: LCFF_X9_Y12_N29
\SPI_MODULE|SSELr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|SSELr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SSELr\(2));

-- Location: LCCOMB_X10_Y12_N28
\Hum|HYM~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~3_combout\ = (\Hum|HYM\(36) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(36),
	datac => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~3_combout\);

-- Location: LCCOMB_X14_Y13_N16
\Hum|HYM[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM[31]~1_combout\ = (\Hum|Equal0~0_combout\) # ((\Hum|mstate.010~regout\ & ((\Hum|always2~7_combout\) # (!\Hum|always2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|always2~2_combout\,
	datab => \Hum|mstate.010~regout\,
	datac => \Hum|Equal0~0_combout\,
	datad => \Hum|always2~7_combout\,
	combout => \Hum|HYM[31]~1_combout\);

-- Location: LCFF_X10_Y12_N29
\Hum|HYM[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~3_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(37));

-- Location: LCCOMB_X9_Y12_N24
\Hum|HYM2[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[37]~feeder_combout\ = \Hum|HYM\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(37),
	combout => \Hum|HYM2[37]~feeder_combout\);

-- Location: LCFF_X18_Y13_N13
\Hum|shet[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|shet[6]~32_combout\,
	sclr => \Hum|shet[10]~41_combout\,
	ena => \Hum|shet[10]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|shet\(6));

-- Location: LCCOMB_X17_Y13_N2
\Hum|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~1_combout\ = ((\Hum|shet\(6)) # (\Hum|data_rec\(1))) # (!\Hum|data_rec\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|data_rec\(2),
	datac => \Hum|shet\(6),
	datad => \Hum|data_rec\(1),
	combout => \Hum|always2~1_combout\);

-- Location: LCCOMB_X17_Y13_N20
\Hum|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~0_combout\ = (\Hum|shet\(5) & (((\Hum|shet\(4)) # (\Hum|shet\(3))) # (!\Hum|LessThan3~0_combout\))) # (!\Hum|shet\(5) & (!\Hum|shet\(4) & ((\Hum|LessThan3~0_combout\) # (!\Hum|shet\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|LessThan3~0_combout\,
	datab => \Hum|shet\(5),
	datac => \Hum|shet\(4),
	datad => \Hum|shet\(3),
	combout => \Hum|always2~0_combout\);

-- Location: LCCOMB_X15_Y13_N4
\Hum|always2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|always2~2_combout\ = (\Hum|Equal5~1_combout\) # (((\Hum|always2~1_combout\) # (\Hum|always2~0_combout\)) # (!\Hum|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|Equal5~1_combout\,
	datab => \Hum|LessThan4~0_combout\,
	datac => \Hum|always2~1_combout\,
	datad => \Hum|always2~0_combout\,
	combout => \Hum|always2~2_combout\);

-- Location: LCCOMB_X15_Y13_N28
\Hum|HYM2[39]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[39]~1_combout\ = (\Hum|LessThan4~3_combout\ & \Hum|mstate.010~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hum|LessThan4~3_combout\,
	datad => \Hum|mstate.010~regout\,
	combout => \Hum|HYM2[39]~1_combout\);

-- Location: LCCOMB_X13_Y12_N16
\Hum|HYM2[39]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[39]~2_combout\ = (\Hum|HYM2[39]~0_combout\ & (\Hum|always2~2_combout\ & (\Hum|HYM2[39]~1_combout\ & !\Hum|always2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM2[39]~0_combout\,
	datab => \Hum|always2~2_combout\,
	datac => \Hum|HYM2[39]~1_combout\,
	datad => \Hum|always2~7_combout\,
	combout => \Hum|HYM2[39]~2_combout\);

-- Location: LCFF_X9_Y12_N25
\Hum|HYM2[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[37]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(37));

-- Location: LCCOMB_X10_Y12_N2
\Hum|HYM~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~10_combout\ = (\Hum|HYM\(29) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(29),
	datac => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~10_combout\);

-- Location: LCFF_X10_Y12_N3
\Hum|HYM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~10_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(30));

-- Location: LCCOMB_X10_Y12_N16
\Hum|HYM~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~9_combout\ = (\Hum|HYM\(30) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(30),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~9_combout\);

-- Location: LCFF_X10_Y12_N17
\Hum|HYM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~9_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(31));

-- Location: LCFF_X9_Y12_N7
\Hum|HYM2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(31),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(31));

-- Location: LCCOMB_X10_Y12_N14
\Hum|HYM~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~16_combout\ = (\Hum|HYM\(23) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM\(23),
	datac => \Hum|protocol\(2),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~16_combout\);

-- Location: LCFF_X10_Y12_N15
\Hum|HYM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~16_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(24));

-- Location: LCCOMB_X10_Y12_N20
\Hum|HYM~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~15_combout\ = (\Hum|HYM\(24) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(24),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~15_combout\);

-- Location: LCFF_X10_Y12_N21
\Hum|HYM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~15_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(25));

-- Location: LCCOMB_X10_Y12_N10
\Hum|HYM~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~14_combout\ = (\Hum|HYM\(25) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(25),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~14_combout\);

-- Location: LCFF_X10_Y12_N11
\Hum|HYM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~14_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(26));

-- Location: LCCOMB_X10_Y12_N8
\Hum|HYM~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~13_combout\ = (\Hum|HYM\(26) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(26),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~13_combout\);

-- Location: LCFF_X10_Y12_N9
\Hum|HYM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~13_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(27));

-- Location: LCCOMB_X10_Y12_N22
\Hum|HYM~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~12_combout\ = (\Hum|HYM\(27) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(27),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~12_combout\);

-- Location: LCFF_X10_Y12_N23
\Hum|HYM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~12_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(28));

-- Location: LCCOMB_X7_Y12_N14
\Hum|HYM2[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[28]~feeder_combout\ = \Hum|HYM\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(28),
	combout => \Hum|HYM2[28]~feeder_combout\);

-- Location: LCFF_X7_Y12_N15
\Hum|HYM2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[28]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(28));

-- Location: LCCOMB_X7_Y12_N8
\SPI_MODULE|HYM_send~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~12_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(27))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(28)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|HYM_send\(27),
	datab => \SPI_MODULE|SSELr\(1),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \Hum|HYM2\(28),
	combout => \SPI_MODULE|HYM_send~12_combout\);

-- Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SCK,
	combout => \SCK~combout\);

-- Location: LCFF_X12_Y12_N11
\SPI_MODULE|SCKr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SCK~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SCKr\(0));

-- Location: LCFF_X9_Y12_N19
\SPI_MODULE|SCKr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|SCKr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SCKr\(1));

-- Location: LCCOMB_X9_Y12_N28
\SPI_MODULE|HYM_send[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send[0]~1_combout\ = (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2)) # ((\SPI_MODULE|SCKr\(2) & !\SPI_MODULE|SCKr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SCKr\(2),
	datab => \SPI_MODULE|SCKr\(1),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|HYM_send[0]~1_combout\);

-- Location: LCFF_X7_Y12_N9
\SPI_MODULE|HYM_send[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~12_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(28));

-- Location: LCCOMB_X7_Y12_N22
\SPI_MODULE|HYM_send~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~11_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(28))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(29))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|HYM2\(29),
	datab => \SPI_MODULE|SSELr\(1),
	datac => \SPI_MODULE|SSELr\(2),
	datad => \SPI_MODULE|HYM_send\(28),
	combout => \SPI_MODULE|HYM_send~11_combout\);

-- Location: LCFF_X7_Y12_N23
\SPI_MODULE|HYM_send[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~11_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(29));

-- Location: LCCOMB_X9_Y12_N22
\Hum|HYM2[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[30]~feeder_combout\ = \Hum|HYM\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(30),
	combout => \Hum|HYM2[30]~feeder_combout\);

-- Location: LCFF_X9_Y12_N23
\Hum|HYM2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[30]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(30));

-- Location: LCCOMB_X7_Y12_N20
\SPI_MODULE|HYM_send~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~10_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(29))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(30)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(29),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(30),
	combout => \SPI_MODULE|HYM_send~10_combout\);

-- Location: LCFF_X7_Y12_N21
\SPI_MODULE|HYM_send[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~10_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(30));

-- Location: LCCOMB_X7_Y12_N2
\SPI_MODULE|HYM_send~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~9_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|HYM_send\(30)))) # (!\SPI_MODULE|SSELr\(1) & (\Hum|HYM2\(31))))) # (!\SPI_MODULE|SSELr\(2) & (((\SPI_MODULE|HYM_send\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \Hum|HYM2\(31),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \SPI_MODULE|HYM_send\(30),
	combout => \SPI_MODULE|HYM_send~9_combout\);

-- Location: LCFF_X7_Y12_N3
\SPI_MODULE|HYM_send[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~9_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(31));

-- Location: LCCOMB_X10_Y12_N30
\Hum|HYM~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~8_combout\ = (\Hum|HYM\(31) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(31),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~8_combout\);

-- Location: LCFF_X10_Y12_N31
\Hum|HYM[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~8_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(32));

-- Location: LCFF_X9_Y12_N1
\Hum|HYM2[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(32),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(32));

-- Location: LCCOMB_X7_Y12_N16
\SPI_MODULE|HYM_send~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~8_combout\ = (\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(31))) # (!\SPI_MODULE|SSELr\(1) & ((\Hum|HYM2\(32)))))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(2),
	datab => \SPI_MODULE|HYM_send\(31),
	datac => \SPI_MODULE|SSELr\(1),
	datad => \Hum|HYM2\(32),
	combout => \SPI_MODULE|HYM_send~8_combout\);

-- Location: LCFF_X7_Y12_N17
\SPI_MODULE|HYM_send[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~8_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(32));

-- Location: LCCOMB_X10_Y12_N4
\Hum|HYM~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~7_combout\ = (\Hum|HYM\(32) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(32),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~7_combout\);

-- Location: LCFF_X10_Y12_N5
\Hum|HYM[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~7_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(33));

-- Location: LCCOMB_X9_Y12_N10
\Hum|HYM2[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[33]~feeder_combout\ = \Hum|HYM\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(33),
	combout => \Hum|HYM2[33]~feeder_combout\);

-- Location: LCFF_X9_Y12_N11
\Hum|HYM2[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[33]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(33));

-- Location: LCCOMB_X8_Y12_N30
\SPI_MODULE|HYM_send~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~7_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(32))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(33)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(32),
	datac => \Hum|HYM2\(33),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~7_combout\);

-- Location: LCFF_X8_Y12_N31
\SPI_MODULE|HYM_send[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~7_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(33));

-- Location: LCCOMB_X10_Y12_N26
\Hum|HYM~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~6_combout\ = (\Hum|HYM\(33) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(2),
	datac => \Hum|HYM\(33),
	datad => \Hum|protocol\(1),
	combout => \Hum|HYM~6_combout\);

-- Location: LCFF_X10_Y12_N27
\Hum|HYM[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~6_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(34));

-- Location: LCFF_X9_Y12_N13
\Hum|HYM2[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(34),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(34));

-- Location: LCCOMB_X8_Y12_N28
\SPI_MODULE|HYM_send~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~6_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(33))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(34)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(33),
	datac => \Hum|HYM2\(34),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~6_combout\);

-- Location: LCFF_X8_Y12_N29
\SPI_MODULE|HYM_send[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~6_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(34));

-- Location: LCCOMB_X10_Y12_N0
\Hum|HYM~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~5_combout\ = (\Hum|HYM\(34) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datac => \Hum|protocol\(2),
	datad => \Hum|HYM\(34),
	combout => \Hum|HYM~5_combout\);

-- Location: LCFF_X10_Y12_N1
\Hum|HYM[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~5_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(35));

-- Location: LCFF_X9_Y12_N27
\Hum|HYM2[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Hum|HYM\(35),
	sload => VCC,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(35));

-- Location: LCCOMB_X8_Y12_N18
\SPI_MODULE|HYM_send~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~5_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(34))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(35)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(34),
	datac => \Hum|HYM2\(35),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~5_combout\);

-- Location: LCFF_X8_Y12_N19
\SPI_MODULE|HYM_send[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~5_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(35));

-- Location: LCCOMB_X10_Y12_N6
\Hum|HYM~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~4_combout\ = (\Hum|HYM\(35) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(35),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~4_combout\);

-- Location: LCFF_X10_Y12_N7
\Hum|HYM[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~4_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(36));

-- Location: LCCOMB_X9_Y12_N16
\Hum|HYM2[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[36]~feeder_combout\ = \Hum|HYM\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(36),
	combout => \Hum|HYM2[36]~feeder_combout\);

-- Location: LCFF_X9_Y12_N17
\Hum|HYM2[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[36]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(36));

-- Location: LCCOMB_X8_Y12_N24
\SPI_MODULE|HYM_send~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~4_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(35))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(36)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(35),
	datac => \Hum|HYM2\(36),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~4_combout\);

-- Location: LCFF_X8_Y12_N25
\SPI_MODULE|HYM_send[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~4_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(36));

-- Location: LCCOMB_X8_Y12_N14
\SPI_MODULE|HYM_send~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~3_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(36))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & (\Hum|HYM2\(37))) # (!\SPI_MODULE|SSELr\(2) & ((\SPI_MODULE|HYM_send\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \Hum|HYM2\(37),
	datac => \SPI_MODULE|HYM_send\(36),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~3_combout\);

-- Location: LCFF_X8_Y12_N15
\SPI_MODULE|HYM_send[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~3_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(37));

-- Location: LCCOMB_X10_Y12_N18
\Hum|HYM~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~2_combout\ = (\Hum|HYM\(37) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(37),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~2_combout\);

-- Location: LCFF_X10_Y12_N19
\Hum|HYM[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~2_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(38));

-- Location: LCCOMB_X9_Y12_N30
\Hum|HYM2[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[38]~feeder_combout\ = \Hum|HYM\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(38),
	combout => \Hum|HYM2[38]~feeder_combout\);

-- Location: LCFF_X9_Y12_N31
\Hum|HYM2[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[38]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(38));

-- Location: LCCOMB_X8_Y12_N26
\SPI_MODULE|HYM_send~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~2_combout\ = (\SPI_MODULE|SSELr\(1) & (((\SPI_MODULE|HYM_send\(37))))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(38)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|SSELr\(2),
	datac => \SPI_MODULE|HYM_send\(37),
	datad => \Hum|HYM2\(38),
	combout => \SPI_MODULE|HYM_send~2_combout\);

-- Location: LCFF_X8_Y12_N27
\SPI_MODULE|HYM_send[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~2_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(38));

-- Location: LCCOMB_X10_Y12_N24
\Hum|HYM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM~0_combout\ = (\Hum|HYM\(38) & ((\Hum|protocol\(2)) # (!\Hum|protocol\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hum|protocol\(1),
	datab => \Hum|HYM\(38),
	datac => \Hum|protocol\(2),
	combout => \Hum|HYM~0_combout\);

-- Location: LCFF_X10_Y12_N25
\Hum|HYM[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM~0_combout\,
	ena => \Hum|HYM[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM\(39));

-- Location: LCCOMB_X9_Y12_N14
\Hum|HYM2[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Hum|HYM2[39]~feeder_combout\ = \Hum|HYM\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Hum|HYM\(39),
	combout => \Hum|HYM2[39]~feeder_combout\);

-- Location: LCFF_X9_Y12_N15
\Hum|HYM2[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	datain => \Hum|HYM2[39]~feeder_combout\,
	ena => \Hum|HYM2[39]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|HYM2\(39));

-- Location: LCCOMB_X8_Y12_N22
\SPI_MODULE|HYM_send~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|HYM_send~0_combout\ = (\SPI_MODULE|SSELr\(1) & (\SPI_MODULE|HYM_send\(38))) # (!\SPI_MODULE|SSELr\(1) & ((\SPI_MODULE|SSELr\(2) & ((\Hum|HYM2\(39)))) # (!\SPI_MODULE|SSELr\(2) & (\SPI_MODULE|HYM_send\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SSELr\(1),
	datab => \SPI_MODULE|HYM_send\(38),
	datac => \Hum|HYM2\(39),
	datad => \SPI_MODULE|SSELr\(2),
	combout => \SPI_MODULE|HYM_send~0_combout\);

-- Location: LCFF_X8_Y12_N23
\SPI_MODULE|HYM_send[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|HYM_send~0_combout\,
	ena => \SPI_MODULE|HYM_send[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|HYM_send\(39));

-- Location: LCCOMB_X21_Y10_N8
\STPS|angle_current[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[0]~11_combout\ = \STPS|angle_current\(0) $ (VCC)
-- \STPS|angle_current[0]~12\ = CARRY(\STPS|angle_current\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \STPS|angle_current\(0),
	datad => VCC,
	combout => \STPS|angle_current[0]~11_combout\,
	cout => \STPS|angle_current[0]~12\);

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MOSI~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MOSI,
	combout => \MOSI~combout\);

-- Location: LCCOMB_X22_Y11_N26
\SPI_MODULE|MOSIr[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|MOSIr[0]~feeder_combout\ = \MOSI~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MOSI~combout\,
	combout => \SPI_MODULE|MOSIr[0]~feeder_combout\);

-- Location: LCFF_X22_Y11_N27
\SPI_MODULE|MOSIr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|MOSIr[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|MOSIr\(0));

-- Location: LCCOMB_X22_Y11_N24
\SPI_MODULE|MOSIr[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|MOSIr[1]~feeder_combout\ = \SPI_MODULE|MOSIr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|MOSIr\(0),
	combout => \SPI_MODULE|MOSIr[1]~feeder_combout\);

-- Location: LCFF_X22_Y11_N25
\SPI_MODULE|MOSIr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|MOSIr[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|MOSIr\(1));

-- Location: LCCOMB_X21_Y11_N6
\SPI_MODULE|byte_data_received[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[0]~feeder_combout\ = \SPI_MODULE|MOSIr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|MOSIr\(1),
	combout => \SPI_MODULE|byte_data_received[0]~feeder_combout\);

-- Location: LCFF_X9_Y12_N21
\SPI_MODULE|SCKr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|SCKr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|SCKr\(2));

-- Location: LCCOMB_X9_Y12_N8
\SPI_MODULE|byte_data_received[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[7]~0_combout\ = (\SPI_MODULE|SCKr\(1) & (!\SPI_MODULE|SCKr\(2) & !\SPI_MODULE|SSELr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_MODULE|SCKr\(1),
	datac => \SPI_MODULE|SCKr\(2),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|byte_data_received[7]~0_combout\);

-- Location: LCFF_X21_Y11_N7
\SPI_MODULE|byte_data_received[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_data_received[0]~feeder_combout\,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(0));

-- Location: LCFF_X21_Y11_N5
\SPI_MODULE|byte_data_received[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(0),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(1));

-- Location: LCFF_X21_Y11_N3
\SPI_MODULE|byte_data_received[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(1),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(2));

-- Location: LCFF_X21_Y11_N9
\SPI_MODULE|byte_data_received[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(2),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(3));

-- Location: LCFF_X19_Y10_N5
\SPI_MODULE|byte_data_received[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(3),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(4));

-- Location: LCCOMB_X19_Y10_N24
\SPI_MODULE|byte_data_received[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[5]~feeder_combout\ = \SPI_MODULE|byte_data_received\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(4),
	combout => \SPI_MODULE|byte_data_received[5]~feeder_combout\);

-- Location: LCFF_X19_Y10_N25
\SPI_MODULE|byte_data_received[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_data_received[5]~feeder_combout\,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(5));

-- Location: LCFF_X19_Y10_N31
\SPI_MODULE|byte_data_received[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(5),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(6));

-- Location: LCCOMB_X19_Y10_N20
\SPI_MODULE|byte_data_received[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[7]~feeder_combout\ = \SPI_MODULE|byte_data_received\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(6),
	combout => \SPI_MODULE|byte_data_received[7]~feeder_combout\);

-- Location: LCFF_X19_Y10_N21
\SPI_MODULE|byte_data_received[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_data_received[7]~feeder_combout\,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(7));

-- Location: LCFF_X19_Y10_N11
\SPI_MODULE|byte_data_received[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(7),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(8));

-- Location: LCFF_X19_Y10_N19
\SPI_MODULE|byte_data_received[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(8),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(9));

-- Location: LCFF_X19_Y10_N27
\SPI_MODULE|byte_data_received[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(9),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(10));

-- Location: LCCOMB_X19_Y10_N6
\SPI_MODULE|byte_data_received[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[11]~feeder_combout\ = \SPI_MODULE|byte_data_received\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(10),
	combout => \SPI_MODULE|byte_data_received[11]~feeder_combout\);

-- Location: LCFF_X19_Y10_N7
\SPI_MODULE|byte_data_received[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_data_received[11]~feeder_combout\,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(11));

-- Location: LCFF_X19_Y10_N1
\SPI_MODULE|byte_data_received[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(11),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(12));

-- Location: LCFF_X19_Y10_N3
\SPI_MODULE|byte_data_received[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(12),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(13));

-- Location: LCCOMB_X19_Y10_N16
\SPI_MODULE|byte_data_received[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_data_received[14]~feeder_combout\ = \SPI_MODULE|byte_data_received\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_MODULE|byte_data_received\(13),
	combout => \SPI_MODULE|byte_data_received[14]~feeder_combout\);

-- Location: LCFF_X19_Y10_N17
\SPI_MODULE|byte_data_received[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_data_received[14]~feeder_combout\,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(14));

-- Location: LCFF_X19_Y10_N29
\SPI_MODULE|byte_data_received[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(14),
	sload => VCC,
	ena => \SPI_MODULE|byte_data_received[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_data_received\(15));

-- Location: LCCOMB_X19_Y10_N28
\p_w_m|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~1_combout\ = (!\SPI_MODULE|byte_data_received\(14) & !\SPI_MODULE|byte_data_received\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|byte_data_received\(14),
	datac => \SPI_MODULE|byte_data_received\(15),
	combout => \p_w_m|Decoder0~1_combout\);

-- Location: LCCOMB_X9_Y12_N18
\SPI_MODULE|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|Equal0~0_combout\ = (!\SPI_MODULE|SCKr\(2) & \SPI_MODULE|SCKr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|SCKr\(2),
	datac => \SPI_MODULE|SCKr\(1),
	combout => \SPI_MODULE|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y12_N2
\SPI_MODULE|bitcnt[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[1]~9_combout\ = (\SPI_MODULE|bitcnt\(1) & (!\SPI_MODULE|bitcnt[0]~8\)) # (!\SPI_MODULE|bitcnt\(1) & ((\SPI_MODULE|bitcnt[0]~8\) # (GND)))
-- \SPI_MODULE|bitcnt[1]~10\ = CARRY((!\SPI_MODULE|bitcnt[0]~8\) # (!\SPI_MODULE|bitcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_MODULE|bitcnt\(1),
	datad => VCC,
	cin => \SPI_MODULE|bitcnt[0]~8\,
	combout => \SPI_MODULE|bitcnt[1]~9_combout\,
	cout => \SPI_MODULE|bitcnt[1]~10\);

-- Location: LCFF_X8_Y12_N3
\SPI_MODULE|bitcnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[1]~9_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(1));

-- Location: LCCOMB_X8_Y12_N4
\SPI_MODULE|bitcnt[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[2]~11_combout\ = (\SPI_MODULE|bitcnt\(2) & (\SPI_MODULE|bitcnt[1]~10\ $ (GND))) # (!\SPI_MODULE|bitcnt\(2) & (!\SPI_MODULE|bitcnt[1]~10\ & VCC))
-- \SPI_MODULE|bitcnt[2]~12\ = CARRY((\SPI_MODULE|bitcnt\(2) & !\SPI_MODULE|bitcnt[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_MODULE|bitcnt\(2),
	datad => VCC,
	cin => \SPI_MODULE|bitcnt[1]~10\,
	combout => \SPI_MODULE|bitcnt[2]~11_combout\,
	cout => \SPI_MODULE|bitcnt[2]~12\);

-- Location: LCFF_X8_Y12_N5
\SPI_MODULE|bitcnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[2]~11_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(2));

-- Location: LCCOMB_X8_Y12_N8
\SPI_MODULE|bitcnt[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|bitcnt[4]~15_combout\ = (\SPI_MODULE|bitcnt\(4) & (\SPI_MODULE|bitcnt[3]~14\ $ (GND))) # (!\SPI_MODULE|bitcnt\(4) & (!\SPI_MODULE|bitcnt[3]~14\ & VCC))
-- \SPI_MODULE|bitcnt[4]~16\ = CARRY((\SPI_MODULE|bitcnt\(4) & !\SPI_MODULE|bitcnt[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_MODULE|bitcnt\(4),
	datad => VCC,
	cin => \SPI_MODULE|bitcnt[3]~14\,
	combout => \SPI_MODULE|bitcnt[4]~15_combout\,
	cout => \SPI_MODULE|bitcnt[4]~16\);

-- Location: LCFF_X8_Y12_N9
\SPI_MODULE|bitcnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[4]~15_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(4));

-- Location: LCFF_X8_Y12_N11
\SPI_MODULE|bitcnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|bitcnt[5]~17_combout\,
	sclr => \SPI_MODULE|SSELr\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|bitcnt\(5));

-- Location: LCCOMB_X8_Y12_N20
\SPI_MODULE|byte_received~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_received~1_combout\ = (\SPI_MODULE|bitcnt\(3) & (!\SPI_MODULE|bitcnt\(4) & (\SPI_MODULE|bitcnt\(2) & \SPI_MODULE|bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|bitcnt\(3),
	datab => \SPI_MODULE|bitcnt\(4),
	datac => \SPI_MODULE|bitcnt\(2),
	datad => \SPI_MODULE|bitcnt\(1),
	combout => \SPI_MODULE|byte_received~1_combout\);

-- Location: LCCOMB_X9_Y12_N20
\SPI_MODULE|byte_received~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_received~0_combout\ = (\SPI_MODULE|bitcnt\(0) & (\SPI_MODULE|SCKr\(1) & (!\SPI_MODULE|SCKr\(2) & !\SPI_MODULE|SSELr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|bitcnt\(0),
	datab => \SPI_MODULE|SCKr\(1),
	datac => \SPI_MODULE|SCKr\(2),
	datad => \SPI_MODULE|SSELr\(1),
	combout => \SPI_MODULE|byte_received~0_combout\);

-- Location: LCCOMB_X8_Y12_N16
\SPI_MODULE|byte_received~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SPI_MODULE|byte_received~2_combout\ = (!\SPI_MODULE|bitcnt\(6) & (!\SPI_MODULE|bitcnt\(5) & (\SPI_MODULE|byte_received~1_combout\ & \SPI_MODULE|byte_received~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|bitcnt\(6),
	datab => \SPI_MODULE|bitcnt\(5),
	datac => \SPI_MODULE|byte_received~1_combout\,
	datad => \SPI_MODULE|byte_received~0_combout\,
	combout => \SPI_MODULE|byte_received~2_combout\);

-- Location: LCFF_X8_Y12_N17
\SPI_MODULE|byte_received\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \SPI_MODULE|byte_received~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SPI_MODULE|byte_received~regout\);

-- Location: LCCOMB_X19_Y10_N0
\p_w_m|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~0_combout\ = (!\SPI_MODULE|byte_data_received\(11) & (!\SPI_MODULE|byte_data_received\(13) & (!\SPI_MODULE|byte_data_received\(12) & \SPI_MODULE|byte_received~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MODULE|byte_data_received\(11),
	datab => \SPI_MODULE|byte_data_received\(13),
	datac => \SPI_MODULE|byte_data_received\(12),
	datad => \SPI_MODULE|byte_received~regout\,
	combout => \p_w_m|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y10_N8
\STPS|buffer4[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|buffer4[7]~1_combout\ = (\STPS|buffer4[7]~0_combout\ & (\p_w_m|Decoder0~1_combout\ & (!\SPI_MODULE|byte_data_received\(8) & \p_w_m|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4[7]~0_combout\,
	datab => \p_w_m|Decoder0~1_combout\,
	datac => \SPI_MODULE|byte_data_received\(8),
	datad => \p_w_m|Decoder0~0_combout\,
	combout => \STPS|buffer4[7]~1_combout\);

-- Location: LCFF_X22_Y10_N19
\STPS|buffer4[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(7),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(7));

-- Location: LCFF_X22_Y10_N15
\STPS|buffer4[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(5),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(5));

-- Location: LCCOMB_X22_Y10_N4
\STPS|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~1_cout\ = CARRY((\STPS|buffer4\(0) & !\STPS|angle_current\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(0),
	datab => \STPS|angle_current\(3),
	datad => VCC,
	cout => \STPS|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y10_N6
\STPS|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~3_cout\ = CARRY((\STPS|buffer4\(1) & (\STPS|angle_current\(4) & !\STPS|LessThan0~1_cout\)) # (!\STPS|buffer4\(1) & ((\STPS|angle_current\(4)) # (!\STPS|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(1),
	datab => \STPS|angle_current\(4),
	datad => VCC,
	cin => \STPS|LessThan0~1_cout\,
	cout => \STPS|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y10_N8
\STPS|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~5_cout\ = CARRY((\STPS|buffer4\(2) & ((!\STPS|LessThan0~3_cout\) # (!\STPS|angle_current\(5)))) # (!\STPS|buffer4\(2) & (!\STPS|angle_current\(5) & !\STPS|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(2),
	datab => \STPS|angle_current\(5),
	datad => VCC,
	cin => \STPS|LessThan0~3_cout\,
	cout => \STPS|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y10_N10
\STPS|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~7_cout\ = CARRY((\STPS|buffer4\(3) & (\STPS|angle_current\(6) & !\STPS|LessThan0~5_cout\)) # (!\STPS|buffer4\(3) & ((\STPS|angle_current\(6)) # (!\STPS|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(3),
	datab => \STPS|angle_current\(6),
	datad => VCC,
	cin => \STPS|LessThan0~5_cout\,
	cout => \STPS|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y10_N12
\STPS|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~9_cout\ = CARRY((\STPS|buffer4\(4) & ((!\STPS|LessThan0~7_cout\) # (!\STPS|angle_current\(7)))) # (!\STPS|buffer4\(4) & (!\STPS|angle_current\(7) & !\STPS|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(4),
	datab => \STPS|angle_current\(7),
	datad => VCC,
	cin => \STPS|LessThan0~7_cout\,
	cout => \STPS|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y10_N14
\STPS|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~11_cout\ = CARRY((\STPS|angle_current\(8) & ((!\STPS|LessThan0~9_cout\) # (!\STPS|buffer4\(5)))) # (!\STPS|angle_current\(8) & (!\STPS|buffer4\(5) & !\STPS|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(8),
	datab => \STPS|buffer4\(5),
	datad => VCC,
	cin => \STPS|LessThan0~9_cout\,
	cout => \STPS|LessThan0~11_cout\);

-- Location: LCCOMB_X22_Y10_N16
\STPS|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~13_cout\ = CARRY((\STPS|buffer4\(6) & ((!\STPS|LessThan0~11_cout\) # (!\STPS|angle_current\(9)))) # (!\STPS|buffer4\(6) & (!\STPS|angle_current\(9) & !\STPS|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(6),
	datab => \STPS|angle_current\(9),
	datad => VCC,
	cin => \STPS|LessThan0~11_cout\,
	cout => \STPS|LessThan0~13_cout\);

-- Location: LCCOMB_X22_Y10_N18
\STPS|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan0~14_combout\ = (\STPS|angle_current\(10) & (\STPS|LessThan0~13_cout\ & \STPS|buffer4\(7))) # (!\STPS|angle_current\(10) & ((\STPS|LessThan0~13_cout\) # (\STPS|buffer4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \STPS|angle_current\(10),
	datad => \STPS|buffer4\(7),
	cin => \STPS|LessThan0~13_cout\,
	combout => \STPS|LessThan0~14_combout\);

-- Location: LCFF_X22_Y10_N11
\STPS|buffer4[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(3),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(3));

-- Location: LCFF_X22_Y10_N7
\STPS|buffer4[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(1),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(1));

-- Location: LCCOMB_X21_Y10_N4
\STPS|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~0_combout\ = (!\STPS|angle_current\(2) & (!\STPS|angle_current\(0) & !\STPS|angle_current\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(2),
	datac => \STPS|angle_current\(0),
	datad => \STPS|angle_current\(1),
	combout => \STPS|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y10_N0
\STPS|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~1_cout\ = CARRY(!\STPS|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \STPS|Equal1~0_combout\,
	datad => VCC,
	cout => \STPS|LessThan1~1_cout\);

-- Location: LCCOMB_X24_Y10_N2
\STPS|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~3_cout\ = CARRY((\STPS|buffer4\(0) & ((!\STPS|LessThan1~1_cout\) # (!\STPS|angle_current\(3)))) # (!\STPS|buffer4\(0) & (!\STPS|angle_current\(3) & !\STPS|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(0),
	datab => \STPS|angle_current\(3),
	datad => VCC,
	cin => \STPS|LessThan1~1_cout\,
	cout => \STPS|LessThan1~3_cout\);

-- Location: LCCOMB_X24_Y10_N4
\STPS|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~5_cout\ = CARRY((\STPS|angle_current\(4) & ((!\STPS|LessThan1~3_cout\) # (!\STPS|buffer4\(1)))) # (!\STPS|angle_current\(4) & (!\STPS|buffer4\(1) & !\STPS|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(4),
	datab => \STPS|buffer4\(1),
	datad => VCC,
	cin => \STPS|LessThan1~3_cout\,
	cout => \STPS|LessThan1~5_cout\);

-- Location: LCCOMB_X24_Y10_N6
\STPS|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~7_cout\ = CARRY((\STPS|buffer4\(2) & ((!\STPS|LessThan1~5_cout\) # (!\STPS|angle_current\(5)))) # (!\STPS|buffer4\(2) & (!\STPS|angle_current\(5) & !\STPS|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(2),
	datab => \STPS|angle_current\(5),
	datad => VCC,
	cin => \STPS|LessThan1~5_cout\,
	cout => \STPS|LessThan1~7_cout\);

-- Location: LCCOMB_X24_Y10_N8
\STPS|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~9_cout\ = CARRY((\STPS|angle_current\(6) & ((!\STPS|LessThan1~7_cout\) # (!\STPS|buffer4\(3)))) # (!\STPS|angle_current\(6) & (!\STPS|buffer4\(3) & !\STPS|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(6),
	datab => \STPS|buffer4\(3),
	datad => VCC,
	cin => \STPS|LessThan1~7_cout\,
	cout => \STPS|LessThan1~9_cout\);

-- Location: LCCOMB_X24_Y10_N10
\STPS|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~11_cout\ = CARRY((\STPS|buffer4\(4) & ((!\STPS|LessThan1~9_cout\) # (!\STPS|angle_current\(7)))) # (!\STPS|buffer4\(4) & (!\STPS|angle_current\(7) & !\STPS|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(4),
	datab => \STPS|angle_current\(7),
	datad => VCC,
	cin => \STPS|LessThan1~9_cout\,
	cout => \STPS|LessThan1~11_cout\);

-- Location: LCCOMB_X24_Y10_N12
\STPS|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~13_cout\ = CARRY((\STPS|angle_current\(8) & ((!\STPS|LessThan1~11_cout\) # (!\STPS|buffer4\(5)))) # (!\STPS|angle_current\(8) & (!\STPS|buffer4\(5) & !\STPS|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(8),
	datab => \STPS|buffer4\(5),
	datad => VCC,
	cin => \STPS|LessThan1~11_cout\,
	cout => \STPS|LessThan1~13_cout\);

-- Location: LCCOMB_X24_Y10_N14
\STPS|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~15_cout\ = CARRY((\STPS|buffer4\(6) & ((!\STPS|LessThan1~13_cout\) # (!\STPS|angle_current\(9)))) # (!\STPS|buffer4\(6) & (!\STPS|angle_current\(9) & !\STPS|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|buffer4\(6),
	datab => \STPS|angle_current\(9),
	datad => VCC,
	cin => \STPS|LessThan1~13_cout\,
	cout => \STPS|LessThan1~15_cout\);

-- Location: LCCOMB_X24_Y10_N16
\STPS|LessThan1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|LessThan1~16_combout\ = (\STPS|angle_current\(10) & ((!\STPS|buffer4\(7)) # (!\STPS|LessThan1~15_cout\))) # (!\STPS|angle_current\(10) & (!\STPS|LessThan1~15_cout\ & !\STPS|buffer4\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \STPS|angle_current\(10),
	datad => \STPS|buffer4\(7),
	cin => \STPS|LessThan1~15_cout\,
	combout => \STPS|LessThan1~16_combout\);

-- Location: LCCOMB_X24_Y10_N28
\STPS|angle_current[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[2]~33_combout\ = (\STPS|dev_state~regout\ & ((\STPS|LessThan0~14_combout\) # (\STPS|LessThan1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|dev_state~regout\,
	datab => \STPS|LessThan0~14_combout\,
	datac => \STPS|LessThan1~16_combout\,
	combout => \STPS|angle_current[2]~33_combout\);

-- Location: LCFF_X21_Y10_N9
\STPS|angle_current[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[0]~11_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(0));

-- Location: LCCOMB_X21_Y10_N10
\STPS|angle_current[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[1]~13_combout\ = (\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(1) & (!\STPS|angle_current[0]~12\)) # (!\STPS|angle_current\(1) & ((\STPS|angle_current[0]~12\) # (GND))))) # (!\STPS|LessThan0~14_combout\ & 
-- ((\STPS|angle_current\(1) & (\STPS|angle_current[0]~12\ & VCC)) # (!\STPS|angle_current\(1) & (!\STPS|angle_current[0]~12\))))
-- \STPS|angle_current[1]~14\ = CARRY((\STPS|LessThan0~14_combout\ & ((!\STPS|angle_current[0]~12\) # (!\STPS|angle_current\(1)))) # (!\STPS|LessThan0~14_combout\ & (!\STPS|angle_current\(1) & !\STPS|angle_current[0]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(1),
	datad => VCC,
	cin => \STPS|angle_current[0]~12\,
	combout => \STPS|angle_current[1]~13_combout\,
	cout => \STPS|angle_current[1]~14\);

-- Location: LCFF_X21_Y10_N11
\STPS|angle_current[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[1]~13_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(1));

-- Location: LCCOMB_X21_Y10_N12
\STPS|angle_current[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[2]~15_combout\ = ((\STPS|LessThan0~14_combout\ $ (\STPS|angle_current\(2) $ (\STPS|angle_current[1]~14\)))) # (GND)
-- \STPS|angle_current[2]~16\ = CARRY((\STPS|LessThan0~14_combout\ & (\STPS|angle_current\(2) & !\STPS|angle_current[1]~14\)) # (!\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(2)) # (!\STPS|angle_current[1]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(2),
	datad => VCC,
	cin => \STPS|angle_current[1]~14\,
	combout => \STPS|angle_current[2]~15_combout\,
	cout => \STPS|angle_current[2]~16\);

-- Location: LCFF_X21_Y10_N13
\STPS|angle_current[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[2]~15_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(2));

-- Location: LCCOMB_X21_Y10_N14
\STPS|angle_current[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[3]~17_combout\ = (\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(3) & (!\STPS|angle_current[2]~16\)) # (!\STPS|angle_current\(3) & ((\STPS|angle_current[2]~16\) # (GND))))) # (!\STPS|LessThan0~14_combout\ & 
-- ((\STPS|angle_current\(3) & (\STPS|angle_current[2]~16\ & VCC)) # (!\STPS|angle_current\(3) & (!\STPS|angle_current[2]~16\))))
-- \STPS|angle_current[3]~18\ = CARRY((\STPS|LessThan0~14_combout\ & ((!\STPS|angle_current[2]~16\) # (!\STPS|angle_current\(3)))) # (!\STPS|LessThan0~14_combout\ & (!\STPS|angle_current\(3) & !\STPS|angle_current[2]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(3),
	datad => VCC,
	cin => \STPS|angle_current[2]~16\,
	combout => \STPS|angle_current[3]~17_combout\,
	cout => \STPS|angle_current[3]~18\);

-- Location: LCFF_X21_Y10_N15
\STPS|angle_current[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[3]~17_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(3));

-- Location: LCCOMB_X21_Y10_N16
\STPS|angle_current[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[4]~19_combout\ = ((\STPS|LessThan0~14_combout\ $ (\STPS|angle_current\(4) $ (\STPS|angle_current[3]~18\)))) # (GND)
-- \STPS|angle_current[4]~20\ = CARRY((\STPS|LessThan0~14_combout\ & (\STPS|angle_current\(4) & !\STPS|angle_current[3]~18\)) # (!\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(4)) # (!\STPS|angle_current[3]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(4),
	datad => VCC,
	cin => \STPS|angle_current[3]~18\,
	combout => \STPS|angle_current[4]~19_combout\,
	cout => \STPS|angle_current[4]~20\);

-- Location: LCFF_X21_Y10_N17
\STPS|angle_current[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[4]~19_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(4));

-- Location: LCCOMB_X21_Y10_N18
\STPS|angle_current[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[5]~21_combout\ = (\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(5) & (!\STPS|angle_current[4]~20\)) # (!\STPS|angle_current\(5) & ((\STPS|angle_current[4]~20\) # (GND))))) # (!\STPS|LessThan0~14_combout\ & 
-- ((\STPS|angle_current\(5) & (\STPS|angle_current[4]~20\ & VCC)) # (!\STPS|angle_current\(5) & (!\STPS|angle_current[4]~20\))))
-- \STPS|angle_current[5]~22\ = CARRY((\STPS|LessThan0~14_combout\ & ((!\STPS|angle_current[4]~20\) # (!\STPS|angle_current\(5)))) # (!\STPS|LessThan0~14_combout\ & (!\STPS|angle_current\(5) & !\STPS|angle_current[4]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(5),
	datad => VCC,
	cin => \STPS|angle_current[4]~20\,
	combout => \STPS|angle_current[5]~21_combout\,
	cout => \STPS|angle_current[5]~22\);

-- Location: LCFF_X21_Y10_N19
\STPS|angle_current[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[5]~21_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(5));

-- Location: LCCOMB_X21_Y10_N20
\STPS|angle_current[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[6]~23_combout\ = ((\STPS|LessThan0~14_combout\ $ (\STPS|angle_current\(6) $ (\STPS|angle_current[5]~22\)))) # (GND)
-- \STPS|angle_current[6]~24\ = CARRY((\STPS|LessThan0~14_combout\ & (\STPS|angle_current\(6) & !\STPS|angle_current[5]~22\)) # (!\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(6)) # (!\STPS|angle_current[5]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(6),
	datad => VCC,
	cin => \STPS|angle_current[5]~22\,
	combout => \STPS|angle_current[6]~23_combout\,
	cout => \STPS|angle_current[6]~24\);

-- Location: LCFF_X21_Y10_N21
\STPS|angle_current[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[6]~23_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(6));

-- Location: LCCOMB_X21_Y10_N22
\STPS|angle_current[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[7]~25_combout\ = (\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(7) & (!\STPS|angle_current[6]~24\)) # (!\STPS|angle_current\(7) & ((\STPS|angle_current[6]~24\) # (GND))))) # (!\STPS|LessThan0~14_combout\ & 
-- ((\STPS|angle_current\(7) & (\STPS|angle_current[6]~24\ & VCC)) # (!\STPS|angle_current\(7) & (!\STPS|angle_current[6]~24\))))
-- \STPS|angle_current[7]~26\ = CARRY((\STPS|LessThan0~14_combout\ & ((!\STPS|angle_current[6]~24\) # (!\STPS|angle_current\(7)))) # (!\STPS|LessThan0~14_combout\ & (!\STPS|angle_current\(7) & !\STPS|angle_current[6]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(7),
	datad => VCC,
	cin => \STPS|angle_current[6]~24\,
	combout => \STPS|angle_current[7]~25_combout\,
	cout => \STPS|angle_current[7]~26\);

-- Location: LCFF_X21_Y10_N23
\STPS|angle_current[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[7]~25_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(7));

-- Location: LCCOMB_X21_Y10_N24
\STPS|angle_current[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[8]~27_combout\ = ((\STPS|LessThan0~14_combout\ $ (\STPS|angle_current\(8) $ (\STPS|angle_current[7]~26\)))) # (GND)
-- \STPS|angle_current[8]~28\ = CARRY((\STPS|LessThan0~14_combout\ & (\STPS|angle_current\(8) & !\STPS|angle_current[7]~26\)) # (!\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(8)) # (!\STPS|angle_current[7]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(8),
	datad => VCC,
	cin => \STPS|angle_current[7]~26\,
	combout => \STPS|angle_current[8]~27_combout\,
	cout => \STPS|angle_current[8]~28\);

-- Location: LCFF_X21_Y10_N25
\STPS|angle_current[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[8]~27_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(8));

-- Location: LCCOMB_X21_Y10_N26
\STPS|angle_current[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[9]~29_combout\ = (\STPS|LessThan0~14_combout\ & ((\STPS|angle_current\(9) & (!\STPS|angle_current[8]~28\)) # (!\STPS|angle_current\(9) & ((\STPS|angle_current[8]~28\) # (GND))))) # (!\STPS|LessThan0~14_combout\ & 
-- ((\STPS|angle_current\(9) & (\STPS|angle_current[8]~28\ & VCC)) # (!\STPS|angle_current\(9) & (!\STPS|angle_current[8]~28\))))
-- \STPS|angle_current[9]~30\ = CARRY((\STPS|LessThan0~14_combout\ & ((!\STPS|angle_current[8]~28\) # (!\STPS|angle_current\(9)))) # (!\STPS|LessThan0~14_combout\ & (!\STPS|angle_current\(9) & !\STPS|angle_current[8]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(9),
	datad => VCC,
	cin => \STPS|angle_current[8]~28\,
	combout => \STPS|angle_current[9]~29_combout\,
	cout => \STPS|angle_current[9]~30\);

-- Location: LCFF_X21_Y10_N27
\STPS|angle_current[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[9]~29_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(9));

-- Location: LCCOMB_X21_Y10_N28
\STPS|angle_current[10]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|angle_current[10]~31_combout\ = \STPS|LessThan0~14_combout\ $ (\STPS|angle_current\(10) $ (\STPS|angle_current[9]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan0~14_combout\,
	datab => \STPS|angle_current\(10),
	cin => \STPS|angle_current[9]~30\,
	combout => \STPS|angle_current[10]~31_combout\);

-- Location: LCFF_X21_Y10_N29
\STPS|angle_current[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|angle_current[10]~31_combout\,
	ena => \STPS|angle_current[2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|angle_current\(10));

-- Location: LCFF_X20_Y10_N25
\STPS|buffer4[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(6),
	sload => VCC,
	ena => \STPS|buffer4[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|buffer4\(6));

-- Location: LCCOMB_X20_Y10_N24
\STPS|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|Equal1~1_combout\ = (\STPS|angle_current\(9) & (\STPS|buffer4\(6) & (\STPS|angle_current\(10) $ (!\STPS|buffer4\(7))))) # (!\STPS|angle_current\(9) & (!\STPS|buffer4\(6) & (\STPS|angle_current\(10) $ (!\STPS|buffer4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|angle_current\(9),
	datab => \STPS|angle_current\(10),
	datac => \STPS|buffer4\(6),
	datad => \STPS|buffer4\(7),
	combout => \STPS|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y10_N26
\STPS|M_EN~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|M_EN~0_combout\ = (\STPS|LessThan0~14_combout\) # ((\STPS|M_EN~regout\ & ((!\STPS|Equal1~1_combout\) # (!\STPS|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|Equal1~5_combout\,
	datab => \STPS|M_EN~regout\,
	datac => \STPS|Equal1~1_combout\,
	datad => \STPS|LessThan0~14_combout\,
	combout => \STPS|M_EN~0_combout\);

-- Location: LCCOMB_X24_Y10_N20
\STPS|dev_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|dev_state~0_combout\ = (\STPS|dev_state~regout\) # (!\key0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \STPS|dev_state~regout\,
	datad => \key0~combout\,
	combout => \STPS|dev_state~0_combout\);

-- Location: LCFF_X24_Y10_N21
\STPS|dev_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|dev_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|dev_state~regout\);

-- Location: LCCOMB_X24_Y10_N30
\STPS|M_EN~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|M_EN~1_combout\ = (\STPS|dev_state~regout\ & ((\STPS|LessThan1~16_combout\) # ((\STPS|M_EN~0_combout\)))) # (!\STPS|dev_state~regout\ & (((\key0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|LessThan1~16_combout\,
	datab => \STPS|M_EN~0_combout\,
	datac => \STPS|dev_state~regout\,
	datad => \key0~combout\,
	combout => \STPS|M_EN~1_combout\);

-- Location: LCFF_X24_Y10_N31
\STPS|M_EN\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~regout\,
	datain => \STPS|M_EN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|M_EN~regout\);

-- Location: LCCOMB_X17_Y2_N28
\SDRV|state[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|state[0]~2_combout\ = !\SDRV|state\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SDRV|state\(0),
	combout => \SDRV|state[0]~2_combout\);

-- Location: LCFF_X17_Y2_N29
\SDRV|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|state\(0));

-- Location: LCCOMB_X24_Y10_N18
\STPS|DIR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|DIR~0_combout\ = (\STPS|dev_state~regout\ & (!\STPS|LessThan0~14_combout\ & ((\STPS|LessThan1~16_combout\) # (\STPS|DIR~regout\)))) # (!\STPS|dev_state~regout\ & (((\STPS|DIR~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|dev_state~regout\,
	datab => \STPS|LessThan0~14_combout\,
	datac => \STPS|LessThan1~16_combout\,
	datad => \STPS|DIR~regout\,
	combout => \STPS|DIR~0_combout\);

-- Location: LCCOMB_X24_Y10_N22
\STPS|DIR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \STPS|DIR~1_combout\ = (\STPS|DIR~0_combout\) # ((\key0~combout\ & !\STPS|dev_state~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key0~combout\,
	datac => \STPS|dev_state~regout\,
	datad => \STPS|DIR~0_combout\,
	combout => \STPS|DIR~1_combout\);

-- Location: LCFF_X24_Y10_N23
\STPS|DIR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1hz~clkctrl_outclk\,
	datain => \STPS|DIR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \STPS|DIR~regout\);

-- Location: LCCOMB_X17_Y2_N26
\SDRV|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Add0~4_combout\ = \SDRV|state\(0) $ (\SDRV|state\(1) $ (!\STPS|DIR~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SDRV|state\(0),
	datac => \SDRV|state\(1),
	datad => \STPS|DIR~regout\,
	combout => \SDRV|Add0~4_combout\);

-- Location: LCFF_X17_Y2_N27
\SDRV|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|state\(1));

-- Location: LCCOMB_X17_Y2_N8
\SDRV|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Add0~3_combout\ = \SDRV|state\(2) $ (((\STPS|DIR~regout\ & (\SDRV|state\(0) & \SDRV|state\(1))) # (!\STPS|DIR~regout\ & (!\SDRV|state\(0) & !\SDRV|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(0),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(1),
	combout => \SDRV|Add0~3_combout\);

-- Location: LCFF_X17_Y2_N9
\SDRV|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|state\(2));

-- Location: LCCOMB_X17_Y2_N16
\SDRV|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Mux3~0_combout\ = (\SDRV|state\(0) & (\SDRV|state\(2) & (\STPS|DIR~regout\ $ (\SDRV|state\(1))))) # (!\SDRV|state\(0) & (\SDRV|state\(2) $ (((!\STPS|DIR~regout\ & !\SDRV|state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(1),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(0),
	combout => \SDRV|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y2_N30
\SDRV|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Add0~1_combout\ = (\STPS|DIR~regout\ & (\SDRV|state\(1) & (\SDRV|state\(2) & \SDRV|state\(0)))) # (!\STPS|DIR~regout\ & ((\SDRV|state\(1)) # ((\SDRV|state\(2)) # (\SDRV|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(1),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(0),
	combout => \SDRV|Add0~1_combout\);

-- Location: LCCOMB_X17_Y2_N0
\SDRV|state[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|state[3]~3_combout\ = !\SDRV|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SDRV|Add0~2_combout\,
	combout => \SDRV|state[3]~3_combout\);

-- Location: LCFF_X17_Y2_N1
\SDRV|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|state[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|state\(3));

-- Location: LCCOMB_X17_Y2_N2
\SDRV|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Add0~2_combout\ = \STPS|DIR~regout\ $ (\SDRV|Add0~1_combout\ $ (\SDRV|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|Add0~1_combout\,
	datad => \SDRV|state\(3),
	combout => \SDRV|Add0~2_combout\);

-- Location: LCFF_X17_Y2_N17
\SDRV|OUT[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Mux3~0_combout\,
	ena => \SDRV|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|OUT\(0));

-- Location: LCCOMB_X17_Y2_N18
\E_s|OUT_final[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \E_s|OUT_final[0]~0_combout\ = (\STPS|M_EN~regout\ & \SDRV|OUT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|M_EN~regout\,
	datac => \SDRV|OUT\(0),
	combout => \E_s|OUT_final[0]~0_combout\);

-- Location: LCCOMB_X17_Y2_N12
\SDRV|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Mux2~0_combout\ = (\STPS|DIR~regout\ & ((\SDRV|state\(1) & (!\SDRV|state\(2))) # (!\SDRV|state\(1) & (\SDRV|state\(2) & !\SDRV|state\(0))))) # (!\STPS|DIR~regout\ & (\SDRV|state\(2) & ((!\SDRV|state\(0)) # (!\SDRV|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(1),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(0),
	combout => \SDRV|Mux2~0_combout\);

-- Location: LCFF_X17_Y2_N13
\SDRV|OUT[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Mux2~0_combout\,
	ena => \SDRV|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|OUT\(1));

-- Location: LCCOMB_X17_Y2_N22
\E_s|OUT_final[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \E_s|OUT_final[1]~1_combout\ = (\STPS|M_EN~regout\ & \SDRV|OUT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|M_EN~regout\,
	datad => \SDRV|OUT\(1),
	combout => \E_s|OUT_final[1]~1_combout\);

-- Location: LCCOMB_X17_Y2_N24
\SDRV|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Mux1~0_combout\ = (\SDRV|state\(0) & (!\SDRV|state\(2) & (\STPS|DIR~regout\ $ (\SDRV|state\(1))))) # (!\SDRV|state\(0) & (\SDRV|state\(2) $ (((\STPS|DIR~regout\) # (\SDRV|state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(1),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(0),
	combout => \SDRV|Mux1~0_combout\);

-- Location: LCFF_X17_Y2_N25
\SDRV|OUT[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Mux1~0_combout\,
	ena => \SDRV|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|OUT\(2));

-- Location: LCCOMB_X17_Y2_N10
\E_s|OUT_final[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \E_s|OUT_final[2]~2_combout\ = (\STPS|M_EN~regout\ & \SDRV|OUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|M_EN~regout\,
	datac => \SDRV|OUT\(2),
	combout => \E_s|OUT_final[2]~2_combout\);

-- Location: LCCOMB_X17_Y2_N4
\SDRV|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SDRV|Mux0~0_combout\ = (\STPS|DIR~regout\ & ((\SDRV|state\(1) & (\SDRV|state\(2))) # (!\SDRV|state\(1) & (!\SDRV|state\(2) & !\SDRV|state\(0))))) # (!\STPS|DIR~regout\ & (!\SDRV|state\(2) & ((!\SDRV|state\(0)) # (!\SDRV|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|DIR~regout\,
	datab => \SDRV|state\(1),
	datac => \SDRV|state\(2),
	datad => \SDRV|state\(0),
	combout => \SDRV|Mux0~0_combout\);

-- Location: LCFF_X17_Y2_N5
\SDRV|OUT[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \RL|Q~clkctrl_outclk\,
	datain => \SDRV|Mux0~0_combout\,
	ena => \SDRV|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \SDRV|OUT\(3));

-- Location: LCCOMB_X17_Y2_N14
\E_s|OUT_final[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \E_s|OUT_final[3]~3_combout\ = (\STPS|M_EN~regout\ & \SDRV|OUT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \STPS|M_EN~regout\,
	datac => \SDRV|OUT\(3),
	combout => \E_s|OUT_final[3]~3_combout\);

-- Location: LCCOMB_X19_Y10_N22
\p_w_m|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~3_combout\ = (\p_w_m|Decoder0~2_combout\ & (\p_w_m|Decoder0~1_combout\ & (!\SPI_MODULE|byte_data_received\(9) & \p_w_m|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|Decoder0~2_combout\,
	datab => \p_w_m|Decoder0~1_combout\,
	datac => \SPI_MODULE|byte_data_received\(9),
	datad => \p_w_m|Decoder0~0_combout\,
	combout => \p_w_m|Decoder0~3_combout\);

-- Location: LCFF_X20_Y11_N15
\p_w_m|buffer1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(7),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(7));

-- Location: LCCOMB_X20_Y11_N18
\p_w_m|cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[1]~7_combout\ = (\p_w_m|cnt\(0) & (\p_w_m|cnt\(1) $ (VCC))) # (!\p_w_m|cnt\(0) & (\p_w_m|cnt\(1) & VCC))
-- \p_w_m|cnt[1]~8\ = CARRY((\p_w_m|cnt\(0) & \p_w_m|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(0),
	datab => \p_w_m|cnt\(1),
	datad => VCC,
	combout => \p_w_m|cnt[1]~7_combout\,
	cout => \p_w_m|cnt[1]~8\);

-- Location: LCFF_X20_Y11_N19
\p_w_m|cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(1));

-- Location: LCCOMB_X20_Y11_N22
\p_w_m|cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[3]~11_combout\ = (\p_w_m|cnt\(3) & (\p_w_m|cnt[2]~10\ $ (GND))) # (!\p_w_m|cnt\(3) & (!\p_w_m|cnt[2]~10\ & VCC))
-- \p_w_m|cnt[3]~12\ = CARRY((\p_w_m|cnt\(3) & !\p_w_m|cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \p_w_m|cnt\(3),
	datad => VCC,
	cin => \p_w_m|cnt[2]~10\,
	combout => \p_w_m|cnt[3]~11_combout\,
	cout => \p_w_m|cnt[3]~12\);

-- Location: LCFF_X20_Y11_N23
\p_w_m|cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(3));

-- Location: LCCOMB_X20_Y11_N24
\p_w_m|cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[4]~13_combout\ = (\p_w_m|cnt\(4) & (!\p_w_m|cnt[3]~12\)) # (!\p_w_m|cnt\(4) & ((\p_w_m|cnt[3]~12\) # (GND)))
-- \p_w_m|cnt[4]~14\ = CARRY((!\p_w_m|cnt[3]~12\) # (!\p_w_m|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(4),
	datad => VCC,
	cin => \p_w_m|cnt[3]~12\,
	combout => \p_w_m|cnt[4]~13_combout\,
	cout => \p_w_m|cnt[4]~14\);

-- Location: LCCOMB_X20_Y11_N26
\p_w_m|cnt[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[5]~15_combout\ = (\p_w_m|cnt\(5) & (\p_w_m|cnt[4]~14\ $ (GND))) # (!\p_w_m|cnt\(5) & (!\p_w_m|cnt[4]~14\ & VCC))
-- \p_w_m|cnt[5]~16\ = CARRY((\p_w_m|cnt\(5) & !\p_w_m|cnt[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \p_w_m|cnt\(5),
	datad => VCC,
	cin => \p_w_m|cnt[4]~14\,
	combout => \p_w_m|cnt[5]~15_combout\,
	cout => \p_w_m|cnt[5]~16\);

-- Location: LCFF_X20_Y11_N27
\p_w_m|cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(5));

-- Location: LCCOMB_X20_Y11_N28
\p_w_m|cnt[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[6]~17_combout\ = (\p_w_m|cnt\(6) & (!\p_w_m|cnt[5]~16\)) # (!\p_w_m|cnt\(6) & ((\p_w_m|cnt[5]~16\) # (GND)))
-- \p_w_m|cnt[6]~18\ = CARRY((!\p_w_m|cnt[5]~16\) # (!\p_w_m|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \p_w_m|cnt\(6),
	datad => VCC,
	cin => \p_w_m|cnt[5]~16\,
	combout => \p_w_m|cnt[6]~17_combout\,
	cout => \p_w_m|cnt[6]~18\);

-- Location: LCFF_X20_Y11_N29
\p_w_m|cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(6));

-- Location: LCCOMB_X20_Y11_N30
\p_w_m|cnt[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|cnt[7]~19_combout\ = \p_w_m|cnt[6]~18\ $ (!\p_w_m|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \p_w_m|cnt\(7),
	cin => \p_w_m|cnt[6]~18\,
	combout => \p_w_m|cnt[7]~19_combout\);

-- Location: LCFF_X20_Y11_N31
\p_w_m|cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(7));

-- Location: LCFF_X20_Y11_N9
\p_w_m|buffer1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(4),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(4));

-- Location: LCFF_X20_Y11_N5
\p_w_m|buffer1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(2),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(2));

-- Location: LCFF_X20_Y11_N1
\p_w_m|buffer1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(0),
	sload => VCC,
	ena => \p_w_m|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer1\(0));

-- Location: LCCOMB_X20_Y11_N0
\p_w_m|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~1_cout\ = CARRY((!\p_w_m|cnt\(0) & \p_w_m|buffer1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(0),
	datab => \p_w_m|buffer1\(0),
	datad => VCC,
	cout => \p_w_m|LessThan0~1_cout\);

-- Location: LCCOMB_X20_Y11_N2
\p_w_m|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~3_cout\ = CARRY((\p_w_m|buffer1\(1) & (\p_w_m|cnt\(1) & !\p_w_m|LessThan0~1_cout\)) # (!\p_w_m|buffer1\(1) & ((\p_w_m|cnt\(1)) # (!\p_w_m|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer1\(1),
	datab => \p_w_m|cnt\(1),
	datad => VCC,
	cin => \p_w_m|LessThan0~1_cout\,
	cout => \p_w_m|LessThan0~3_cout\);

-- Location: LCCOMB_X20_Y11_N4
\p_w_m|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~5_cout\ = CARRY((\p_w_m|cnt\(2) & (\p_w_m|buffer1\(2) & !\p_w_m|LessThan0~3_cout\)) # (!\p_w_m|cnt\(2) & ((\p_w_m|buffer1\(2)) # (!\p_w_m|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(2),
	datab => \p_w_m|buffer1\(2),
	datad => VCC,
	cin => \p_w_m|LessThan0~3_cout\,
	cout => \p_w_m|LessThan0~5_cout\);

-- Location: LCCOMB_X20_Y11_N6
\p_w_m|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~7_cout\ = CARRY((\p_w_m|buffer1\(3) & (\p_w_m|cnt\(3) & !\p_w_m|LessThan0~5_cout\)) # (!\p_w_m|buffer1\(3) & ((\p_w_m|cnt\(3)) # (!\p_w_m|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer1\(3),
	datab => \p_w_m|cnt\(3),
	datad => VCC,
	cin => \p_w_m|LessThan0~5_cout\,
	cout => \p_w_m|LessThan0~7_cout\);

-- Location: LCCOMB_X20_Y11_N8
\p_w_m|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~9_cout\ = CARRY((\p_w_m|cnt\(4) & (\p_w_m|buffer1\(4) & !\p_w_m|LessThan0~7_cout\)) # (!\p_w_m|cnt\(4) & ((\p_w_m|buffer1\(4)) # (!\p_w_m|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(4),
	datab => \p_w_m|buffer1\(4),
	datad => VCC,
	cin => \p_w_m|LessThan0~7_cout\,
	cout => \p_w_m|LessThan0~9_cout\);

-- Location: LCCOMB_X20_Y11_N10
\p_w_m|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~11_cout\ = CARRY((\p_w_m|buffer1\(5) & (\p_w_m|cnt\(5) & !\p_w_m|LessThan0~9_cout\)) # (!\p_w_m|buffer1\(5) & ((\p_w_m|cnt\(5)) # (!\p_w_m|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer1\(5),
	datab => \p_w_m|cnt\(5),
	datad => VCC,
	cin => \p_w_m|LessThan0~9_cout\,
	cout => \p_w_m|LessThan0~11_cout\);

-- Location: LCCOMB_X20_Y11_N12
\p_w_m|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~13_cout\ = CARRY((\p_w_m|buffer1\(6) & ((!\p_w_m|LessThan0~11_cout\) # (!\p_w_m|cnt\(6)))) # (!\p_w_m|buffer1\(6) & (!\p_w_m|cnt\(6) & !\p_w_m|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer1\(6),
	datab => \p_w_m|cnt\(6),
	datad => VCC,
	cin => \p_w_m|LessThan0~11_cout\,
	cout => \p_w_m|LessThan0~13_cout\);

-- Location: LCCOMB_X20_Y11_N14
\p_w_m|LessThan0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan0~14_combout\ = (\p_w_m|buffer1\(7) & ((\p_w_m|LessThan0~13_cout\) # (!\p_w_m|cnt\(7)))) # (!\p_w_m|buffer1\(7) & (\p_w_m|LessThan0~13_cout\ & !\p_w_m|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \p_w_m|buffer1\(7),
	datad => \p_w_m|cnt\(7),
	cin => \p_w_m|LessThan0~13_cout\,
	combout => \p_w_m|LessThan0~14_combout\);

-- Location: LCCOMB_X19_Y10_N12
\p_w_m|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~5_combout\ = (\p_w_m|Decoder0~4_combout\ & (\p_w_m|Decoder0~1_combout\ & (!\SPI_MODULE|byte_data_received\(8) & \p_w_m|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|Decoder0~4_combout\,
	datab => \p_w_m|Decoder0~1_combout\,
	datac => \SPI_MODULE|byte_data_received\(8),
	datad => \p_w_m|Decoder0~0_combout\,
	combout => \p_w_m|Decoder0~5_combout\);

-- Location: LCFF_X21_Y11_N29
\p_w_m|buffer2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(7),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(7));

-- Location: LCFF_X21_Y11_N27
\p_w_m|buffer2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(6),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(6));

-- Location: LCFF_X21_Y11_N23
\p_w_m|buffer2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(4),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(4));

-- Location: LCFF_X21_Y11_N19
\p_w_m|buffer2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(2),
	sload => VCC,
	ena => \p_w_m|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer2\(2));

-- Location: LCCOMB_X21_Y11_N14
\p_w_m|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~1_cout\ = CARRY((\p_w_m|buffer2\(0) & !\p_w_m|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer2\(0),
	datab => \p_w_m|cnt\(0),
	datad => VCC,
	cout => \p_w_m|LessThan1~1_cout\);

-- Location: LCCOMB_X21_Y11_N16
\p_w_m|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~3_cout\ = CARRY((\p_w_m|buffer2\(1) & (\p_w_m|cnt\(1) & !\p_w_m|LessThan1~1_cout\)) # (!\p_w_m|buffer2\(1) & ((\p_w_m|cnt\(1)) # (!\p_w_m|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer2\(1),
	datab => \p_w_m|cnt\(1),
	datad => VCC,
	cin => \p_w_m|LessThan1~1_cout\,
	cout => \p_w_m|LessThan1~3_cout\);

-- Location: LCCOMB_X21_Y11_N18
\p_w_m|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~5_cout\ = CARRY((\p_w_m|cnt\(2) & (\p_w_m|buffer2\(2) & !\p_w_m|LessThan1~3_cout\)) # (!\p_w_m|cnt\(2) & ((\p_w_m|buffer2\(2)) # (!\p_w_m|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(2),
	datab => \p_w_m|buffer2\(2),
	datad => VCC,
	cin => \p_w_m|LessThan1~3_cout\,
	cout => \p_w_m|LessThan1~5_cout\);

-- Location: LCCOMB_X21_Y11_N20
\p_w_m|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~7_cout\ = CARRY((\p_w_m|buffer2\(3) & (\p_w_m|cnt\(3) & !\p_w_m|LessThan1~5_cout\)) # (!\p_w_m|buffer2\(3) & ((\p_w_m|cnt\(3)) # (!\p_w_m|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer2\(3),
	datab => \p_w_m|cnt\(3),
	datad => VCC,
	cin => \p_w_m|LessThan1~5_cout\,
	cout => \p_w_m|LessThan1~7_cout\);

-- Location: LCCOMB_X21_Y11_N22
\p_w_m|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~9_cout\ = CARRY((\p_w_m|cnt\(4) & (\p_w_m|buffer2\(4) & !\p_w_m|LessThan1~7_cout\)) # (!\p_w_m|cnt\(4) & ((\p_w_m|buffer2\(4)) # (!\p_w_m|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(4),
	datab => \p_w_m|buffer2\(4),
	datad => VCC,
	cin => \p_w_m|LessThan1~7_cout\,
	cout => \p_w_m|LessThan1~9_cout\);

-- Location: LCCOMB_X21_Y11_N24
\p_w_m|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~11_cout\ = CARRY((\p_w_m|buffer2\(5) & (\p_w_m|cnt\(5) & !\p_w_m|LessThan1~9_cout\)) # (!\p_w_m|buffer2\(5) & ((\p_w_m|cnt\(5)) # (!\p_w_m|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer2\(5),
	datab => \p_w_m|cnt\(5),
	datad => VCC,
	cin => \p_w_m|LessThan1~9_cout\,
	cout => \p_w_m|LessThan1~11_cout\);

-- Location: LCCOMB_X21_Y11_N26
\p_w_m|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~13_cout\ = CARRY((\p_w_m|cnt\(6) & (\p_w_m|buffer2\(6) & !\p_w_m|LessThan1~11_cout\)) # (!\p_w_m|cnt\(6) & ((\p_w_m|buffer2\(6)) # (!\p_w_m|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(6),
	datab => \p_w_m|buffer2\(6),
	datad => VCC,
	cin => \p_w_m|LessThan1~11_cout\,
	cout => \p_w_m|LessThan1~13_cout\);

-- Location: LCCOMB_X21_Y11_N28
\p_w_m|LessThan1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan1~14_combout\ = (\p_w_m|cnt\(7) & (\p_w_m|LessThan1~13_cout\ & \p_w_m|buffer2\(7))) # (!\p_w_m|cnt\(7) & ((\p_w_m|LessThan1~13_cout\) # (\p_w_m|buffer2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(7),
	datad => \p_w_m|buffer2\(7),
	cin => \p_w_m|LessThan1~13_cout\,
	combout => \p_w_m|LessThan1~14_combout\);

-- Location: LCCOMB_X19_Y10_N14
\p_w_m|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|Decoder0~6_combout\ = (\p_w_m|Decoder0~2_combout\ & (\p_w_m|Decoder0~1_combout\ & (\SPI_MODULE|byte_data_received\(9) & \p_w_m|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|Decoder0~2_combout\,
	datab => \p_w_m|Decoder0~1_combout\,
	datac => \SPI_MODULE|byte_data_received\(9),
	datad => \p_w_m|Decoder0~0_combout\,
	combout => \p_w_m|Decoder0~6_combout\);

-- Location: LCFF_X20_Y10_N19
\p_w_m|buffer3[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(7),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(7));

-- Location: LCFF_X20_Y10_N15
\p_w_m|buffer3[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(5),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(5));

-- Location: LCFF_X20_Y11_N25
\p_w_m|cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \p_w_m|cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|cnt\(4));

-- Location: LCFF_X20_Y10_N9
\p_w_m|buffer3[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(2),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(2));

-- Location: LCFF_X20_Y10_N5
\p_w_m|buffer3[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(0),
	sload => VCC,
	ena => \p_w_m|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \p_w_m|buffer3\(0));

-- Location: LCCOMB_X20_Y10_N4
\p_w_m|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~1_cout\ = CARRY((!\p_w_m|cnt\(0) & \p_w_m|buffer3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(0),
	datab => \p_w_m|buffer3\(0),
	datad => VCC,
	cout => \p_w_m|LessThan2~1_cout\);

-- Location: LCCOMB_X20_Y10_N6
\p_w_m|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~3_cout\ = CARRY((\p_w_m|buffer3\(1) & (\p_w_m|cnt\(1) & !\p_w_m|LessThan2~1_cout\)) # (!\p_w_m|buffer3\(1) & ((\p_w_m|cnt\(1)) # (!\p_w_m|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer3\(1),
	datab => \p_w_m|cnt\(1),
	datad => VCC,
	cin => \p_w_m|LessThan2~1_cout\,
	cout => \p_w_m|LessThan2~3_cout\);

-- Location: LCCOMB_X20_Y10_N8
\p_w_m|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~5_cout\ = CARRY((\p_w_m|cnt\(2) & (\p_w_m|buffer3\(2) & !\p_w_m|LessThan2~3_cout\)) # (!\p_w_m|cnt\(2) & ((\p_w_m|buffer3\(2)) # (!\p_w_m|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(2),
	datab => \p_w_m|buffer3\(2),
	datad => VCC,
	cin => \p_w_m|LessThan2~3_cout\,
	cout => \p_w_m|LessThan2~5_cout\);

-- Location: LCCOMB_X20_Y10_N10
\p_w_m|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~7_cout\ = CARRY((\p_w_m|buffer3\(3) & (\p_w_m|cnt\(3) & !\p_w_m|LessThan2~5_cout\)) # (!\p_w_m|buffer3\(3) & ((\p_w_m|cnt\(3)) # (!\p_w_m|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer3\(3),
	datab => \p_w_m|cnt\(3),
	datad => VCC,
	cin => \p_w_m|LessThan2~5_cout\,
	cout => \p_w_m|LessThan2~7_cout\);

-- Location: LCCOMB_X20_Y10_N12
\p_w_m|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~9_cout\ = CARRY((\p_w_m|buffer3\(4) & ((!\p_w_m|LessThan2~7_cout\) # (!\p_w_m|cnt\(4)))) # (!\p_w_m|buffer3\(4) & (!\p_w_m|cnt\(4) & !\p_w_m|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer3\(4),
	datab => \p_w_m|cnt\(4),
	datad => VCC,
	cin => \p_w_m|LessThan2~7_cout\,
	cout => \p_w_m|LessThan2~9_cout\);

-- Location: LCCOMB_X20_Y10_N14
\p_w_m|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~11_cout\ = CARRY((\p_w_m|cnt\(5) & ((!\p_w_m|LessThan2~9_cout\) # (!\p_w_m|buffer3\(5)))) # (!\p_w_m|cnt\(5) & (!\p_w_m|buffer3\(5) & !\p_w_m|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|cnt\(5),
	datab => \p_w_m|buffer3\(5),
	datad => VCC,
	cin => \p_w_m|LessThan2~9_cout\,
	cout => \p_w_m|LessThan2~11_cout\);

-- Location: LCCOMB_X20_Y10_N16
\p_w_m|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~13_cout\ = CARRY((\p_w_m|buffer3\(6) & ((!\p_w_m|LessThan2~11_cout\) # (!\p_w_m|cnt\(6)))) # (!\p_w_m|buffer3\(6) & (!\p_w_m|cnt\(6) & !\p_w_m|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \p_w_m|buffer3\(6),
	datab => \p_w_m|cnt\(6),
	datad => VCC,
	cin => \p_w_m|LessThan2~11_cout\,
	cout => \p_w_m|LessThan2~13_cout\);

-- Location: LCCOMB_X20_Y10_N18
\p_w_m|LessThan2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \p_w_m|LessThan2~14_combout\ = (\p_w_m|buffer3\(7) & ((\p_w_m|LessThan2~13_cout\) # (!\p_w_m|cnt\(7)))) # (!\p_w_m|buffer3\(7) & (\p_w_m|LessThan2~13_cout\ & !\p_w_m|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \p_w_m|buffer3\(7),
	datad => \p_w_m|cnt\(7),
	cin => \p_w_m|LessThan2~13_cout\,
	combout => \p_w_m|LessThan2~14_combout\);

-- Location: LCFF_X15_Y5_N17
\Hum|Data_H_test\ : cycloneii_lcell_ff
PORT MAP (
	clk => \FGD|clk1M~clkctrl_outclk\,
	sdata => \Data_H~0\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Hum|Data_H_test~regout\);

-- Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X22_Y4_N20
\auto_hub|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: LCFF_X22_Y4_N21
\auto_hub|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X20_Y4_N2
\auto_hub|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: LCFF_X20_Y4_N3
\auto_hub|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X20_Y4_N4
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X20_Y4_N5
\auto_hub|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X20_Y4_N26
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X20_Y4_N27
\auto_hub|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X20_Y4_N8
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X20_Y4_N9
\auto_hub|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X20_Y4_N22
\auto_hub|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(9),
	datab => \auto_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: LCFF_X20_Y4_N23
\auto_hub|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X21_Y4_N0
\auto_hub|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: LCFF_X21_Y4_N1
\auto_hub|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X20_Y4_N28
\auto_hub|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCFF_X20_Y4_N29
\auto_hub|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X20_Y4_N6
\auto_hub|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: LCFF_X20_Y4_N7
\auto_hub|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X21_Y4_N4
\auto_hub|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: LCFF_X21_Y4_N5
\auto_hub|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X21_Y4_N26
\auto_hub|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: LCFF_X21_Y4_N27
\auto_hub|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X21_Y4_N10
\auto_hub|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: LCFF_X21_Y4_N11
\auto_hub|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X20_Y4_N16
\auto_hub|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: LCFF_X20_Y4_N17
\auto_hub|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X21_Y4_N12
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X21_Y4_N13
\auto_hub|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X21_Y4_N8
\auto_hub|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(1),
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: LCFF_X21_Y4_N9
\auto_hub|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X20_Y4_N0
\auto_hub|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: LCFF_X20_Y4_N1
\auto_hub|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X22_Y4_N2
\auto_hub|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: LCFF_X22_Y4_N3
\auto_hub|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X22_Y4_N6
\auto_hub|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: LCFF_X22_Y4_N7
\auto_hub|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X22_Y4_N0
\auto_hub|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: LCFF_X22_Y4_N1
\auto_hub|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X20_Y6_N16
\auto_hub|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X18_Y6_N0
\~QIC_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X24_Y4_N18
\auto_hub|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X20_Y4_N24
\auto_hub|shadow_irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: CLKCTRL_G6
\auto_hub|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X19_Y4_N13
\auto_hub|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X19_Y4_N28
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X19_Y4_N29
\auto_hub|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X19_Y4_N16
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X19_Y4_N17
\auto_hub|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(7));

-- Location: LCFF_X19_Y4_N27
\auto_hub|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(7),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X19_Y4_N24
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X19_Y4_N25
\auto_hub|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X19_Y4_N4
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X19_Y4_N5
\auto_hub|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(4));

-- Location: LCFF_X19_Y4_N7
\auto_hub|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_ir_reg\(4),
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X19_Y4_N0
\auto_hub|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_ir_reg[2]~feeder_combout\);

-- Location: LCFF_X19_Y4_N1
\auto_hub|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[2]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X19_Y4_N18
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X19_Y4_N19
\auto_hub|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y4_N2
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: LCFF_X19_Y4_N3
\auto_hub|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X19_Y4_N12
\auto_hub|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y4_N22
\auto_hub|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|jtag_ir_reg\(0),
	datac => \auto_hub|Equal0~0_combout\,
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|Equal1~0_combout\);

-- Location: LCFF_X19_Y4_N23
\auto_hub|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|Equal1~0_combout\,
	aclr => \auto_hub|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X24_Y4_N16
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_irf_reg[1][0]~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X24_Y4_N19
\auto_hub|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X24_Y4_N0
\auto_hub|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][0]~regout\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: LCCOMB_X24_Y4_N30
\auto_hub|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X24_Y4_N24
\auto_hub|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|irf_proc~0_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCFF_X24_Y4_N1
\auto_hub|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X24_Y5_N16
\auto_hub|irsr_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][0]~regout\,
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|irsr_reg~0_combout\);

-- Location: LCCOMB_X20_Y4_N18
\auto_hub|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X24_Y5_N24
\auto_hub|hub_mode_reg[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(8),
	datab => \auto_hub|Equal6~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: LCFF_X24_Y5_N25
\auto_hub|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[0]~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X24_Y5_N4
\auto_hub|irsr_reg[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X24_Y5_N14
\auto_hub|irsr_reg[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg[3]~7_combout\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X25_Y5_N26
\auto_hub|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irf_reg[1][5]~regout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: LCFF_X25_Y5_N27
\auto_hub|shadow_irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][5]~regout\);

-- Location: LCCOMB_X25_Y5_N10
\auto_hub|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datab => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][5]~regout\,
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: LCFF_X25_Y5_N11
\auto_hub|irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][5]~regout\);

-- Location: LCCOMB_X25_Y5_N28
\auto_hub|shadow_irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][6]~regout\,
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|shadow_irf_reg~8_combout\);

-- Location: LCFF_X25_Y5_N29
\auto_hub|shadow_irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~8_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][6]~regout\);

-- Location: LCCOMB_X25_Y5_N4
\auto_hub|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(6),
	datab => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][6]~regout\,
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: LCFF_X25_Y5_N5
\auto_hub|irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][6]~regout\);

-- Location: LCCOMB_X24_Y5_N12
\auto_hub|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(7),
	datab => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][6]~regout\,
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: LCFF_X24_Y5_N13
\auto_hub|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~12_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X24_Y5_N2
\auto_hub|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][5]~regout\,
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: LCFF_X24_Y5_N3
\auto_hub|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~11_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X25_Y5_N8
\auto_hub|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][4]~regout\,
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCFF_X25_Y5_N9
\auto_hub|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X25_Y5_N0
\auto_hub|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][4]~regout\,
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: LCFF_X25_Y5_N1
\auto_hub|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~7_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][4]~regout\);

-- Location: LCCOMB_X24_Y5_N8
\auto_hub|irsr_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: LCFF_X24_Y5_N9
\auto_hub|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X24_Y4_N22
\auto_hub|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irf_reg[1][3]~regout\,
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: LCFF_X24_Y4_N23
\auto_hub|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X24_Y4_N6
\auto_hub|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][3]~regout\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: LCFF_X24_Y4_N7
\auto_hub|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~6_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X24_Y5_N26
\auto_hub|irsr_reg[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|irf_reg[1][3]~regout\,
	datad => \auto_hub|irsr_reg[4]~1_combout\,
	combout => \auto_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X24_Y5_N30
\auto_hub|irsr_reg[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irsr_reg[3]~8_combout\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg[3]~6_combout\,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: LCFF_X24_Y5_N31
\auto_hub|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg[3]~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X24_Y5_N10
\auto_hub|irsr_reg[4]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg[4]~1_combout\);

-- Location: LCCOMB_X24_Y5_N20
\auto_hub|irsr_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg[4]~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|irsr_reg[0]~2_combout\);

-- Location: LCFF_X24_Y5_N17
\auto_hub|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~0_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X24_Y5_N22
\auto_hub|Equal6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X24_Y5_N0
\auto_hub|hub_mode_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|Equal6~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X24_Y6_N8
\auto_hub|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCFF_X24_Y6_N9
\auto_hub|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[1]~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X24_Y4_N28
\auto_hub|irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][2]~regout\,
	datab => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: LCFF_X24_Y4_N29
\auto_hub|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~5_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][2]~regout\);

-- Location: LCCOMB_X24_Y5_N18
\auto_hub|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][2]~regout\,
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irsr_reg~3_combout\);

-- Location: LCFF_X24_Y5_N19
\auto_hub|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X24_Y4_N26
\auto_hub|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCFF_X24_Y4_N27
\auto_hub|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X24_Y4_N10
\auto_hub|irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][1]~regout\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: LCFF_X24_Y4_N11
\auto_hub|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X24_Y5_N28
\auto_hub|irsr_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_hub|irsr_reg~4_combout\);

-- Location: LCFF_X24_Y5_N29
\auto_hub|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~4_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X24_Y4_N2
\auto_hub|hub_mode_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCFF_X20_Y4_N19
\auto_hub|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|reset_ena_reg~regout\);

-- Location: LCCOMB_X21_Y4_N14
\auto_hub|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~regout\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCFF_X21_Y4_N15
\auto_hub|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_mode_reg[2]~5_combout\,
	aclr => \auto_hub|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X21_Y4_N22
\auto_hub|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: LCFF_X21_Y4_N23
\auto_hub|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|clr_reg~regout\);

-- Location: CLKCTRL_G0
\auto_hub|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X20_Y6_N17
\auto_hub|irsr_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~5_combout\,
	sdata => \~QIC_CREATED_GND~I_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(8));

-- Location: LCCOMB_X24_Y5_N6
\auto_hub|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: LCFF_X24_Y5_N7
\auto_hub|irsr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irsr_reg~13_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irsr_reg\(7));

-- Location: LCCOMB_X25_Y5_N6
\auto_hub|shadow_irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(7),
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_hub|shadow_irf_reg~9_combout\);

-- Location: LCFF_X25_Y5_N7
\auto_hub|shadow_irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|shadow_irf_reg~9_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|shadow_irf_reg[1][7]~regout\);

-- Location: LCCOMB_X25_Y5_N30
\auto_hub|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(7),
	datad => \auto_hub|shadow_irf_reg[1][7]~regout\,
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: LCFF_X25_Y5_N31
\auto_hub|irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|irf_reg~10_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|irf_reg[1][7]~regout\);

-- Location: LCCOMB_X20_Y4_N30
\auto_hub|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X20_Y4_N20
\auto_hub|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~2_combout\,
	datab => \auto_hub|node_ena~1_combout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: LCFF_X20_Y4_N21
\auto_hub|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|node_ena~3_combout\,
	aclr => \auto_hub|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X17_Y6_N26
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: LCCOMB_X18_Y7_N0
\auto_signaltap_0|sld_signaltap_body|reset_all~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|clr_reg~regout\,
	datad => \auto_hub|irf_reg[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\);

-- Location: LCFF_X18_Y7_N1
\auto_signaltap_0|sld_signaltap_body|reset_all\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\);

-- Location: CLKCTRL_G1
\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCFF_X17_Y6_N27
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\);

-- Location: LCFF_X9_Y7_N7
\auto_signaltap_0|sld_signaltap_body|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_hub|irf_reg[1][1]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|run~regout\);

-- Location: LCFF_X9_Y7_N5
\auto_signaltap_0|sld_signaltap_body|trigger_in_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SSEL~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_in_reg~regout\);

-- Location: LCCOMB_X17_Y6_N18
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~regout\,
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: LCFF_X9_Y4_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: LCFF_X9_Y4_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: LCCOMB_X9_Y4_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: LCFF_X9_Y4_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: LCCOMB_X9_Y4_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\);

-- Location: LCFF_X9_Y4_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: LCFF_X8_Y5_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: LCFF_X8_Y5_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: LCFF_X12_Y5_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: LCCOMB_X12_Y5_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\);

-- Location: LCFF_X12_Y5_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: LCCOMB_X12_Y5_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: LCFF_X12_Y5_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: LCCOMB_X12_Y5_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: LCFF_X12_Y5_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: LCFF_X12_Y5_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: LCCOMB_X12_Y5_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: LCFF_X12_Y5_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: LCCOMB_X13_Y5_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: LCFF_X13_Y5_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: LCFF_X13_Y5_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: LCFF_X13_Y5_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: LCCOMB_X13_Y5_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: LCFF_X13_Y5_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: LCFF_X14_Y4_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LCFF_X14_Y4_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: LCCOMB_X10_Y4_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: LCFF_X10_Y4_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: LCFF_X10_Y4_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LCCOMB_X10_Y4_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: LCFF_X10_Y4_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: LCCOMB_X13_Y4_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\);

-- Location: LCFF_X13_Y4_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: LCFF_X13_Y4_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LCFF_X13_Y4_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LCFF_X12_Y4_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: LCFF_X12_Y4_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LCFF_X12_Y4_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: LCCOMB_X9_Y4_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\);

-- Location: LCFF_X9_Y4_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: LCFF_X9_Y4_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LCCOMB_X9_Y4_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: LCFF_X9_Y4_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: LCFF_X9_Y4_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: LCCOMB_X10_Y5_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\);

-- Location: LCFF_X10_Y5_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LCCOMB_X9_Y5_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: LCFF_X9_Y5_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LCFF_X9_Y5_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: LCFF_X9_Y5_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: LCCOMB_X9_Y5_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: LCFF_X9_Y5_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LCCOMB_X10_Y5_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: LCFF_X10_Y5_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: LCFF_X10_Y5_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LCFF_X10_Y5_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LCFF_X13_Y5_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LCCOMB_X13_Y5_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: LCFF_X13_Y5_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LCFF_X13_Y5_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LCCOMB_X13_Y5_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: LCFF_X13_Y5_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: LCFF_X14_Y4_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LCCOMB_X14_Y4_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\);

-- Location: LCFF_X14_Y4_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LCFF_X14_Y4_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: LCFF_X10_Y4_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: LCCOMB_X14_Y4_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: LCFF_X14_Y4_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LCCOMB_X14_Y4_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: LCFF_X14_Y4_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: LCCOMB_X13_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\);

-- Location: LCFF_X13_Y4_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCCOMB_X13_Y4_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: LCFF_X13_Y4_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LCCOMB_X13_Y4_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: LCFF_X13_Y4_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LCCOMB_X13_Y4_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: LCFF_X13_Y4_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: LCCOMB_X13_Y4_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: LCFF_X13_Y4_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LCCOMB_X9_Y4_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: LCFF_X9_Y4_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: LCCOMB_X9_Y4_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\);

-- Location: LCFF_X9_Y4_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X9_Y4_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: LCFF_X9_Y4_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: LCCOMB_X9_Y4_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: LCFF_X9_Y4_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LCFF_X8_Y5_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LCFF_X8_Y5_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LCCOMB_X12_Y5_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: LCFF_X12_Y5_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LCFF_X12_Y5_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LCCOMB_X12_Y5_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: LCFF_X12_Y5_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LCCOMB_X12_Y5_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: LCFF_X12_Y5_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LCFF_X12_Y5_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: LCCOMB_X13_Y4_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\);

-- Location: LCFF_X13_Y4_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: LCCOMB_X13_Y5_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: LCFF_X13_Y5_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LCFF_X13_Y5_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LCCOMB_X13_Y5_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: LCFF_X13_Y5_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LCFF_X14_Y4_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LCCOMB_X14_Y4_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: LCFF_X14_Y4_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LCFF_X14_Y4_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: LCCOMB_X10_Y4_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X10_Y4_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LCFF_X10_Y4_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LCCOMB_X10_Y4_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X10_Y4_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LCFF_X13_Y4_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LCFF_X13_Y4_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: LCCOMB_X13_Y4_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X13_Y4_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LCCOMB_X12_Y4_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X12_Y4_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LCFF_X12_Y4_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCFF_X12_Y4_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCCOMB_X8_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: LCFF_X8_Y4_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCCOMB_X8_Y5_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X8_Y5_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LCCOMB_X8_Y5_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: LCFF_X8_Y5_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCCOMB_X8_Y5_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X8_Y5_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X8_Y5_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X8_Y5_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCFF_X8_Y5_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X8_Y5_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X8_Y5_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCFF_X8_Y6_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCFF_X8_Y5_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LCFF_X8_Y6_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCFF_X9_Y5_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X9_Y5_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X9_Y5_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X9_Y5_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X9_Y5_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X9_Y7_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_in_reg~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCFF_X9_Y7_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|trigger_in_reg~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\);

-- Location: LCCOMB_X9_Y7_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|trigger_in_reg~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCFF_X9_Y7_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCCOMB_X9_Y7_N26
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: LCFF_X9_Y7_N27
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X9_Y7_N30
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCFF_X9_Y7_N31
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X9_Y7_N20
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: LCFF_X9_Y7_N21
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LCFF_X9_Y7_N29
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X7_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\);

-- Location: LCCOMB_X9_Y7_N6
\auto_signaltap_0|sld_signaltap_body|collect_data\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\);

-- Location: LCFF_X7_Y6_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: LCCOMB_X7_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\);

-- Location: LCFF_X7_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LCCOMB_X7_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: LCFF_X7_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X7_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCFF_X7_Y6_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X7_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: LCFF_X7_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X6_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCFF_X6_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X7_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: LCFF_X7_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X6_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X6_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\);

-- Location: LCCOMB_X6_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\);

-- Location: LCCOMB_X7_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\);

-- Location: LCFF_X7_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(12));

-- Location: LCCOMB_X6_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\);

-- Location: LCCOMB_X6_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\);

-- Location: LCFF_X6_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(13));

-- Location: LCCOMB_X8_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\);

-- Location: LCCOMB_X8_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X7_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: LCFF_X7_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X7_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: LCFF_X7_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X9_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\);

-- Location: LCCOMB_X7_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\);

-- Location: LCFF_X7_Y6_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: LCCOMB_X8_Y5_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X8_Y5_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X8_Y5_N2
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\);

-- Location: LCFF_X8_Y5_N3
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12));

-- Location: LCFF_X10_Y6_N23
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11));

-- Location: LCFF_X10_Y5_N25
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: LCFF_X10_Y6_N19
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: LCCOMB_X10_Y5_N22
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X10_Y5_N23
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LCFF_X10_Y6_N15
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LCCOMB_X10_Y5_N12
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X10_Y5_N13
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCFF_X10_Y6_N11
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X10_Y5_N10
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCFF_X10_Y5_N11
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCFF_X10_Y6_N7
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X10_Y6_N30
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X10_Y6_N31
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X10_Y6_N28
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X10_Y6_N29
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCFF_X10_Y6_N3
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X10_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~28\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30\);

-- Location: LCCOMB_X10_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32\);

-- Location: LCCOMB_X10_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~32\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34\);

-- Location: LCCOMB_X8_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\);

-- Location: LCFF_X9_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~33_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: LCFF_X10_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~31_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: LCCOMB_X9_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\);

-- Location: LCCOMB_X10_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~34\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36\);

-- Location: LCCOMB_X10_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout\);

-- Location: LCFF_X9_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~37_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13));

-- Location: LCFF_X10_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~35_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12));

-- Location: LCCOMB_X9_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\);

-- Location: LCCOMB_X9_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\);

-- Location: LCCOMB_X8_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCFF_X8_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\);

-- Location: LCCOMB_X9_Y8_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\);

-- Location: LCFF_X9_Y8_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\);

-- Location: LCCOMB_X8_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LCCOMB_X8_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCFF_X8_Y8_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\);

-- Location: LCCOMB_X8_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X9_Y8_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCFF_X9_Y8_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\);

-- Location: LCCOMB_X8_Y8_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X8_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCFF_X8_Y8_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\);

-- Location: LCCOMB_X8_Y8_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X8_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCFF_X8_Y8_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\);

-- Location: LCCOMB_X8_Y8_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X8_Y8_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\);

-- Location: LCCOMB_X9_Y8_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: LCFF_X9_Y8_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\);

-- Location: LCCOMB_X8_Y8_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\);

-- Location: LCCOMB_X8_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\);

-- Location: LCFF_X8_Y8_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\);

-- Location: LCCOMB_X8_Y8_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\);

-- Location: LCCOMB_X8_Y8_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\);

-- Location: LCCOMB_X8_Y8_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\);

-- Location: LCCOMB_X9_Y8_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\);

-- Location: LCFF_X9_Y8_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\);

-- Location: LCCOMB_X8_Y8_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\);

-- Location: LCCOMB_X8_Y8_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X9_Y8_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\);

-- Location: LCFF_X9_Y8_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\);

-- Location: LCCOMB_X8_Y8_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\);

-- Location: LCCOMB_X9_Y8_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X8_Y8_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCCOMB_X9_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\);

-- Location: LCCOMB_X8_Y8_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\);

-- Location: LCCOMB_X9_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\);

-- Location: LCFF_X9_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\);

-- Location: LCCOMB_X9_Y7_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout\);

-- Location: LCCOMB_X9_Y7_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|run~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_in_trigger_module_enabled_gen:trigger_in_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|trig_mod_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: LCFF_X9_Y7_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\);

-- Location: LCFF_X10_Y4_N31
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2));

-- Location: LCCOMB_X10_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X10_Y4_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCFF_X10_Y4_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\);

-- Location: LCFF_X14_Y4_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3));

-- Location: LCCOMB_X14_Y4_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: LCFF_X14_Y4_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\);

-- Location: LCCOMB_X14_Y4_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCFF_X14_Y4_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\);

-- Location: LCFF_X13_Y5_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4));

-- Location: LCCOMB_X13_Y5_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y5_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCFF_X13_Y5_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\);

-- Location: LCCOMB_X10_Y4_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~5_combout\);

-- Location: LCFF_X12_Y4_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: LCFF_X12_Y4_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\);

-- Location: LCCOMB_X12_Y4_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y4_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCFF_X12_Y4_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCFF_X14_Y4_N15
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1));

-- Location: LCCOMB_X13_Y4_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y4_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: LCFF_X13_Y4_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\);

-- Location: LCCOMB_X13_Y4_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCFF_X13_Y4_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\);

-- Location: LCCOMB_X10_Y4_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~6_combout\);

-- Location: LCCOMB_X10_Y4_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~7_combout\);

-- Location: LCFF_X10_Y4_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[0]~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(0));

-- Location: LCCOMB_X8_Y6_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0_combout\);

-- Location: LCCOMB_X14_Y4_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y4_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCFF_X13_Y4_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\);

-- Location: LCCOMB_X10_Y4_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X10_Y4_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCFF_X10_Y4_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\);

-- Location: LCCOMB_X14_Y4_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X14_Y4_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCFF_X14_Y4_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\);

-- Location: LCCOMB_X9_Y5_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~10_combout\);

-- Location: LCCOMB_X12_Y4_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X12_Y4_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCFF_X12_Y4_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCCOMB_X9_Y5_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~9_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:1:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~11_combout\);

-- Location: LCFF_X9_Y5_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[1]~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1));

-- Location: LCCOMB_X8_Y6_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~0_combout\);

-- Location: LCCOMB_X13_Y4_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y4_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCFF_X13_Y4_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\);

-- Location: LCCOMB_X10_Y4_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\);

-- Location: LCFF_X10_Y4_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\);

-- Location: LCCOMB_X10_Y4_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X10_Y4_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCFF_X10_Y4_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\);

-- Location: LCCOMB_X13_Y5_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X13_Y5_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCFF_X13_Y5_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\);

-- Location: LCCOMB_X12_Y4_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~2_combout\);

-- Location: LCFF_X9_Y5_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7));

-- Location: LCCOMB_X8_Y5_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X8_Y5_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCFF_X8_Y5_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\);

-- Location: LCFF_X12_Y5_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_data_received\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6));

-- Location: LCCOMB_X12_Y5_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: LCFF_X12_Y5_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\);

-- Location: LCCOMB_X12_Y5_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCFF_X12_Y5_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\);

-- Location: LCFF_X9_Y4_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \SPI_MODULE|byte_received~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8));

-- Location: LCCOMB_X9_Y4_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X9_Y4_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCFF_X9_Y4_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\);

-- Location: LCCOMB_X12_Y4_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~1_combout\);

-- Location: LCCOMB_X12_Y4_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:2:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~3_combout\);

-- Location: LCCOMB_X12_Y4_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCFF_X12_Y4_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\);

-- Location: LCCOMB_X8_Y6_N8
\auto_signaltap_0|sld_signaltap_body|process_0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|process_0~2_combout\);

-- Location: LCCOMB_X8_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|cascade_drop~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|process_0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LCCOMB_X7_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\);

-- Location: LCFF_X7_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: LCFF_X10_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~29_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: LCCOMB_X10_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\);

-- Location: LCCOMB_X9_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCCOMB_X9_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\);

-- Location: LCFF_X9_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\);

-- Location: LCCOMB_X13_Y8_N8
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: LCFF_X13_Y8_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\);

-- Location: LCCOMB_X9_Y8_N26
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X9_Y7_N22
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X12_Y4_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~12_combout\);

-- Location: LCFF_X12_Y4_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go[2]~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(2));

-- Location: LCCOMB_X17_Y6_N6
\auto_signaltap_0|sld_signaltap_body|status_load_on~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][6]~regout\,
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\);

-- Location: LCCOMB_X13_Y7_N26
\auto_signaltap_0|sld_signaltap_body|status_register|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\);

-- Location: LCCOMB_X17_Y6_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X14_Y7_N4
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\);

-- Location: LCFF_X13_Y7_N27
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X13_Y7_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\);

-- Location: LCFF_X13_Y7_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X13_Y7_N30
\auto_signaltap_0|sld_signaltap_body|status_register|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\);

-- Location: LCFF_X13_Y7_N31
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X13_Y7_N4
\auto_signaltap_0|sld_signaltap_body|status_register|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\);

-- Location: LCFF_X13_Y7_N5
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X13_Y7_N18
\auto_signaltap_0|sld_signaltap_body|status_register|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|full_go\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\);

-- Location: LCFF_X13_Y7_N19
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X9_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCFF_X9_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\);

-- Location: LCFF_X13_Y8_N23
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X13_Y7_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\);

-- Location: LCFF_X13_Y7_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X13_Y7_N14
\auto_signaltap_0|sld_signaltap_body|status_register|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\);

-- Location: LCFF_X13_Y7_N15
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X17_Y6_N22
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][1]~regout\,
	datad => \auto_hub|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\);

-- Location: LCCOMB_X17_Y6_N2
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|node_ena[1]~reg0_regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X13_Y7_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\);

-- Location: LCFF_X13_Y7_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X13_Y7_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCFF_X13_Y7_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X9_Y8_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: LCFF_X9_Y8_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\);

-- Location: LCCOMB_X13_Y7_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCFF_X13_Y7_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCCOMB_X17_Y6_N4
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X17_Y6_N30
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~regout\,
	datab => \auto_hub|irf_reg[1][7]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	datad => \auto_hub|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: LCCOMB_X9_Y7_N24
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: LCFF_X9_Y7_N25
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\);

-- Location: LCCOMB_X13_Y8_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X13_Y8_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|irf_reg[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCFF_X13_Y8_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\);

-- Location: LCCOMB_X7_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~2_combout\);

-- Location: LCFF_X7_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\);

-- Location: LCCOMB_X13_Y8_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: LCFF_X14_Y8_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\);

-- Location: LCCOMB_X15_Y8_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X17_Y8_N30
\auto_signaltap_0|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LCCOMB_X15_Y8_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X18_Y8_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\);

-- Location: LCCOMB_X18_Y8_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\);

-- Location: LCCOMB_X17_Y8_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X17_Y8_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X17_Y8_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCFF_X17_Y8_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCCOMB_X17_Y8_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCFF_X17_Y8_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCCOMB_X17_Y8_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|node_ena[1]~reg0_regout\,
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X18_Y8_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\);

-- Location: LCCOMB_X17_Y8_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\);

-- Location: LCFF_X17_Y8_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCCOMB_X17_Y8_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: LCFF_X17_Y8_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X18_Y8_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\);

-- Location: LCFF_X15_Y8_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X14_Y8_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	sload => VCC,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X14_Y8_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCFF_X14_Y8_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCFF_X8_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\);

-- Location: LCFF_X13_Y8_N29
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X14_Y8_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCFF_X14_Y8_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\);

-- Location: LCCOMB_X14_Y8_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: LCFF_X14_Y8_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X8_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\);

-- Location: LCFF_X8_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\);

-- Location: LCCOMB_X13_Y8_N20
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: LCFF_X13_Y8_N21
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCFF_X13_Y8_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\);

-- Location: LCCOMB_X14_Y8_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: LCFF_X14_Y8_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X14_Y9_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: LCFF_X14_Y9_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCCOMB_X14_Y9_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: LCFF_X14_Y9_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X14_Y9_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: LCFF_X14_Y9_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCCOMB_X14_Y9_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: LCFF_X14_Y9_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X17_Y6_N12
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datac => \auto_hub|irf_reg[1][3]~regout\,
	datad => \auto_hub|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: LCCOMB_X17_Y6_N24
\auto_signaltap_0|sld_signaltap_body|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	datac => \auto_hub|irf_reg[1][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X22_Y4_N22
\auto_hub|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X25_Y4_N2
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X25_Y4_N4
\auto_hub|hub_info_reg|word_counter[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~10\);

-- Location: LCCOMB_X25_Y4_N6
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~10\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X22_Y4_N28
\auto_hub|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X19_Y4_N20
\auto_hub|hub_info_reg|word_counter[3]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~12_combout\);

-- Location: LCFF_X25_Y4_N7
\auto_hub|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X22_Y4_N12
\auto_hub|hub_info_reg|word_counter[3]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter[3]~11_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|word_counter[3]~19_combout\);

-- Location: LCFF_X25_Y4_N3
\auto_hub|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: LCFF_X25_Y4_N5
\auto_hub|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X21_Y4_N16
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X21_Y4_N20
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCFF_X25_Y4_N9
\auto_hub|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X21_Y4_N30
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X22_Y4_N26
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X21_Y4_N24
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X22_Y4_N30
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X19_Y4_N30
\auto_hub|hub_info_reg|WORD_SR[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: LCFF_X22_Y4_N31
\auto_hub|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X22_Y4_N18
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X22_Y4_N19
\auto_hub|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X22_Y4_N16
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCFF_X22_Y4_N17
\auto_hub|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X24_Y4_N8
\auto_hub|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo_bypass_reg~regout\,
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X22_Y4_N10
\auto_hub|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo_bypass_reg~regout\,
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X22_Y4_N4
\auto_hub|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|tdo~0_combout\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|tdo~1_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X18_Y4_N0
\auto_hub|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~4_combout\,
	datab => \auto_hub|tdo~3_combout\,
	datac => \auto_hub|tdo~regout\,
	datad => \auto_hub|tdo~2_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: LCFF_X18_Y4_N1
\auto_hub|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|tdo~5_combout\,
	aclr => \auto_hub|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|tdo~regout\);

-- Location: LCCOMB_X18_Y4_N2
\auto_hub|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~regout\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \key0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led0);

-- Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \FGD|clk1hz~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led1);

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MISO~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SPI_MODULE|HYM_send\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MISO);

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OUT_final[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \E_s|OUT_final[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OUT_final(0));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OUT_final[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \E_s|OUT_final[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OUT_final(1));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OUT_final[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \E_s|OUT_final[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OUT_final(2));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OUT_final[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \E_s|OUT_final[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OUT_final(3));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \p_w_m|LessThan0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out);

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \p_w_m|LessThan1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out2);

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out3);

-- Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out4);

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out5~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out5);

-- Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out6~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out6);

-- Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out7~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out7);

-- Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out8~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out8);

-- Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out9~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out9);

-- Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PWM_out_vent~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \p_w_m|LessThan2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PWM_out_vent);

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\flag_five_sec~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \F_S|ALT_INV_flag_five_sec~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_flag_five_sec);

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Data_H_test~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Hum|Data_H_test~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Data_H_test);

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\test_word_received~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SPI_MODULE|byte_received~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_test_word_received);

-- Location: LCCOMB_X3_Y6_N0
\auto_hub|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|clr_reg~regout\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X21_Y4_N6
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: LCFF_X9_Y7_N1
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk50M~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~regout\);

-- Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


