<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_364{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2_364{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_364{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_364{left:122px;bottom:1053px;letter-spacing:-0.11px;}
#t5_364{left:186px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_364{left:311px;bottom:1053px;letter-spacing:-0.17px;word-spacing:0.1px;}
#t7_364{left:452px;bottom:1053px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t8_364{left:311px;bottom:1036px;}
#t9_364{left:325px;bottom:1036px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ta_364{left:311px;bottom:1019px;}
#tb_364{left:325px;bottom:1019px;letter-spacing:-0.12px;}
#tc_364{left:311px;bottom:1002px;}
#td_364{left:325px;bottom:1002px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_364{left:311px;bottom:985px;}
#tf_364{left:325px;bottom:985px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_364{left:311px;bottom:968px;}
#th_364{left:325px;bottom:968px;letter-spacing:-0.11px;}
#ti_364{left:311px;bottom:952px;}
#tj_364{left:325px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_364{left:311px;bottom:935px;}
#tl_364{left:325px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tm_364{left:311px;bottom:918px;}
#tn_364{left:325px;bottom:918px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#to_364{left:325px;bottom:901px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tp_364{left:122px;bottom:878px;letter-spacing:-0.11px;}
#tq_364{left:194px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_364{left:311px;bottom:878px;letter-spacing:-0.17px;word-spacing:0.1px;}
#ts_364{left:452px;bottom:878px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tt_364{left:311px;bottom:862px;}
#tu_364{left:325px;bottom:862px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tv_364{left:122px;bottom:839px;letter-spacing:-0.12px;}
#tw_364{left:201px;bottom:839px;letter-spacing:-0.12px;}
#tx_364{left:311px;bottom:839px;}
#ty_364{left:325px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_364{left:311px;bottom:822px;}
#t10_364{left:325px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_364{left:311px;bottom:805px;}
#t12_364{left:325px;bottom:805px;letter-spacing:-0.13px;}
#t13_364{left:311px;bottom:788px;}
#t14_364{left:325px;bottom:788px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_364{left:325px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t16_364{left:311px;bottom:755px;}
#t17_364{left:325px;bottom:755px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_364{left:325px;bottom:738px;letter-spacing:-0.33px;}
#t19_364{left:311px;bottom:721px;}
#t1a_364{left:325px;bottom:721px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_364{left:311px;bottom:704px;}
#t1c_364{left:325px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1d_364{left:122px;bottom:681px;letter-spacing:-0.11px;}
#t1e_364{left:204px;bottom:681px;letter-spacing:-0.11px;}
#t1f_364{left:311px;bottom:681px;}
#t1g_364{left:325px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_364{left:311px;bottom:664px;}
#t1i_364{left:325px;bottom:664px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_364{left:325px;bottom:648px;letter-spacing:-0.12px;}
#t1k_364{left:122px;bottom:625px;letter-spacing:-0.1px;}
#t1l_364{left:204px;bottom:625px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_364{left:311px;bottom:625px;}
#t1n_364{left:325px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1o_364{left:311px;bottom:608px;}
#t1p_364{left:325px;bottom:608px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1q_364{left:325px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_364{left:122px;bottom:568px;letter-spacing:-0.26px;}
#t1s_364{left:201px;bottom:568px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1t_364{left:311px;bottom:568px;letter-spacing:-0.17px;word-spacing:0.1px;}
#t1u_364{left:452px;bottom:568px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1v_364{left:311px;bottom:551px;}
#t1w_364{left:325px;bottom:551px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1x_364{left:311px;bottom:535px;}
#t1y_364{left:325px;bottom:535px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1z_364{left:311px;bottom:518px;}
#t20_364{left:325px;bottom:518px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t21_364{left:311px;bottom:501px;}
#t22_364{left:325px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t23_364{left:325px;bottom:484px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t24_364{left:325px;bottom:467px;letter-spacing:-0.11px;}
#t25_364{left:122px;bottom:444px;letter-spacing:-0.1px;}
#t26_364{left:201px;bottom:444px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t27_364{left:311px;bottom:444px;}
#t28_364{left:325px;bottom:444px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t29_364{left:311px;bottom:428px;}
#t2a_364{left:325px;bottom:428px;letter-spacing:-0.11px;}
#t2b_364{left:122px;bottom:405px;letter-spacing:-0.11px;}
#t2c_364{left:187px;bottom:405px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t2d_364{left:311px;bottom:405px;letter-spacing:-0.17px;word-spacing:0.1px;}
#t2e_364{left:452px;bottom:405px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t2f_364{left:311px;bottom:388px;}
#t2g_364{left:325px;bottom:388px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t2h_364{left:311px;bottom:371px;}
#t2i_364{left:325px;bottom:371px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2j_364{left:122px;bottom:348px;letter-spacing:-0.11px;}
#t2k_364{left:191px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_364{left:311px;bottom:348px;letter-spacing:-0.17px;word-spacing:0.1px;}
#t2m_364{left:452px;bottom:348px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t2n_364{left:311px;bottom:331px;}
#t2o_364{left:325px;bottom:331px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t2p_364{left:311px;bottom:315px;letter-spacing:-0.11px;}
#t2q_364{left:311px;bottom:298px;letter-spacing:-0.11px;}
#t2r_364{left:311px;bottom:281px;}
#t2s_364{left:325px;bottom:281px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_364{left:122px;bottom:258px;letter-spacing:-0.11px;}
#t2u_364{left:186px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_364{left:311px;bottom:258px;}
#t2w_364{left:325px;bottom:258px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2x_364{left:311px;bottom:241px;}
#t2y_364{left:325px;bottom:241px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2z_364{left:311px;bottom:224px;}
#t30_364{left:325px;bottom:224px;letter-spacing:-0.18px;word-spacing:0.07px;}
#t31_364{left:122px;bottom:201px;letter-spacing:-0.11px;}
#t32_364{left:197px;bottom:201px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t33_364{left:311px;bottom:201px;letter-spacing:-0.17px;word-spacing:0.11px;}
#t34_364{left:452px;bottom:201px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t35_364{left:312px;bottom:185px;}
#t36_364{left:325px;bottom:185px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t37_364{left:325px;bottom:168px;letter-spacing:-0.12px;}
#t38_364{left:312px;bottom:151px;}
#t39_364{left:325px;bottom:151px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t3a_364{left:106px;bottom:1078px;letter-spacing:-0.14px;}
#t3b_364{left:226px;bottom:1078px;letter-spacing:-0.16px;}
#t3c_364{left:537px;bottom:1078px;letter-spacing:-0.14px;}

.s1_364{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_364{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_364{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts364" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg364" style="-webkit-user-select: none;"><object width="935" height="1210" data="364/364.svg" type="image/svg+xml" id="pdf364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_364" class="t s1_364">Revision History </span>
<span id="t2_364" class="t s2_364">364 </span><span id="t3_364" class="t s2_364">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_364" class="t s3_364">2.81 </span><span id="t5_364" class="t s3_364">September 22, 2009 </span><span id="t6_364" class="t s3_364">MIPS Technologies-only </span><span id="t7_364" class="t s3_364">release for internal review: </span>
<span id="t8_364" class="t s3_364">• </span><span id="t9_364" class="t s3_364">ContextConfig Register description added. </span>
<span id="ta_364" class="t s3_364">• </span><span id="tb_364" class="t s3_364">Context Register description updated for SmartMIPS behavior. </span>
<span id="tc_364" class="t s3_364">• </span><span id="td_364" class="t s3_364">EntryLo* register descriptions updated for RI &amp; XI bits. </span>
<span id="te_364" class="t s3_364">• </span><span id="tf_364" class="t s3_364">TLB description and pseudo-code updated for RI &amp; XI bits. </span>
<span id="tg_364" class="t s3_364">• </span><span id="th_364" class="t s3_364">PageMask register updated for RIE and XIE bits. </span>
<span id="ti_364" class="t s3_364">• </span><span id="tj_364" class="t s3_364">Config3 register updated for CTXTC and RXI bits. </span>
<span id="tk_364" class="t s3_364">• </span><span id="tl_364" class="t s3_364">Reserve MCU ASE bits in C0_Cause and C0_Status. </span>
<span id="tm_364" class="t s3_364">• </span><span id="tn_364" class="t s3_364">Clean up description for KScratch registers - selects 2&amp;3 are recommended, but additional </span>
<span id="to_364" class="t s3_364">scratch registers are allowed. </span>
<span id="tp_364" class="t s3_364">2.82 </span><span id="tq_364" class="t s3_364">January 19, 2010 </span><span id="tr_364" class="t s3_364">MIPS Technologies-only </span><span id="ts_364" class="t s3_364">release for internal review: </span>
<span id="tt_364" class="t s3_364">• </span><span id="tu_364" class="t s3_364">Added Debug2 register. </span>
<span id="tv_364" class="t s3_364">3.00 </span><span id="tw_364" class="t s3_364">March 8, 2010 </span><span id="tx_364" class="t s3_364">• </span><span id="ty_364" class="t s3_364">RI/XI feature moved from SmartMIPS ASE. </span>
<span id="tz_364" class="t s3_364">• </span><span id="t10_364" class="t s3_364">microMIPS features added </span>
<span id="t11_364" class="t s3_364">• </span><span id="t12_364" class="t s3_364">MCU ASE features added. </span>
<span id="t13_364" class="t s3_364">• </span><span id="t14_364" class="t s3_364">XI and RI exceptions can be programmed to use their own exception codes instead of using </span>
<span id="t15_364" class="t s3_364">TLBL code. </span>
<span id="t16_364" class="t s3_364">• </span><span id="t17_364" class="t s3_364">XI and RI can be independently implemented as XIE and RIE bits are allowed to be Read- </span>
<span id="t18_364" class="t s3_364">Only. </span>
<span id="t19_364" class="t s3_364">• </span><span id="t1a_364" class="t s3_364">TCOpt Register added to C0 Register list. </span>
<span id="t1b_364" class="t s3_364">• </span><span id="t1c_364" class="t s3_364">Added encoding (0x7) for 32 sets for one cache way. </span>
<span id="t1d_364" class="t s3_364">3.05 </span><span id="t1e_364" class="t s3_364">July 07, 2010 </span><span id="t1f_364" class="t s3_364">• </span><span id="t1g_364" class="t s3_364">CMGCRBase register added. </span>
<span id="t1h_364" class="t s3_364">• </span><span id="t1i_364" class="t s3_364">Lower bits of C0_Context register allowed to be write-able if Config3.CTXTC=1 and </span>
<span id="t1j_364" class="t s3_364">Config3.SM=0. </span>
<span id="t1k_364" class="t s3_364">3.10 </span><span id="t1l_364" class="t s3_364">July 27, 2010 </span><span id="t1m_364" class="t s3_364">• </span><span id="t1n_364" class="t s3_364">Add XContextConfig register. </span>
<span id="t1o_364" class="t s3_364">• </span><span id="t1p_364" class="t s3_364">Explain the limits of the BadVPN2 field within Context and XContext registers and the rela- </span>
<span id="t1q_364" class="t s3_364">tionships with the writable bits within ContextConfig and XContextConfig registers. </span>
<span id="t1r_364" class="t s3_364">3.11 </span><span id="t1s_364" class="t s3_364">April 24, 2011 </span><span id="t1t_364" class="t s3_364">MIPS Technologies-only </span><span id="t1u_364" class="t s3_364">release for internal review: </span>
<span id="t1v_364" class="t s3_364">• </span><span id="t1w_364" class="t s3_364">FPR registers are UNPREDICTABLE after change of Status.FR bit. </span>
<span id="t1x_364" class="t s3_364">• </span><span id="t1y_364" class="t s3_364">1004K did not support CCA=0 </span>
<span id="t1z_364" class="t s3_364">• </span><span id="t20_364" class="t s3_364">Config4 - KScratch Registers, mention that select 1 is reserved for future debugger use. </span>
<span id="t21_364" class="t s3_364">• </span><span id="t22_364" class="t s3_364">Context Register - the bit subscripts describing which VA bits go into the BadVPN2 field was </span>
<span id="t23_364" class="t s3_364">incorrect for the case when the ContextConfig register is used. The correct VA bits are 31:31- </span>
<span id="t24_364" class="t s3_364">((X-Y)-1) for MIPS32, 63:63-((X-Y)-1) for MIPS64. </span>
<span id="t25_364" class="t s3_364">3.12 </span><span id="t26_364" class="t s3_364">April 28, 2011 </span><span id="t27_364" class="t s3_364">• </span><span id="t28_364" class="t s3_364">XContext &amp; XContextConfig registers - be more explicit of the SEGBITS limitations. </span>
<span id="t29_364" class="t s3_364">• </span><span id="t2a_364" class="t s3_364">ContextConfig Register is only 32-bits in width to be more compatible to MIPS32. </span>
<span id="t2b_364" class="t s3_364">3.13 </span><span id="t2c_364" class="t s3_364">November 10, 2011 </span><span id="t2d_364" class="t s3_364">MIPS Technologies-only </span><span id="t2e_364" class="t s3_364">release for internal review: </span>
<span id="t2f_364" class="t s3_364">• </span><span id="t2g_364" class="t s3_364">MIPS32 compatibility location for RI/XI EntryLo bits. </span>
<span id="t2h_364" class="t s3_364">• </span><span id="t2i_364" class="t s3_364">Nested Exception handling support. Config5 register added. </span>
<span id="t2j_364" class="t s3_364">3.14 </span><span id="t2k_364" class="t s3_364">February 17, 2012 </span><span id="t2l_364" class="t s3_364">MIPS Technologies-only </span><span id="t2m_364" class="t s3_364">release for internal review: </span>
<span id="t2n_364" class="t s3_364">• </span><span id="t2o_364" class="t s3_364">Segmentation Control, EVA scheme added: </span>
<span id="t2p_364" class="t s3_364">a) Adds SegCfg0, SegCfg1, SegCfg2 registers </span>
<span id="t2q_364" class="t s3_364">b) SegCtl - Modifies EBase, Config3. </span>
<span id="t2r_364" class="t s3_364">• </span><span id="t2s_364" class="t s3_364">TLB Invalidate feature. </span>
<span id="t2t_364" class="t s3_364">3.50 </span><span id="t2u_364" class="t s3_364">September 20, 2012 </span><span id="t2v_364" class="t s3_364">• </span><span id="t2w_364" class="t s3_364">Added BadInstr &amp; BadInstrP registers. </span>
<span id="t2x_364" class="t s3_364">• </span><span id="t2y_364" class="t s3_364">Added extended ASID field in EntryHi and WatchHi. </span>
<span id="t2z_364" class="t s3_364">• </span><span id="t30_364" class="t s3_364">Added Hardware Page Table Walking Feature </span>
<span id="t31_364" class="t s3_364">3.51 </span><span id="t32_364" class="t s3_364">October 2, 2012 </span><span id="t33_364" class="t s3_364">MIPS Technologies-only </span><span id="t34_364" class="t s3_364">release for internal review: </span>
<span id="t35_364" class="t s3_364">• </span><span id="t36_364" class="t s3_364">Hardware Page Table Walker - previous description wasn’t fully correct. PTEVld bit is only </span>
<span id="t37_364" class="t s3_364">used for Directory PTE entries as leaf PTE entries are always loaded from memory. </span>
<span id="t38_364" class="t s3_364">• </span><span id="t39_364" class="t s3_364">Added TLB init routine for SegmentationControl/EVA. </span>
<span id="t3a_364" class="t s1_364">Revision </span><span id="t3b_364" class="t s1_364">Date </span><span id="t3c_364" class="t s1_364">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
