$date
	Mon Sep 08 14:49:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_SR $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # R $end
$var reg 1 $ RST $end
$var reg 1 % S $end
$scope module newSR $end
$var wire 1 & R $end
$var wire 1 ' S $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
1)
0(
0'
0&
0%
1$
0#
0"
x!
$end
#5
0*
0!
1"
1(
#8
0$
0)
#10
0"
0(
#15
1"
1(
#20
0"
0(
#25
1"
1(
#29
1%
1'
#30
0"
0(
#35
1*
1!
1"
1(
#39
0%
0'
#40
0"
0(
#45
1"
1(
#49
1#
1&
#50
0"
0(
#55
0*
0!
1"
1(
#59
0#
0&
#60
0"
0(
#65
1"
1(
#69
1%
1'
#70
0"
0(
#75
1*
1!
1"
1(
#79
1#
1&
#80
0"
0(
#85
x*
x!
1"
1(
#89
0#
0&
0%
0'
#90
0"
0(
#95
1"
1(
#100
0"
0(
#104
