-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\fec_ber_hw\awgn_channel_src_tvalid_hold.vhd
-- Created: 2022-10-06 15:11:23
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: awgn_channel_src_tvalid_hold
-- Source Path: fec_ber_hw/AWGN Channel/sample_and_hold/tvalid hold
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY awgn_channel_src_tvalid_hold IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In1                               :   IN    std_logic;
        alpha                             :   OUT   std_logic
        );
END awgn_channel_src_tvalid_hold;


ARCHITECTURE rtl OF awgn_channel_src_tvalid_hold IS

  -- Component Declarations
  COMPONENT awgn_channel_src_Sample_and_Hold1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          In_rsvd                         :   IN    std_logic;
          Trigger                         :   IN    std_logic;
          alpha                           :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : awgn_channel_src_Sample_and_Hold1
    USE ENTITY work.awgn_channel_src_Sample_and_Hold1(rtl);

  -- Signals
  SIGNAL Sample_and_Hold1_out1            : std_logic;
  SIGNAL HDL_Counter_out1                 : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL OR_out1                          : std_logic;

BEGIN
  u_Sample_and_Hold1 : awgn_channel_src_Sample_and_Hold1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              In_rsvd => In1,
              Trigger => OR_out1,
              alpha => Sample_and_Hold1_out1
              );

  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 7
  HDL_Counter_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter_out1 <= to_unsigned(16#0#, 3);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND Sample_and_Hold1_out1 = '1' THEN
        HDL_Counter_out1 <= HDL_Counter_out1 + to_unsigned(16#1#, 3);
      END IF;
    END IF;
  END PROCESS HDL_Counter_process;


  
  Compare_To_Constant_out1 <= '1' WHEN HDL_Counter_out1 = to_unsigned(16#7#, 3) ELSE
      '0';

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Compare_To_Constant_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  OR_out1 <= Delay1_out1 OR In1;

  alpha <= Sample_and_Hold1_out1;

END rtl;

