
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
use IEEE.STD_LOGIC_arith.ALL;

entity SR_FF is
    Port ( SET,RST : in STD_LOGIC;
			  CLK : in  STD_LOGIC;
			  S : in  STD_LOGIC;
           R : in  STD_LOGIC;
           Q : out  STD_LOGIC);
end SR_FF;

architecture Behavioral of SR_FF is

begin

PROCESS (SET, RST, CLK, S, R)
variable t : std_logic;

begin
if (RST = '1') then
	t := '0';
elsif (SET = '1') then
	t := '1';
elsif (SET = '0' and RST = '0' and rising_edge(CLK)) then
	if (S /= R) then
		t := S;
	elsif (S = '1' and R = '1') then
		t := 'Z';
	end if;
end if;
Q <= t;

end process;

end Behavioral;
