// Seed: 2568582248
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  assign id_3 = (id_1);
  logic id_3;
  type_7(
      1, {1, id_4, id_4}, id_4
  ); timeunit 1ps;
  logic id_5 = 1;
endmodule
