

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon May 16 19:16:00 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        Transpose_FIR
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    | Modules| Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    | & Loops| Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ fir   |     -|  -0.44|        2|  20.000|         -|        1|     -|       yes|     -|   -|  1335 (3%)|  943 (4%)|    -|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+

