0.7
2020.2
May 22 2024
19:03:11
C:/EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.sim/sim_1/synth/func/xsim/ADC_CONTROL_TOP_func_synth.vhd,1730293447,vhdl,,,,\pulse_train_gen__parameterized1\;adc_control;adc_control_top;clk_wiz_0;clk_wiz_0_clk_wiz;pulse_gen_invert;pulse_train_gen,,,,,,,,
C:/EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.sim/sim_1/synth/func/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
