Running: xsim.dir/axi_FPGA_configuration_controller_testbench_behav/xsimk.exe -simmode gui -wdb axi_FPGA_configuration_controller_testbench_behav.wdb -simrunnum 0 -socket 50105
Design successfully loaded
Design Loading Memory Usage: 24636 KB (Peak: 24636 KB)
Design Loading CPU Usage: 139 ms
Simulation completed
Simulation Memory Usage: 145784 KB (Peak: 145784 KB)
Simulation CPU Usage: 17284 ms
