#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun May 13 13:33:49 2018
# Process ID: 3628
# Current directory: /home/adadek/workspace/SoC_Design
# Command line: vivado
# Log file: /home/adadek/workspace/SoC_Design/vivado.log
# Journal file: /home/adadek/workspace/SoC_Design/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/adadek/workspace/SoC_Design/vivado/soc_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/ip_repo/AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6121.914 ; gain = 67.914 ; free physical = 9387 ; free virtual = 16148
update_compile_order -fileset sources_1
open_bd_design {/home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- ttu.ee:user:AXI_AUDIO:1.0 - AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:module_ref:mixer:1.0 - mixer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FILTER_IIR_0/FILTER_DONE(undef) and /processing_system7_0/IRQ_F2P(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <soc_project> from BD file </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6231.941 ; gain = 69.156 ; free physical = 9287 ; free virtual = 16049
delete_bd_objs [get_bd_nets FILTER_IIR_0_AUDIO_OUT_R]
delete_bd_objs [get_bd_nets FILTER_IIR_0_AUDIO_OUT_L]
set_property location {2 651 54} [get_bd_cells mixer_0]
set_property location {4.5 2530 212} [get_bd_cells mixer_0]
set_property location {5 2367 231} [get_bd_cells mixer_0]
connect_bd_net [get_bd_pins FILTER_IIR_0/AUDIO_OUT_L] [get_bd_pins mixer_0/audio_channel_a_left_in]
connect_bd_net [get_bd_pins FILTER_IIR_0/AUDIO_OUT_R] [get_bd_pins mixer_0/audio_channel_a_right_in]
delete_bd_objs [get_bd_nets FILTER_IIR_0_AUDIO_OUT_R]
connect_bd_net [get_bd_pins FILTER_IIR_0/AUDIO_OUT_R] [get_bd_pins mixer_0/audio_channel_a_right_in]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins zed_audio_0/hphone_r]
connect_bd_net [get_bd_pins FILTER_IIR_1/AUDIO_OUT_L] [get_bd_pins mixer_0/audio_channel_b_left_in]
connect_bd_net [get_bd_pins FILTER_IIR_1/AUDIO_OUT_R] [get_bd_pins mixer_0/audio_channel_b_right_in]
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
close_project
open_project -read_only /home/adadek/workspace/project/vivado/project.xpr
INFO: [Project 1-313] Project file moved from '/home/INTRA/chakal/workspace/project/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1663] The design 'project.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'project.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
project_auto_pc_0
project_rst_processing_system7_0_100M_0
project_zed_audio_0_0
project_xbar_0
project_axi_gpio_1_0
project_xlconcat_2_0
project_xlconstant_0_0
project_processing_system7_0_axi_periph_0
project_FILTER_IIR_0_1
project_xlconcat_0_0
project_FILTER_IIR_0_0
project_ZedboardOLED_0_0
project_Volume_Pregain_0_1
project_mixer_0_0
project_axi_gpio_0_0
project_MY_AXI_AUDIO_0_0
project_Volume_Pregain_0_0
project_processing_system7_0_0
project_xlconcat_1_0

WARNING: [Project 1-229] Project 'project.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
update_compile_order -fileset sources_1
open_project /home/adadek/workspace/SoC_Design/vivado/soc_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/ip_repo/AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6272.738 ; gain = 0.000 ; free physical = 9216 ; free virtual = 15978
update_compile_order -fileset sources_1
current_project project
open_bd_design {/home/adadek/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- Cyril_IP:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MY_AXI_AUDIO:1.0 - MY_AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <project> from BD file </home/adadek/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd>
current_project soc_project
open_bd_design {/home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ttu.ee:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- ttu.ee:user:AXI_AUDIO:1.0 - AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:module_ref:mixer:1.0 - mixer_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zed_audio_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FILTER_IIR_0/FILTER_DONE(undef) and /processing_system7_0/IRQ_F2P(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <soc_project> from BD file </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 6350.699 ; gain = 12.016 ; free physical = 9126 ; free virtual = 15887
regenerate_bd_layout
current_project project
current_project soc_project
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1.5 216 599} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets FILTER_IIR_0_FILTER_DONE]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins FILTER_IIR_0/FILTER_DONE] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins FILTER_IIR_1/FILTER_DONE] [get_bd_pins xlconcat_0/In0]
current_project project
current_project soc_project
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_CORE0_FIQ_INTR {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
regenerate_bd_layout
current_project project
current_project soc_project
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
current_project project
current_project soc_project
set_property  ip_repo_paths  {/home/adadek/workspace/SoC_Design/IPs/zedboard_audio /home/adadek/workspace/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0 /home/adadek/workspace/SoC_Design/IPs/Volume_Pregain_1.0 /home/adadek/workspace/SoC_Design/IPs/FILTER_IIR_1.0 /home/adadek/workspace/SoC_Design/ip_repo/AXI_AUDIO_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/IPs/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adadek/workspace/SoC_Design/ip_repo/AXI_AUDIO_1.0'.
startgroup
create_bd_cell -type ip -vlnv tamu.edu:user:ZedboardOLED:1.0 ZedboardOLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ZedboardOLED_0/S00_AXI]
</ZedboardOLED_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C50000 [ 64K ]>
current_project project
current_project soc_project
add_files -fileset constrs_1 -norecurse /home/adadek/workspace/SoC_Design/IPs/OLED/oled_constraints.xdc
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
regenerate_bd_layout
regenerate_bd_layout
current_project project
current_project soc_project
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
validate_bd_design
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_8bits ( DIP switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_8bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
current_project project
current_project soc_project
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ui/bd_14377381.ui> 
validate_bd_design -force
save_bd_design
Wrote  : </home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/soc_project.bd> 
reset_run synth_1
reset_run soc_project_processing_system7_0_0_synth_1
reset_run soc_project_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'soc_project.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/synth/soc_project.vhd
VHDL Output written to : /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/sim/soc_project.vhd
VHDL Output written to : /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hdl/soc_project_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1972] Upgraded charLib from Block Memory Generator 8.2 to Block Memory Generator 8.4
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/ip/soc_project_auto_pc_0/soc_project_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hw_handoff/soc_project.hwh
Generated Block Design Tcl file /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/hw_handoff/soc_project_bd.tcl
Generated Hardware Definition File /home/adadek/workspace/SoC_Design/vivado/soc_project.srcs/sources_1/bd/soc_project/synth/soc_project.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP soc_project_Volume_Pregain_1_0, cache-ID = ac7c35b6594a25f4; cache size = 10.797 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP soc_project_FILTER_IIR_1_0, cache-ID = 0e700f93ac8fd145; cache size = 10.797 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP soc_project_auto_pc_0, cache-ID = 6ad8981a62bd9ad5; cache size = 10.797 MB.
[Sun May 13 18:12:36 2018] Launched soc_project_processing_system7_0_0_synth_1, soc_project_xbar_0_synth_1, soc_project_AXI_AUDIO_0_0_synth_1, soc_project_mixer_0_0_synth_1, soc_project_axi_gpio_0_0_synth_1, soc_project_xlconcat_0_0_synth_1, soc_project_ZedboardOLED_0_0_synth_1, synth_1...
Run output will be captured here:
soc_project_processing_system7_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_processing_system7_0_0_synth_1/runme.log
soc_project_xbar_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_xbar_0_synth_1/runme.log
soc_project_AXI_AUDIO_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_AXI_AUDIO_0_0_synth_1/runme.log
soc_project_mixer_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_mixer_0_0_synth_1/runme.log
soc_project_axi_gpio_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_axi_gpio_0_0_synth_1/runme.log
soc_project_xlconcat_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_xlconcat_0_0_synth_1/runme.log
soc_project_ZedboardOLED_0_0_synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/soc_project_ZedboardOLED_0_0_synth_1/runme.log
synth_1: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/synth_1/runme.log
[Sun May 13 18:12:38 2018] Launched impl_1...
Run output will be captured here: /home/adadek/workspace/SoC_Design/vivado/soc_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 7060.289 ; gain = 256.336 ; free physical = 8562 ; free virtual = 15380
