{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771064986395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771064986395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:29:46 2026 " "Processing started: Sat Feb 14 11:29:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771064986395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064986395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064986395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771064986577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771064986577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "_VHDL/debounce.vhd" "" { Text "C:/Users/stefa/Desktop/template/_VHDL/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990551 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "_VHDL/debounce.vhd" "" { Text "C:/Users/stefa/Desktop/template/_VHDL/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064990551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990552 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064990552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_vhdl/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file _vhdl/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "_vhdl/clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/clock_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990553 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "_vhdl/clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/clock_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771064990553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064990553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771064990583 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_reset top.vhd(36) " "VHDL Signal Declaration warning at top.vhd(36): used explicit default value for signal \"w_reset\" because signal was never assigned a value" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn0 top.vhd(45) " "Verilog HDL or VHDL warning at top.vhd(45): object \"w_btn0\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn1 top.vhd(46) " "Verilog HDL or VHDL warning at top.vhd(46): object \"w_btn1\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn2 top.vhd(47) " "Verilog HDL or VHDL warning at top.vhd(47): object \"w_btn2\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn3 top.vhd(48) " "Verilog HDL or VHDL warning at top.vhd(48): object \"w_btn3\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_btn4 top.vhd(49) " "Verilog HDL or VHDL warning at top.vhd(49): object \"w_btn4\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn0 top.vhd(51) " "Verilog HDL or VHDL warning at top.vhd(51): object \"w_deb_btn0\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn1 top.vhd(52) " "Verilog HDL or VHDL warning at top.vhd(52): object \"w_deb_btn1\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn2 top.vhd(53) " "Verilog HDL or VHDL warning at top.vhd(53): object \"w_deb_btn2\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn3 top.vhd(54) " "Verilog HDL or VHDL warning at top.vhd(54): object \"w_deb_btn3\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_deb_btn4 top.vhd(55) " "Verilog HDL or VHDL warning at top.vhd(55): object \"w_deb_btn4\" assigned a value but never read" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771064990587 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Debounce_btn0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:Debounce_btn0\"" {  } { { "_vhdl/top.vhd" "Debounce_btn0" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771064990602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:gen_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:gen_1Hz\"" {  } { { "_vhdl/top.vhd" "gen_1Hz" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771064990609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771064990999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771064991166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771064991275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771064991275 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_27 " "No output dependent on input pin \"FPGA_CLK2_27\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|FPGA_CLK2_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT4 " "No output dependent on input pin \"PCB_BT4\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|PCB_BT4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT3 " "No output dependent on input pin \"PCB_BT3\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|PCB_BT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT2 " "No output dependent on input pin \"PCB_BT2\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|PCB_BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT1 " "No output dependent on input pin \"PCB_BT1\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|PCB_BT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCB_BT0 " "No output dependent on input pin \"PCB_BT0\"" {  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1771064991316 "|top|PCB_BT0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1771064991316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771064991316 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771064991316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771064991316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771064991316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771064991328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:29:51 2026 " "Processing ended: Sat Feb 14 11:29:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771064991328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771064991328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771064991328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771064991328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1771064992423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771064992423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:29:52 2026 " "Processing started: Sat Feb 14 11:29:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771064992423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1771064992423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1771064992423 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1771064992553 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1771064992554 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1771064992554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1771064992587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1771064992587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1771064992593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771064992614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1771064992614 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1771064992712 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1771064992725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1771064992794 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1771064992794 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771064992802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771064992802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771064992802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771064992802 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1771064992802 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1771064992802 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1771064992804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1771064993028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1771064993028 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1771064993029 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1771064993029 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1771064993029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1771064993035 ""}  } { { "_vhdl/top.vhd" "" { Text "C:/Users/stefa/Desktop/template/_vhdl/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1771064993035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1771064993135 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1771064993136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1771064993146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1771064993146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1771064993146 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_103 " "Node \"IO_103\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_103" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_104 " "Node \"IO_104\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_104" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_105 " "Node \"IO_105\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_105" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_106 " "Node \"IO_106\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_106" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_115 " "Node \"IO_115\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_115" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_119 " "Node \"IO_119\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_119" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_120 " "Node \"IO_120\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_120" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_121 " "Node \"IO_121\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_121" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_124 " "Node \"IO_124\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_124" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_125 " "Node \"IO_125\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_125" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_126 " "Node \"IO_126\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_126" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_127 " "Node \"IO_127\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_127" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_128 " "Node \"IO_128\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_128" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_129 " "Node \"IO_129\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_129" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_132 " "Node \"IO_132\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_132" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_133 " "Node \"IO_133\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_133" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_135 " "Node \"IO_135\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_135" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_136 " "Node \"IO_136\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_136" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_137 " "Node \"IO_137\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_137" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_141 " "Node \"IO_141\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_141" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_142 " "Node \"IO_142\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_142" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_143 " "Node \"IO_143\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_143" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_144 " "Node \"IO_144\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_144" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_28 " "Node \"IO_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_30 " "Node \"IO_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_31 " "Node \"IO_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_32 " "Node \"IO_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_33 " "Node \"IO_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_34 " "Node \"IO_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_51 " "Node \"IO_51\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_52 " "Node \"IO_52\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_53 " "Node \"IO_53\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_54 " "Node \"IO_54\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_55 " "Node \"IO_55\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_58 " "Node \"IO_58\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_59 " "Node \"IO_59\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_60 " "Node \"IO_60\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_64 " "Node \"IO_64\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_64" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_65 " "Node \"IO_65\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_65" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_66 " "Node \"IO_66\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_66" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_67 " "Node \"IO_67\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_67" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_68 " "Node \"IO_68\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_68" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_70 " "Node \"IO_70\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_70" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_72 " "Node \"IO_72\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_72" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_74 " "Node \"IO_74\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_74" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_75 " "Node \"IO_75\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_75" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_76 " "Node \"IO_76\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_76" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_77 " "Node \"IO_77\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_77" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_83 " "Node \"IO_83\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_83" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_84 " "Node \"IO_84\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_84" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_85 " "Node \"IO_85\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_85" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_86 " "Node \"IO_86\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_86" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_87 " "Node \"IO_87\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_87" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I_25 " "Node \"I_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_MISO " "Node \"M_MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_MOSI " "Node \"M_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_SCLK " "Node \"M_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M_SS_N " "Node \"M_SS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M_SS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_CLK_2MHZ " "Node \"PIN_CLK_2MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIN_CLK_2MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIN_CLK_8MHZ " "Node \"PIN_CLK_8MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIN_CLK_8MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_MISO " "Node \"S_MISO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_MOSI " "Node \"S_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_SCLK " "Node \"S_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_SS_N " "Node \"S_SS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_SS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1771064993151 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1771064993151 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771064993152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1771064993158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1771064993379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771064993409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1771064993419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1771064993692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771064993692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1771064993819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/stefa/Desktop/template/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1771064994004 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1771064994004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1771064994091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1771064994091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771064994092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1771064994157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771064994166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771064994222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1771064994222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1771064994298 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1771064994462 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1771064994523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stefa/Desktop/template/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/stefa/Desktop/template/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1771064994554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 70 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6519 " "Peak virtual memory: 6519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771064994716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:29:54 2026 " "Processing ended: Sat Feb 14 11:29:54 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771064994716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771064994716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771064994716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1771064994716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1771064995585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771064995585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:29:55 2026 " "Processing started: Sat Feb 14 11:29:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771064995585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1771064995585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1771064995585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1771064995733 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1771064995906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1771064995916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771064996205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:29:56 2026 " "Processing ended: Sat Feb 14 11:29:56 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771064996205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771064996205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771064996205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1771064996205 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1771064996872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1771064997276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771064997276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:29:57 2026 " "Processing started: Sat Feb 14 11:29:57 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771064997276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997276 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1771064997359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1771064997415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1771064997415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1771064997505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997505 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1771064997505 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997505 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997506 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1771064997507 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1771064997511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771064997521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771064997521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.175 " "Worst-case setup slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175             -62.270 FPGA_CLK1_50  " "   -3.175             -62.270 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.512 " "Worst-case hold slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 FPGA_CLK1_50  " "    0.512               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997527 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771064997535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1771064997551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1771064997667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771064997697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771064997697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.004 " "Worst-case setup slack is -3.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004             -59.014 FPGA_CLK1_50  " "   -3.004             -59.014 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.496 " "Worst-case hold slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 FPGA_CLK1_50  " "    0.496               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997704 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771064997711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771064997767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771064997768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771064997768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.342 " "Worst-case setup slack is -1.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342             -22.764 FPGA_CLK1_50  " "   -1.342             -22.764 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 FPGA_CLK1_50  " "    0.275               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771064997775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771064997777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771064997777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771064997971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771064997971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771064998002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:29:58 2026 " "Processing ended: Sat Feb 14 11:29:58 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771064998002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771064998002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771064998002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771064998002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1771064998839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771064998839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 11:29:58 2026 " "Processing started: Sat Feb 14 11:29:58 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771064998839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1771064998839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1771064998839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1771064999055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_85c_slow.vho C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_8l_1000mv_85c_slow.vho in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_0c_slow.vho C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_8l_1000mv_0c_slow.vho in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1000mv_0c_fast.vho C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_min_1000mv_0c_fast.vho in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top.vho in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_85c_vhd_slow.sdo C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_8l_1000mv_85c_vhd_slow.sdo in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_0c_vhd_slow.sdo C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_8l_1000mv_0c_vhd_slow.sdo in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1000mv_0c_vhd_fast.sdo C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_min_1000mv_0c_vhd_fast.sdo in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo C:/Users/stefa/Desktop/template/simulation/questa/ simulation " "Generated file top_vhd.sdo in folder \"C:/Users/stefa/Desktop/template/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1771064999195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771064999220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 11:29:59 2026 " "Processing ended: Sat Feb 14 11:29:59 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771064999220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771064999220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771064999220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1771064999220 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus Prime Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1771064999805 ""}
