# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11707
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-217.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$36
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$38
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$44
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:170$10_CHECK[0:0]$50
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:170$10_EN[0:0]$51
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:172$11_CHECK[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:207$12_CHECK[0:0]$54
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$1_DATA[31:0]$86
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$2_DATA[31:0]$94
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:185.24-185.32"
  wire width 32 $add$cva6_lsu_formal.v:185$93_Y
  attribute \src "cva6_lsu_formal.v:202.24-202.32"
  wire width 32 $add$cva6_lsu_formal.v:202$101_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11080
  wire $auto$opt_dff.cc:242:make_patterns_logic$11084
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10747
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10749
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10751
  wire $auto$rtlil.cc:2817:Anyseq$10753
  wire $auto$rtlil.cc:2817:Anyseq$10755
  wire $auto$rtlil.cc:2817:Anyseq$10757
  wire $auto$rtlil.cc:2817:Anyseq$10759
  wire $auto$rtlil.cc:2817:Anyseq$10761
  wire $auto$rtlil.cc:2817:Anyseq$10763
  wire $auto$rtlil.cc:2817:Anyseq$10765
  wire $auto$rtlil.cc:2817:Anyseq$10767
  wire $auto$rtlil.cc:2817:Anyseq$10769
  wire $auto$rtlil.cc:2817:Anyseq$10771
  wire $auto$rtlil.cc:2817:Anyseq$10773
  wire $auto$rtlil.cc:2817:Anyseq$10775
  wire $auto$rtlil.cc:2817:Anyseq$10777
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10779
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10781
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10783
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$62_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$63_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$65_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$66_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$68_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$69_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$71_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$72_Y
  attribute \src "cva6_lsu_formal.v:168.20-168.58"
  wire $eq$cva6_lsu_formal.v:168$76_Y
  attribute \src "cva6_lsu_formal.v:172.21-172.71"
  wire $eq$cva6_lsu_formal.v:172$84_Y
  attribute \src "cva6_lsu_formal.v:173.21-173.73"
  wire $eq$cva6_lsu_formal.v:173$85_Y
  attribute \src "cva6_lsu_formal.v:178.21-178.55"
  wire $eq$cva6_lsu_formal.v:178$90_Y
  attribute \src "cva6_lsu_formal.v:178.59-178.93"
  wire $eq$cva6_lsu_formal.v:178$91_Y
  attribute \src "cva6_lsu_formal.v:195.21-195.55"
  wire $eq$cva6_lsu_formal.v:195$98_Y
  attribute \src "cva6_lsu_formal.v:195.59-195.93"
  wire $eq$cva6_lsu_formal.v:195$99_Y
  attribute \src "cva6_lsu_formal.v:209.21-209.67"
  wire $eq$cva6_lsu_formal.v:209$102_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$16_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$18_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$20_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:170$10_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:207$12_CHECK
  attribute \src "cva6_lsu_formal.v:170.31-170.42"
  wire $gt$cva6_lsu_formal.v:170$78_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$56_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$57_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$64_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$67_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$70_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$73_Y
  attribute \src "cva6_lsu_formal.v:177.17-177.55"
  wire $logic_and$cva6_lsu_formal.v:177$87_Y
  attribute \src "cva6_lsu_formal.v:177.17-177.67"
  wire $logic_and$cva6_lsu_formal.v:177$89_Y
  attribute \src "cva6_lsu_formal.v:194.17-194.55"
  wire $logic_and$cva6_lsu_formal.v:194$95_Y
  attribute \src "cva6_lsu_formal.v:194.17-194.67"
  wire $logic_and$cva6_lsu_formal.v:194$97_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$17_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$19_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$21_Y
  attribute \src "cva6_lsu_formal.v:170.22-170.27"
  wire $logic_not$cva6_lsu_formal.v:170$77_Y
  attribute \src "cva6_lsu_formal.v:170.22-170.42"
  wire $logic_or$cva6_lsu_formal.v:170$79_Y
  attribute \src "cva6_lsu_formal.v:178.21-178.93"
  wire $logic_or$cva6_lsu_formal.v:178$92_Y
  attribute \src "cva6_lsu_formal.v:195.21-195.93"
  wire $logic_or$cva6_lsu_formal.v:195$100_Y
  attribute \src "cva6_lsu_formal.v:177.59-177.67"
  wire $lt$cva6_lsu_formal.v:177$88_Y
  attribute \src "cva6_lsu_formal.v:194.59-194.67"
  wire $lt$cva6_lsu_formal.v:194$96_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  wire $ne$cva6_lsu_formal.v:164$74_Y
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  wire $ne$cva6_lsu_formal.v:166$75_Y
  wire width 32 $procmux$10000_Y
  wire $procmux$10001_CMP
  wire $procmux$10002_CMP
  wire $procmux$10003_CMP
  wire $procmux$10004_CMP
  wire width 32 $procmux$10005_Y
  wire $procmux$10161_Y
  wire $procmux$10167_Y
  wire $procmux$10179_Y
  wire $procmux$10191_Y
  wire width 32 $procmux$9950_Y
  wire $procmux$9951_CMP
  wire $procmux$9952_CMP
  wire $procmux$9953_CMP
  wire $procmux$9954_CMP
  wire width 32 $procmux$9955_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:185.24-185.32"
  cell $add $add$cva6_lsu_formal.v:185$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:185$93_Y
  end
  attribute \src "cva6_lsu_formal.v:202.24-202.32"
  cell $add $add$cva6_lsu_formal.v:202$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:202$101_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$27
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$28
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$29
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$30
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$22
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$23
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:207.16-209.68"
  cell $assert $assert$cva6_lsu_formal.v:207$113
    connect \A $formal$cva6_lsu_formal.v:207$12_CHECK
    connect \EN $formal$cva6_lsu_formal.v:170$10_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$104
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$36
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$105
    connect \A $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$38
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$106
    connect \A $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$40
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$107
    connect \A $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$42
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.50"
  cell $assume $assume$cva6_lsu_formal.v:162$108
    connect \A $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$44
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:164.51-166.50"
  cell $assume $assume$cva6_lsu_formal.v:164$109
    connect \A $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$46
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:166.51-168.59"
  cell $assume $assume$cva6_lsu_formal.v:166$110
    connect \A $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$48
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \src "cva6_lsu_formal.v:170.49-172.72"
  cell $assume $assume$cva6_lsu_formal.v:170$111
    connect \A $0$formal$cva6_lsu_formal.v:170$10_CHECK[0:0]$50
    connect \EN $0$formal$cva6_lsu_formal.v:170$10_EN[0:0]$51
  end
  attribute \src "cva6_lsu_formal.v:172.73-173.74"
  cell $assume $assume$cva6_lsu_formal.v:172$112
    connect \A $0$formal$cva6_lsu_formal.v:172$11_CHECK[0:0]$52
    connect \EN $0$formal$cva6_lsu_formal.v:170$10_EN[0:0]$51
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:194$97_Y $logic_or$cva6_lsu_formal.v:170$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11080
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:177$89_Y $logic_or$cva6_lsu_formal.v:170$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11084
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11073
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$19_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$21_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11074
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$17_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11076
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11078
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11082
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:202$101_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11080
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11086
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:185$93_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11084
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11088
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11090
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$1_DATA[31:0]$86
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11092
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11094
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$2_DATA[31:0]$94
    connect \EN $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10746
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10747
  end
  cell $anyseq $auto$setundef.cc:501:execute$10748
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10749
  end
  cell $anyseq $auto$setundef.cc:501:execute$10750
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10751
  end
  cell $anyseq $auto$setundef.cc:501:execute$10752
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10753
  end
  cell $anyseq $auto$setundef.cc:501:execute$10754
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10755
  end
  cell $anyseq $auto$setundef.cc:501:execute$10756
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10757
  end
  cell $anyseq $auto$setundef.cc:501:execute$10758
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10759
  end
  cell $anyseq $auto$setundef.cc:501:execute$10760
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10761
  end
  cell $anyseq $auto$setundef.cc:501:execute$10762
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10763
  end
  cell $anyseq $auto$setundef.cc:501:execute$10764
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10765
  end
  cell $anyseq $auto$setundef.cc:501:execute$10766
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10767
  end
  cell $anyseq $auto$setundef.cc:501:execute$10768
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10769
  end
  cell $anyseq $auto$setundef.cc:501:execute$10770
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10771
  end
  cell $anyseq $auto$setundef.cc:501:execute$10772
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10773
  end
  cell $anyseq $auto$setundef.cc:501:execute$10774
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10775
  end
  cell $anyseq $auto$setundef.cc:501:execute$10776
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10777
  end
  cell $anyseq $auto$setundef.cc:501:execute$10778
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10779
  end
  cell $anyseq $auto$setundef.cc:501:execute$10780
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10781
  end
  cell $anyseq $auto$setundef.cc:501:execute$10782
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10783
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:159$62_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $eq $eq$cva6_lsu_formal.v:159$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:159$63_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$65_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$66_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$68_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$69_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$71_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$72_Y
  end
  attribute \src "cva6_lsu_formal.v:168.20-168.58"
  cell $eq $eq$cva6_lsu_formal.v:168$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:168$76_Y
  end
  attribute \src "cva6_lsu_formal.v:172.21-172.71"
  cell $eq $eq$cva6_lsu_formal.v:172$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:172$84_Y
  end
  attribute \src "cva6_lsu_formal.v:173.21-173.73"
  cell $eq $eq$cva6_lsu_formal.v:173$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:173$85_Y
  end
  attribute \src "cva6_lsu_formal.v:178.21-178.55"
  cell $eq $eq$cva6_lsu_formal.v:178$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$1_DATA[31:0]$86 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:178$90_Y
  end
  attribute \src "cva6_lsu_formal.v:178.59-178.93"
  cell $eq $eq$cva6_lsu_formal.v:178$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$1_DATA[31:0]$86 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:178$91_Y
  end
  attribute \src "cva6_lsu_formal.v:195.21-195.55"
  cell $eq $eq$cva6_lsu_formal.v:195$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$2_DATA[31:0]$94 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:195$98_Y
  end
  attribute \src "cva6_lsu_formal.v:195.59-195.93"
  cell $eq $eq$cva6_lsu_formal.v:195$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$2_DATA[31:0]$94 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:195$99_Y
  end
  attribute \src "cva6_lsu_formal.v:209.21-209.67"
  cell $eq $eq$cva6_lsu_formal.v:209$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:209$102_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$16_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$18_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$20_Y
  end
  attribute \src "cva6_lsu_formal.v:170.31-170.42"
  cell $gt $gt$cva6_lsu_formal.v:170$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:170$78_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$56_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$56_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$62_Y
    connect \B $eq$cva6_lsu_formal.v:159$63_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$64_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$65_Y
    connect \B $eq$cva6_lsu_formal.v:160$66_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$67_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$68_Y
    connect \B $eq$cva6_lsu_formal.v:161$69_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$70_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$71_Y
    connect \B $eq$cva6_lsu_formal.v:162$72_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$73_Y
  end
  attribute \src "cva6_lsu_formal.v:177.17-177.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:177$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:177$87_Y
  end
  attribute \src "cva6_lsu_formal.v:177.17-177.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:177$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:177$87_Y
    connect \B $lt$cva6_lsu_formal.v:177$88_Y
    connect \Y $logic_and$cva6_lsu_formal.v:177$89_Y
  end
  attribute \src "cva6_lsu_formal.v:194.17-194.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:194$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:194$95_Y
  end
  attribute \src "cva6_lsu_formal.v:194.17-194.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:194$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:194$95_Y
    connect \B $lt$cva6_lsu_formal.v:194$96_Y
    connect \Y $logic_and$cva6_lsu_formal.v:194$97_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$16_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$17_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$18_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$19_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$20_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$21_Y
  end
  attribute \src "cva6_lsu_formal.v:170.22-170.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:170$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:170$77_Y
  end
  attribute \src "cva6_lsu_formal.v:170.22-170.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:170$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:170$77_Y
    connect \B $gt$cva6_lsu_formal.v:170$78_Y
    connect \Y $logic_or$cva6_lsu_formal.v:170$79_Y
  end
  attribute \src "cva6_lsu_formal.v:178.21-178.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:178$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:178$90_Y
    connect \B $eq$cva6_lsu_formal.v:178$91_Y
    connect \Y $logic_or$cva6_lsu_formal.v:178$92_Y
  end
  attribute \src "cva6_lsu_formal.v:195.21-195.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:195$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:195$98_Y
    connect \B $eq$cva6_lsu_formal.v:195$99_Y
    connect \Y $logic_or$cva6_lsu_formal.v:195$100_Y
  end
  attribute \src "cva6_lsu_formal.v:177.59-177.67"
  cell $lt $lt$cva6_lsu_formal.v:177$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:177$88_Y
  end
  attribute \src "cva6_lsu_formal.v:194.59-194.67"
  cell $lt $lt$cva6_lsu_formal.v:194$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:194$96_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  cell $ne $ne$cva6_lsu_formal.v:164$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:164$74_Y
  end
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  cell $ne $ne$cva6_lsu_formal.v:166$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr2 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:166$75_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $dff $procdff$10481
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:170$10_EN[0:0]$51
    connect \Q $formal$cva6_lsu_formal.v:170$10_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $dff $procdff$10484
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:207$12_CHECK[0:0]$54
    connect \Q $formal$cva6_lsu_formal.v:207$12_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10488
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$10000
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10747
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$10004_CMP $procmux$10003_CMP $procmux$10002_CMP $procmux$10001_CMP }
    connect \Y $procmux$10000_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$10001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$10002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$10003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$10003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$10004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$10004_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$10005
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10749
    connect \B $procmux$10000_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$10005_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10008
    parameter \WIDTH 32
    connect \A $procmux$10005_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10751
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$1_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10119
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$37
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10122
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10753
    connect \B $logic_and$cva6_lsu_formal.v:159$64_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$36
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10128
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10755
    connect \B $logic_and$cva6_lsu_formal.v:160$67_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$38
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10134
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10757
    connect \B $logic_and$cva6_lsu_formal.v:161$70_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10140
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10759
    connect \B $logic_and$cva6_lsu_formal.v:162$73_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10146
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10761
    connect \B $ne$cva6_lsu_formal.v:164$74_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$44
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10152
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10763
    connect \B $ne$cva6_lsu_formal.v:166$75_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$8_CHECK[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10158
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10765
    connect \B $eq$cva6_lsu_formal.v:168$76_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$9_CHECK[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$10161
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$10161_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10164
    parameter \WIDTH 1
    connect \A $procmux$10161_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:170$10_EN[0:0]$51
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$10167
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10767
    connect \B $eq$cva6_lsu_formal.v:172$84_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$10167_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10170
    parameter \WIDTH 1
    connect \A $procmux$10167_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10769
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:170$10_CHECK[0:0]$50
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$10179
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10771
    connect \B $eq$cva6_lsu_formal.v:173$85_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$10179_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10182
    parameter \WIDTH 1
    connect \A $procmux$10179_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10773
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$11_CHECK[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$10191
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10775
    connect \B $eq$cva6_lsu_formal.v:209$102_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$10191_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$10194
    parameter \WIDTH 1
    connect \A $procmux$10191_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10777
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $0$formal$cva6_lsu_formal.v:207$12_CHECK[0:0]$54
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:195.21-195.93|cva6_lsu_formal.v:195.17-199.20"
  cell $mux $procmux$9913
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:195$100_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.17-194.67|cva6_lsu_formal.v:194.13-207.16"
  cell $mux $procmux$9924
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:194$97_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.17-194.67|cva6_lsu_formal.v:194.13-207.16"
  cell $mux $procmux$9942
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:194$97_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9950
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10779
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9954_CMP $procmux$9953_CMP $procmux$9952_CMP $procmux$9951_CMP }
    connect \Y $procmux$9950_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9951_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9952_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9952_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9953_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9953_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9954_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9954_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$9955
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10781
    connect \B $procmux$9950_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$79_Y
    connect \Y $procmux$9955_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$9958
    parameter \WIDTH 32
    connect \A $procmux$9955_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10783
    connect \S $logic_and$cva6_lsu_formal.v:148$57_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$2_DATA[31:0]$94
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:178.21-178.93|cva6_lsu_formal.v:178.17-182.20"
  cell $mux $procmux$9963
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:178$92_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.17-177.67|cva6_lsu_formal.v:177.13-190.16"
  cell $mux $procmux$9974
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:177$89_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.17-177.67|cva6_lsu_formal.v:177.13-190.16"
  cell $mux $procmux$9992
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:177$89_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect { \instr2 [31:20] \instr2 [11:7] } { \prog[2] [31:20] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect { \prog[2] [19:12] \prog[2] [6:0] } { \instr2 [19:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$396_DATA[1:0]$495
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$406_DATA[1:0]$571
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$408_DATA[1:0]$580
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$400_DATA[31:0]$531
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$402_DATA[7:0]$533
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$401_DATA[1:0]$532
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$403_DATA[31:0]$558
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$405_DATA[7:0]$560
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$404_DATA[1:0]$559
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$503_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$504_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$539_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$575_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$584_Y
  wire width 8 $auto$async2sync.cc:140:execute$10690
  wire width 2 $auto$async2sync.cc:140:execute$10692
  wire width 2 $auto$async2sync.cc:140:execute$10694
  wire width 2 $auto$async2sync.cc:140:execute$10696
  wire width 32 $auto$async2sync.cc:140:execute$10698
  wire width 8 $auto$async2sync.cc:140:execute$10700
  wire width 2 $auto$async2sync.cc:140:execute$10702
  wire $auto$async2sync.cc:140:execute$10704
  wire width 32 $auto$async2sync.cc:140:execute$10706
  wire width 32 $auto$async2sync.cc:140:execute$10708
  wire $auto$async2sync.cc:140:execute$10710
  wire $auto$async2sync.cc:140:execute$10712
  wire $auto$async2sync.cc:140:execute$10714
  wire $auto$async2sync.cc:140:execute$10716
  wire $auto$async2sync.cc:140:execute$10718
  wire $auto$async2sync.cc:140:execute$10720
  wire width 32 $auto$async2sync.cc:140:execute$10722
  wire width 32 $auto$async2sync.cc:140:execute$10724
  wire width 32 $auto$async2sync.cc:140:execute$10726
  wire width 32 $auto$async2sync.cc:140:execute$10728
  wire width 8 $auto$async2sync.cc:140:execute$10730
  wire width 8 $auto$async2sync.cc:140:execute$10732
  wire width 8 $auto$async2sync.cc:140:execute$10734
  wire width 8 $auto$async2sync.cc:140:execute$10736
  wire width 2 $auto$async2sync.cc:140:execute$10738
  wire width 2 $auto$async2sync.cc:140:execute$10740
  wire width 2 $auto$async2sync.cc:140:execute$10742
  wire width 2 $auto$async2sync.cc:140:execute$10744
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10785
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10787
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10789
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10791
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10793
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10795
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10797
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10799
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10801
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10803
  wire $auto$rtlil.cc:2817:Anyseq$10805
  wire $auto$rtlil.cc:2817:Anyseq$10807
  wire $auto$rtlil.cc:2817:Anyseq$10809
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10811
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10813
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10815
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10817
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10819
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10821
  wire $auto$rtlil.cc:2817:Anyseq$10823
  wire $auto$rtlil.cc:2817:Anyseq$10825
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10827
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10829
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$537_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$548_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$549_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$564_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$566_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$535_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$562_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$486_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$505_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$485_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$536_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$538_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$563_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$565_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$496_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$522_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$534_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$561_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$572_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$581_Y
  wire width 2 $procmux$1020_Y
  wire $procmux$1021_CMP
  wire $procmux$1022_CMP
  wire $procmux$1023_CMP
  wire $procmux$1024_CMP
  wire width 2 $procmux$1055_Y
  wire width 2 $procmux$1058_Y
  wire width 2 $procmux$1060_Y
  wire width 2 $procmux$1063_Y
  wire $procmux$1064_CMP
  wire width 2 $procmux$1066_Y
  wire width 2 $procmux$1068_Y
  wire width 2 $procmux$1071_Y
  wire $procmux$1072_CMP
  wire width 2 $procmux$1074_Y
  wire width 2 $procmux$1080_Y
  wire width 2 $procmux$1083_Y
  wire width 2 $procmux$1085_Y
  wire width 2 $procmux$1089_Y
  wire $procmux$1090_CMP
  wire width 2 $procmux$1092_Y
  wire width 2 $procmux$1094_Y
  wire width 2 $procmux$1098_Y
  wire $procmux$1099_CMP
  wire width 2 $procmux$1101_Y
  wire width 2 $procmux$1108_Y
  wire width 2 $procmux$1111_Y
  wire width 2 $procmux$1113_Y
  wire width 2 $procmux$1118_Y
  wire $procmux$1119_CMP
  wire width 2 $procmux$1121_Y
  wire width 2 $procmux$1123_Y
  wire width 2 $procmux$1128_Y
  wire $procmux$1129_CMP
  wire width 2 $procmux$1131_Y
  wire width 2 $procmux$1139_Y
  wire width 2 $procmux$1142_Y
  wire width 2 $procmux$1144_Y
  wire width 2 $procmux$1150_Y
  wire $procmux$1151_CMP
  wire width 2 $procmux$1153_Y
  wire width 2 $procmux$1155_Y
  wire width 2 $procmux$1161_Y
  wire $procmux$1162_CMP
  wire width 2 $procmux$1164_Y
  wire width 8 $procmux$1169_Y
  wire width 8 $procmux$1172_Y
  wire width 8 $procmux$1178_Y
  wire width 8 $procmux$1181_Y
  wire width 8 $procmux$1188_Y
  wire width 8 $procmux$1191_Y
  wire width 8 $procmux$1199_Y
  wire width 8 $procmux$1202_Y
  wire width 32 $procmux$1207_Y
  wire width 32 $procmux$1210_Y
  wire width 32 $procmux$1216_Y
  wire width 32 $procmux$1219_Y
  wire width 32 $procmux$1226_Y
  wire width 32 $procmux$1229_Y
  wire width 32 $procmux$1237_Y
  wire width 32 $procmux$1240_Y
  wire $procmux$1246_Y
  wire $procmux$1248_Y
  wire $procmux$1252_Y
  wire width 2 $procmux$1256_Y
  wire width 2 $procmux$1258_Y
  wire width 2 $procmux$1261_Y
  wire width 2 $procmux$1265_Y
  wire width 2 $procmux$1267_Y
  wire width 2 $procmux$1271_Y
  wire width 2 $procmux$1274_Y
  wire width 8 $procmux$1280_Y
  wire width 32 $procmux$1286_Y
  wire width 2 $procmux$1292_Y
  wire width 2 $procmux$1298_Y
  wire width 2 $procmux$1304_Y
  wire width 2 $procmux$626_Y
  wire width 2 $procmux$658_Y
  wire width 8 $procmux$677_Y
  wire width 8 $procmux$683_Y
  wire width 8 $procmux$686_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$697_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$700_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$705_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$711_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$714_Y
  wire width 8 $procmux$846_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$857_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$868_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$503_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$504_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$539_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$575_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$584_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10691
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10690
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10693
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10692
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10695
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10694
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10697
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10696
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10699
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10698
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10701
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10700
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10703
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10702
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10705
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10704
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10707
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10706
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10709
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10708
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10711
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10710
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10712
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10714
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10717
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10716
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10718
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10721
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10720
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10723
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10722
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10725
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10724
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10727
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10726
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10729
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10728
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10731
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10730
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10733
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10732
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10735
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10734
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10737
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10736
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10739
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10738
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10741
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10740
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10743
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10742
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10745
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10744
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10784
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10785
  end
  cell $anyseq $auto$setundef.cc:501:execute$10786
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10787
  end
  cell $anyseq $auto$setundef.cc:501:execute$10788
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10789
  end
  cell $anyseq $auto$setundef.cc:501:execute$10790
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10791
  end
  cell $anyseq $auto$setundef.cc:501:execute$10792
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10793
  end
  cell $anyseq $auto$setundef.cc:501:execute$10794
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10795
  end
  cell $anyseq $auto$setundef.cc:501:execute$10796
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10797
  end
  cell $anyseq $auto$setundef.cc:501:execute$10798
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10799
  end
  cell $anyseq $auto$setundef.cc:501:execute$10800
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10801
  end
  cell $anyseq $auto$setundef.cc:501:execute$10802
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10803
  end
  cell $anyseq $auto$setundef.cc:501:execute$10804
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10805
  end
  cell $anyseq $auto$setundef.cc:501:execute$10806
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10807
  end
  cell $anyseq $auto$setundef.cc:501:execute$10808
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10809
  end
  cell $anyseq $auto$setundef.cc:501:execute$10810
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10811
  end
  cell $anyseq $auto$setundef.cc:501:execute$10812
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10813
  end
  cell $anyseq $auto$setundef.cc:501:execute$10814
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10815
  end
  cell $anyseq $auto$setundef.cc:501:execute$10816
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10817
  end
  cell $anyseq $auto$setundef.cc:501:execute$10818
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10819
  end
  cell $anyseq $auto$setundef.cc:501:execute$10820
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10821
  end
  cell $anyseq $auto$setundef.cc:501:execute$10822
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10823
  end
  cell $anyseq $auto$setundef.cc:501:execute$10824
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10825
  end
  cell $anyseq $auto$setundef.cc:501:execute$10826
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10827
  end
  cell $anyseq $auto$setundef.cc:501:execute$10828
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10829
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$401_DATA[1:0]$532 [0]
    connect \Y $eq$cva6_lsu_model.v:161$537_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$548_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$549_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$404_DATA[1:0]$559 [0]
    connect \Y $eq$cva6_lsu_model.v:185$564_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$566_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$402_DATA[7:0]$533
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$535_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$405_DATA[7:0]$560
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$562_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$485_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$486_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$505_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$485_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$534_Y
    connect \B $ge$cva6_lsu_model.v:160$535_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$536_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$536_Y
    connect \B $eq$cva6_lsu_model.v:161$537_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$538_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$561_Y
    connect \B $ge$cva6_lsu_model.v:184$562_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$563_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$563_Y
    connect \B $eq$cva6_lsu_model.v:185$564_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$565_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$396_DATA[1:0]$495
    connect \Y $ne$cva6_lsu_model.v:142$496_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$522_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$400_DATA[31:0]$531 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$534_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$403_DATA[31:0]$558 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$561_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$406_DATA[1:0]$571
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$572_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$408_DATA[1:0]$580
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$581_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10203
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10690
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10204
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10692
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10205
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10694
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10206
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10696
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10207
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10698
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10208
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10700
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10209
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10702
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10222
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10704
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10223
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10706
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10224
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10708
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10225
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10710
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10226
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10712
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10227
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10714
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10228
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10716
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10718
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10231
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10720
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10236
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10722
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10237
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10724
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10238
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10726
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10239
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10728
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10240
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10730
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10241
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10732
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10242
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10734
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10243
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10736
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10244
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10738
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10245
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10740
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10246
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10742
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10247
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10744
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1015
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$504_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$1020
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10785
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1024_CMP $procmux$1023_CMP $procmux$1022_CMP $procmux$1021_CMP }
    connect \Y $procmux$1020_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1025
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10787
    connect \B $procmux$1020_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$396_DATA[1:0]$495
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1046
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1055
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1055_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1058
    parameter \WIDTH 2
    connect \A $procmux$1055_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1058_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1060
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1058_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $procmux$1060_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1063
    parameter \WIDTH 2
    connect \A $procmux$1060_Y
    connect \B 2'00
    connect \S $procmux$1064_CMP
    connect \Y $procmux$1063_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1066
    parameter \WIDTH 2
    connect \A $procmux$1063_Y
    connect \B $procmux$1060_Y
    connect \S $ne$cva6_lsu_model.v:193$572_Y
    connect \Y $procmux$1066_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1068
    parameter \WIDTH 2
    connect \A $procmux$1060_Y
    connect \B $procmux$1066_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1068_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1071
    parameter \WIDTH 2
    connect \A $procmux$1068_Y
    connect \B 2'01
    connect \S $procmux$1072_CMP
    connect \Y $procmux$1071_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1074
    parameter \WIDTH 2
    connect \A $procmux$1071_Y
    connect \B $procmux$1068_Y
    connect \S $ne$cva6_lsu_model.v:202$581_Y
    connect \Y $procmux$1074_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1076
    parameter \WIDTH 2
    connect \A $procmux$1068_Y
    connect \B $procmux$1074_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1022_CMP
    connect \Y $procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1083
    parameter \WIDTH 2
    connect \A $procmux$1080_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1083_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1085
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1083_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $procmux$1085_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1089
    parameter \WIDTH 2
    connect \A $procmux$1085_Y
    connect \B 2'00
    connect \S $procmux$1090_CMP
    connect \Y $procmux$1089_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1090_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1092
    parameter \WIDTH 2
    connect \A $procmux$1089_Y
    connect \B $procmux$1085_Y
    connect \S $ne$cva6_lsu_model.v:193$572_Y
    connect \Y $procmux$1092_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1094
    parameter \WIDTH 2
    connect \A $procmux$1085_Y
    connect \B $procmux$1092_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1094_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1098
    parameter \WIDTH 2
    connect \A $procmux$1094_Y
    connect \B 2'01
    connect \S $procmux$1099_CMP
    connect \Y $procmux$1098_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1099_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1099_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1101
    parameter \WIDTH 2
    connect \A $procmux$1098_Y
    connect \B $procmux$1094_Y
    connect \S $ne$cva6_lsu_model.v:202$581_Y
    connect \Y $procmux$1101_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1103
    parameter \WIDTH 2
    connect \A $procmux$1094_Y
    connect \B $procmux$1101_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1108
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1023_CMP
    connect \Y $procmux$1108_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1111
    parameter \WIDTH 2
    connect \A $procmux$1108_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1111_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1113
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1111_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $procmux$1113_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1118
    parameter \WIDTH 2
    connect \A $procmux$1113_Y
    connect \B 2'00
    connect \S $procmux$1119_CMP
    connect \Y $procmux$1118_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1119_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1119_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1121
    parameter \WIDTH 2
    connect \A $procmux$1118_Y
    connect \B $procmux$1113_Y
    connect \S $ne$cva6_lsu_model.v:193$572_Y
    connect \Y $procmux$1121_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1123
    parameter \WIDTH 2
    connect \A $procmux$1113_Y
    connect \B $procmux$1121_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1123_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1128
    parameter \WIDTH 2
    connect \A $procmux$1123_Y
    connect \B 2'01
    connect \S $procmux$1129_CMP
    connect \Y $procmux$1128_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1129_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1129_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1131
    parameter \WIDTH 2
    connect \A $procmux$1128_Y
    connect \B $procmux$1123_Y
    connect \S $ne$cva6_lsu_model.v:202$581_Y
    connect \Y $procmux$1131_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1133
    parameter \WIDTH 2
    connect \A $procmux$1123_Y
    connect \B $procmux$1131_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1139
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1024_CMP
    connect \Y $procmux$1139_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1142
    parameter \WIDTH 2
    connect \A $procmux$1139_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1142_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1144
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1142_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $procmux$1144_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1150
    parameter \WIDTH 2
    connect \A $procmux$1144_Y
    connect \B 2'00
    connect \S $procmux$1151_CMP
    connect \Y $procmux$1150_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1151_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1151_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1153
    parameter \WIDTH 2
    connect \A $procmux$1150_Y
    connect \B $procmux$1144_Y
    connect \S $ne$cva6_lsu_model.v:193$572_Y
    connect \Y $procmux$1153_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1155
    parameter \WIDTH 2
    connect \A $procmux$1144_Y
    connect \B $procmux$1153_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1155_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1161
    parameter \WIDTH 2
    connect \A $procmux$1155_Y
    connect \B 2'01
    connect \S $procmux$1162_CMP
    connect \Y $procmux$1161_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1162_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1162_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1164
    parameter \WIDTH 2
    connect \A $procmux$1161_Y
    connect \B $procmux$1155_Y
    connect \S $ne$cva6_lsu_model.v:202$581_Y
    connect \Y $procmux$1164_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1166
    parameter \WIDTH 2
    connect \A $procmux$1155_Y
    connect \B $procmux$1164_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1169
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1169_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1172
    parameter \WIDTH 8
    connect \A $procmux$1169_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1172_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1174
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1172_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1178
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1022_CMP
    connect \Y $procmux$1178_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1181
    parameter \WIDTH 8
    connect \A $procmux$1178_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1181_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1183
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1181_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1188
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1023_CMP
    connect \Y $procmux$1188_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1191
    parameter \WIDTH 8
    connect \A $procmux$1188_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1191_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1193
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1191_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1199
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1024_CMP
    connect \Y $procmux$1199_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1202
    parameter \WIDTH 8
    connect \A $procmux$1199_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1202_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1204
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1202_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1207
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1021_CMP
    connect \Y $procmux$1207_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1210
    parameter \WIDTH 32
    connect \A $procmux$1207_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1210_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1212
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1210_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1216
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1022_CMP
    connect \Y $procmux$1216_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1219
    parameter \WIDTH 32
    connect \A $procmux$1216_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1219_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1221
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1219_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1226
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1023_CMP
    connect \Y $procmux$1226_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1229
    parameter \WIDTH 32
    connect \A $procmux$1226_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1229_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1231
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1229_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1237
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1024_CMP
    connect \Y $procmux$1237_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1240
    parameter \WIDTH 32
    connect \A $procmux$1237_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1240_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1242
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1240_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1246
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$548_Y
    connect \Y $procmux$1246_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1248
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1246_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1248_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$1252_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1254
    parameter \WIDTH 1
    connect \A $procmux$1248_Y
    connect \B $procmux$1252_Y
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1256
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$566_Y
    connect \Y $procmux$1256_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1258
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1256_Y
    connect \S $logic_or$cva6_lsu_model.v:183$565_Y
    connect \Y $procmux$1258_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1261
    parameter \WIDTH 2
    connect \A $procmux$1258_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$549_Y
    connect \Y $procmux$1261_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1265
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$548_Y
    connect \Y $procmux$1265_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1267
    parameter \WIDTH 2
    connect \A $procmux$1261_Y
    connect \B $procmux$1265_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1267_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1271
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$538_Y
    connect \Y $procmux$1271_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1274
    parameter \WIDTH 2
    connect \A $procmux$1271_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$1274_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1276
    parameter \WIDTH 2
    connect \A $procmux$1267_Y
    connect \B $procmux$1274_Y
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1280
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$1280_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1282
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1280_Y
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1286
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$1286_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1288
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1286_Y
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1292
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$575_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$572_Y
    connect \Y $procmux$1292_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1294
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1292_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1298
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$584_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$581_Y
    connect \Y $procmux$1298_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1300
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1298_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1304
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$503_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$496_Y
    connect \Y $procmux$1304_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1306
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1304_Y
    connect \S $logic_and$cva6_lsu_model.v:141$486_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$626
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10789
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1162_CMP $procmux$1129_CMP $procmux$1099_CMP $procmux$1072_CMP }
    connect \Y $procmux$626_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$631
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10791
    connect \B $procmux$626_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$408_DATA[1:0]$580
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$658
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10793
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1151_CMP $procmux$1119_CMP $procmux$1090_CMP $procmux$1064_CMP }
    connect \Y $procmux$658_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$663
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10795
    connect \B $procmux$658_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$406_DATA[1:0]$571
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$677
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10797
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1151_CMP $procmux$1119_CMP $procmux$1090_CMP $procmux$1064_CMP }
    connect \Y $procmux$677_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$683
    parameter \WIDTH 8
    connect \A $procmux$677_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10799
    connect \S $eq$cva6_lsu_model.v:179$549_Y
    connect \Y $procmux$683_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$686
    parameter \WIDTH 8
    connect \A $procmux$683_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10801
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$686_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$689
    parameter \WIDTH 8
    connect \A $procmux$686_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10803
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$405_DATA[7:0]$560
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$697
    parameter \WIDTH 1
    connect \A $procmux$658_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10805
    connect \S $eq$cva6_lsu_model.v:179$549_Y
    connect \Y $procmux$697_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$700
    parameter \WIDTH 1
    connect \A $procmux$697_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10807
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$700_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$703
    parameter \WIDTH 1
    connect \A $procmux$700_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10809
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$404_DATA[1:0]$559 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$705
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10811
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1151_CMP $procmux$1119_CMP $procmux$1090_CMP $procmux$1064_CMP }
    connect \Y $procmux$705_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$711
    parameter \WIDTH 12
    connect \A $procmux$705_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10813
    connect \S $eq$cva6_lsu_model.v:179$549_Y
    connect \Y $procmux$711_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$714
    parameter \WIDTH 12
    connect \A $procmux$711_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10815
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$714_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$717
    parameter \WIDTH 12
    connect \A $procmux$714_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10817
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$403_DATA[31:0]$558
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$846
    parameter \WIDTH 8
    connect \A $procmux$677_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10819
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$846_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$848
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10821
    connect \B $procmux$846_Y
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$402_DATA[7:0]$533
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$857
    parameter \WIDTH 1
    connect \A $procmux$658_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10823
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$857_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$859
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10825
    connect \B $procmux$857_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$401_DATA[1:0]$532 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$868
    parameter \WIDTH 12
    connect \A $procmux$705_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10827
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $procmux$868_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$870
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10829
    connect \B $procmux$868_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$400_DATA[31:0]$531
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$922
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$539_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$522_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$951
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$505_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$143_DATA[31:0]$292
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$146_DATA[31:0]$319
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$293_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$320_Y
  wire width 3 $add$cva6_processor_shim.v:254$369_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$339_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$347_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11095
  wire $auto$opt_dff.cc:217:make_patterns_logic$11097
  wire $auto$opt_dff.cc:217:make_patterns_logic$11099
  wire $auto$opt_dff.cc:217:make_patterns_logic$11108
  wire $auto$opt_dff.cc:217:make_patterns_logic$11110
  wire $auto$opt_dff.cc:217:make_patterns_logic$11119
  wire $auto$opt_dff.cc:217:make_patterns_logic$11121
  wire $auto$opt_dff.cc:217:make_patterns_logic$11130
  wire $auto$opt_dff.cc:217:make_patterns_logic$11132
  wire $auto$opt_dff.cc:217:make_patterns_logic$11141
  wire $auto$opt_dff.cc:217:make_patterns_logic$11143
  wire $auto$opt_dff.cc:217:make_patterns_logic$11152
  wire $auto$opt_dff.cc:217:make_patterns_logic$11154
  wire $auto$opt_dff.cc:217:make_patterns_logic$11163
  wire $auto$opt_dff.cc:217:make_patterns_logic$11165
  wire $auto$opt_dff.cc:217:make_patterns_logic$11174
  wire $auto$opt_dff.cc:217:make_patterns_logic$11176
  wire $auto$opt_dff.cc:217:make_patterns_logic$11185
  wire $auto$opt_dff.cc:217:make_patterns_logic$11187
  wire $auto$opt_dff.cc:217:make_patterns_logic$11196
  wire $auto$opt_dff.cc:217:make_patterns_logic$11198
  wire $auto$opt_dff.cc:217:make_patterns_logic$11207
  wire $auto$opt_dff.cc:217:make_patterns_logic$11209
  wire $auto$opt_dff.cc:217:make_patterns_logic$11218
  wire $auto$opt_dff.cc:217:make_patterns_logic$11220
  wire $auto$opt_dff.cc:217:make_patterns_logic$11229
  wire $auto$opt_dff.cc:217:make_patterns_logic$11231
  wire $auto$opt_dff.cc:217:make_patterns_logic$11240
  wire $auto$opt_dff.cc:217:make_patterns_logic$11242
  wire $auto$opt_dff.cc:217:make_patterns_logic$11251
  wire $auto$opt_dff.cc:217:make_patterns_logic$11253
  wire $auto$opt_dff.cc:217:make_patterns_logic$11262
  wire $auto$opt_dff.cc:217:make_patterns_logic$11264
  wire $auto$opt_dff.cc:217:make_patterns_logic$11273
  wire $auto$opt_dff.cc:217:make_patterns_logic$11275
  wire $auto$opt_dff.cc:217:make_patterns_logic$11284
  wire $auto$opt_dff.cc:217:make_patterns_logic$11286
  wire $auto$opt_dff.cc:217:make_patterns_logic$11295
  wire $auto$opt_dff.cc:217:make_patterns_logic$11297
  wire $auto$opt_dff.cc:217:make_patterns_logic$11306
  wire $auto$opt_dff.cc:217:make_patterns_logic$11308
  wire $auto$opt_dff.cc:217:make_patterns_logic$11317
  wire $auto$opt_dff.cc:217:make_patterns_logic$11319
  wire $auto$opt_dff.cc:217:make_patterns_logic$11328
  wire $auto$opt_dff.cc:217:make_patterns_logic$11330
  wire $auto$opt_dff.cc:217:make_patterns_logic$11339
  wire $auto$opt_dff.cc:217:make_patterns_logic$11341
  wire $auto$opt_dff.cc:217:make_patterns_logic$11350
  wire $auto$opt_dff.cc:217:make_patterns_logic$11352
  wire $auto$opt_dff.cc:217:make_patterns_logic$11361
  wire $auto$opt_dff.cc:217:make_patterns_logic$11363
  wire $auto$opt_dff.cc:217:make_patterns_logic$11372
  wire $auto$opt_dff.cc:217:make_patterns_logic$11374
  wire $auto$opt_dff.cc:217:make_patterns_logic$11383
  wire $auto$opt_dff.cc:217:make_patterns_logic$11385
  wire $auto$opt_dff.cc:217:make_patterns_logic$11394
  wire $auto$opt_dff.cc:217:make_patterns_logic$11396
  wire $auto$opt_dff.cc:217:make_patterns_logic$11405
  wire $auto$opt_dff.cc:217:make_patterns_logic$11407
  wire $auto$opt_dff.cc:217:make_patterns_logic$11416
  wire $auto$opt_dff.cc:217:make_patterns_logic$11418
  wire $auto$opt_dff.cc:217:make_patterns_logic$11427
  wire $auto$opt_dff.cc:217:make_patterns_logic$11429
  wire $auto$opt_dff.cc:217:make_patterns_logic$11438
  wire $auto$opt_dff.cc:217:make_patterns_logic$11440
  wire $auto$opt_dff.cc:217:make_patterns_logic$11447
  wire $auto$opt_dff.cc:217:make_patterns_logic$11452
  wire $auto$opt_dff.cc:217:make_patterns_logic$11457
  wire $auto$opt_dff.cc:217:make_patterns_logic$11462
  wire $auto$opt_dff.cc:217:make_patterns_logic$11467
  wire $auto$opt_dff.cc:217:make_patterns_logic$11472
  wire $auto$opt_dff.cc:217:make_patterns_logic$11477
  wire $auto$opt_dff.cc:217:make_patterns_logic$11482
  wire $auto$opt_dff.cc:217:make_patterns_logic$11487
  wire $auto$opt_dff.cc:217:make_patterns_logic$11492
  wire $auto$opt_dff.cc:217:make_patterns_logic$11497
  wire $auto$opt_dff.cc:217:make_patterns_logic$11502
  wire $auto$opt_dff.cc:217:make_patterns_logic$11507
  wire $auto$opt_dff.cc:217:make_patterns_logic$11512
  wire $auto$opt_dff.cc:217:make_patterns_logic$11517
  wire $auto$opt_dff.cc:217:make_patterns_logic$11522
  wire $auto$opt_dff.cc:217:make_patterns_logic$11527
  wire $auto$opt_dff.cc:217:make_patterns_logic$11532
  wire $auto$opt_dff.cc:217:make_patterns_logic$11537
  wire $auto$opt_dff.cc:217:make_patterns_logic$11542
  wire $auto$opt_dff.cc:217:make_patterns_logic$11547
  wire $auto$opt_dff.cc:217:make_patterns_logic$11552
  wire $auto$opt_dff.cc:217:make_patterns_logic$11557
  wire $auto$opt_dff.cc:217:make_patterns_logic$11562
  wire $auto$opt_dff.cc:217:make_patterns_logic$11567
  wire $auto$opt_dff.cc:217:make_patterns_logic$11572
  wire $auto$opt_dff.cc:217:make_patterns_logic$11577
  wire $auto$opt_dff.cc:217:make_patterns_logic$11582
  wire $auto$opt_dff.cc:217:make_patterns_logic$11587
  wire $auto$opt_dff.cc:217:make_patterns_logic$11592
  wire $auto$opt_dff.cc:217:make_patterns_logic$11597
  wire $auto$opt_dff.cc:217:make_patterns_logic$11602
  wire $auto$opt_dff.cc:217:make_patterns_logic$11608
  wire $auto$opt_dff.cc:217:make_patterns_logic$11610
  wire $auto$opt_dff.cc:217:make_patterns_logic$11612
  wire $auto$opt_dff.cc:217:make_patterns_logic$11614
  wire $auto$opt_dff.cc:217:make_patterns_logic$11616
  wire $auto$opt_dff.cc:217:make_patterns_logic$11632
  wire $auto$opt_dff.cc:217:make_patterns_logic$11639
  wire $auto$opt_dff.cc:217:make_patterns_logic$11651
  wire $auto$opt_dff.cc:217:make_patterns_logic$11653
  wire $auto$opt_dff.cc:217:make_patterns_logic$11670
  wire $auto$opt_dff.cc:217:make_patterns_logic$11672
  wire $auto$opt_dff.cc:217:make_patterns_logic$11678
  wire $auto$opt_dff.cc:217:make_patterns_logic$11704
  wire $auto$opt_dff.cc:242:make_patterns_logic$11103
  wire $auto$opt_dff.cc:242:make_patterns_logic$11114
  wire $auto$opt_dff.cc:242:make_patterns_logic$11125
  wire $auto$opt_dff.cc:242:make_patterns_logic$11136
  wire $auto$opt_dff.cc:242:make_patterns_logic$11147
  wire $auto$opt_dff.cc:242:make_patterns_logic$11158
  wire $auto$opt_dff.cc:242:make_patterns_logic$11169
  wire $auto$opt_dff.cc:242:make_patterns_logic$11180
  wire $auto$opt_dff.cc:242:make_patterns_logic$11191
  wire $auto$opt_dff.cc:242:make_patterns_logic$11202
  wire $auto$opt_dff.cc:242:make_patterns_logic$11213
  wire $auto$opt_dff.cc:242:make_patterns_logic$11224
  wire $auto$opt_dff.cc:242:make_patterns_logic$11235
  wire $auto$opt_dff.cc:242:make_patterns_logic$11246
  wire $auto$opt_dff.cc:242:make_patterns_logic$11257
  wire $auto$opt_dff.cc:242:make_patterns_logic$11268
  wire $auto$opt_dff.cc:242:make_patterns_logic$11279
  wire $auto$opt_dff.cc:242:make_patterns_logic$11290
  wire $auto$opt_dff.cc:242:make_patterns_logic$11301
  wire $auto$opt_dff.cc:242:make_patterns_logic$11312
  wire $auto$opt_dff.cc:242:make_patterns_logic$11323
  wire $auto$opt_dff.cc:242:make_patterns_logic$11334
  wire $auto$opt_dff.cc:242:make_patterns_logic$11345
  wire $auto$opt_dff.cc:242:make_patterns_logic$11356
  wire $auto$opt_dff.cc:242:make_patterns_logic$11367
  wire $auto$opt_dff.cc:242:make_patterns_logic$11378
  wire $auto$opt_dff.cc:242:make_patterns_logic$11389
  wire $auto$opt_dff.cc:242:make_patterns_logic$11400
  wire $auto$opt_dff.cc:242:make_patterns_logic$11411
  wire $auto$opt_dff.cc:242:make_patterns_logic$11422
  wire $auto$opt_dff.cc:242:make_patterns_logic$11433
  wire $auto$opt_dff.cc:242:make_patterns_logic$11444
  wire $auto$opt_dff.cc:242:make_patterns_logic$11449
  wire $auto$opt_dff.cc:242:make_patterns_logic$11454
  wire $auto$opt_dff.cc:242:make_patterns_logic$11459
  wire $auto$opt_dff.cc:242:make_patterns_logic$11464
  wire $auto$opt_dff.cc:242:make_patterns_logic$11469
  wire $auto$opt_dff.cc:242:make_patterns_logic$11474
  wire $auto$opt_dff.cc:242:make_patterns_logic$11479
  wire $auto$opt_dff.cc:242:make_patterns_logic$11484
  wire $auto$opt_dff.cc:242:make_patterns_logic$11489
  wire $auto$opt_dff.cc:242:make_patterns_logic$11494
  wire $auto$opt_dff.cc:242:make_patterns_logic$11499
  wire $auto$opt_dff.cc:242:make_patterns_logic$11504
  wire $auto$opt_dff.cc:242:make_patterns_logic$11509
  wire $auto$opt_dff.cc:242:make_patterns_logic$11514
  wire $auto$opt_dff.cc:242:make_patterns_logic$11519
  wire $auto$opt_dff.cc:242:make_patterns_logic$11524
  wire $auto$opt_dff.cc:242:make_patterns_logic$11529
  wire $auto$opt_dff.cc:242:make_patterns_logic$11534
  wire $auto$opt_dff.cc:242:make_patterns_logic$11539
  wire $auto$opt_dff.cc:242:make_patterns_logic$11544
  wire $auto$opt_dff.cc:242:make_patterns_logic$11549
  wire $auto$opt_dff.cc:242:make_patterns_logic$11554
  wire $auto$opt_dff.cc:242:make_patterns_logic$11559
  wire $auto$opt_dff.cc:242:make_patterns_logic$11564
  wire $auto$opt_dff.cc:242:make_patterns_logic$11569
  wire $auto$opt_dff.cc:242:make_patterns_logic$11574
  wire $auto$opt_dff.cc:242:make_patterns_logic$11579
  wire $auto$opt_dff.cc:242:make_patterns_logic$11584
  wire $auto$opt_dff.cc:242:make_patterns_logic$11589
  wire $auto$opt_dff.cc:242:make_patterns_logic$11594
  wire $auto$opt_dff.cc:242:make_patterns_logic$11599
  wire $auto$opt_dff.cc:242:make_patterns_logic$11604
  wire $auto$opt_dff.cc:242:make_patterns_logic$11622
  wire $auto$opt_dff.cc:242:make_patterns_logic$11641
  wire $auto$opt_dff.cc:242:make_patterns_logic$11665
  wire $auto$opt_dff.cc:242:make_patterns_logic$11674
  wire $auto$opt_dff.cc:242:make_patterns_logic$11684
  wire $auto$opt_dff.cc:242:make_patterns_logic$11692
  wire $auto$opt_dff.cc:276:combine_resets$11628
  wire $auto$opt_reduce.cc:134:opt_mux$10491
  wire $auto$opt_reduce.cc:134:opt_mux$10493
  wire $auto$opt_reduce.cc:134:opt_mux$10495
  wire $auto$opt_reduce.cc:134:opt_mux$10497
  wire $auto$opt_reduce.cc:134:opt_mux$10499
  wire $auto$opt_reduce.cc:134:opt_mux$10501
  wire $auto$opt_reduce.cc:134:opt_mux$10503
  wire $auto$opt_reduce.cc:134:opt_mux$10505
  wire $auto$opt_reduce.cc:134:opt_mux$10507
  wire $auto$opt_reduce.cc:134:opt_mux$10509
  wire $auto$opt_reduce.cc:134:opt_mux$10511
  wire $auto$opt_reduce.cc:134:opt_mux$10515
  wire $auto$opt_reduce.cc:134:opt_mux$10517
  wire $auto$opt_reduce.cc:134:opt_mux$10519
  wire $auto$opt_reduce.cc:134:opt_mux$10521
  wire $auto$opt_reduce.cc:134:opt_mux$10523
  wire $auto$opt_reduce.cc:134:opt_mux$10525
  wire $auto$opt_reduce.cc:134:opt_mux$10527
  wire $auto$opt_reduce.cc:134:opt_mux$10529
  wire $auto$opt_reduce.cc:134:opt_mux$10533
  wire $auto$opt_reduce.cc:134:opt_mux$10535
  wire $auto$opt_reduce.cc:134:opt_mux$10537
  wire $auto$opt_reduce.cc:134:opt_mux$10539
  wire $auto$opt_reduce.cc:134:opt_mux$10541
  wire $auto$opt_reduce.cc:134:opt_mux$10543
  wire $auto$opt_reduce.cc:134:opt_mux$10545
  wire $auto$opt_reduce.cc:134:opt_mux$10547
  wire $auto$opt_reduce.cc:134:opt_mux$10551
  wire $auto$opt_reduce.cc:134:opt_mux$10553
  wire $auto$opt_reduce.cc:134:opt_mux$10557
  wire $auto$opt_reduce.cc:134:opt_mux$10559
  wire $auto$opt_reduce.cc:134:opt_mux$10561
  wire $auto$opt_reduce.cc:134:opt_mux$10563
  wire $auto$opt_reduce.cc:134:opt_mux$10567
  wire $auto$opt_reduce.cc:134:opt_mux$10569
  wire $auto$opt_reduce.cc:134:opt_mux$10573
  wire $auto$opt_reduce.cc:134:opt_mux$10575
  wire $auto$opt_reduce.cc:134:opt_mux$10577
  wire $auto$opt_reduce.cc:134:opt_mux$10581
  wire $auto$opt_reduce.cc:134:opt_mux$10585
  wire $auto$opt_reduce.cc:134:opt_mux$10589
  wire $auto$opt_reduce.cc:134:opt_mux$10593
  wire $auto$opt_reduce.cc:134:opt_mux$10597
  wire $auto$opt_reduce.cc:134:opt_mux$10601
  wire $auto$opt_reduce.cc:134:opt_mux$10603
  wire $auto$opt_reduce.cc:134:opt_mux$10605
  wire $auto$opt_reduce.cc:134:opt_mux$10607
  wire $auto$opt_reduce.cc:134:opt_mux$10611
  wire $auto$opt_reduce.cc:134:opt_mux$10615
  wire $auto$opt_reduce.cc:134:opt_mux$10617
  wire $auto$opt_reduce.cc:134:opt_mux$10619
  wire $auto$opt_reduce.cc:134:opt_mux$10621
  wire $auto$opt_reduce.cc:134:opt_mux$10627
  wire $auto$opt_reduce.cc:134:opt_mux$10631
  wire $auto$opt_reduce.cc:134:opt_mux$10637
  wire $auto$opt_reduce.cc:134:opt_mux$10639
  wire $auto$opt_reduce.cc:134:opt_mux$10641
  wire $auto$opt_reduce.cc:134:opt_mux$10647
  wire $auto$opt_reduce.cc:134:opt_mux$10649
  wire $auto$opt_reduce.cc:134:opt_mux$10651
  wire $auto$opt_reduce.cc:134:opt_mux$10653
  wire $auto$opt_reduce.cc:134:opt_mux$10661
  wire $auto$opt_reduce.cc:134:opt_mux$10667
  wire $auto$opt_reduce.cc:134:opt_mux$10671
  wire $auto$rtlil.cc:2127:Not$11102
  wire $auto$rtlil.cc:2127:Not$11619
  wire $auto$rtlil.cc:2127:Not$11621
  wire $auto$rtlil.cc:2127:Not$11627
  wire $auto$rtlil.cc:2127:Not$11660
  wire $auto$rtlil.cc:2127:Not$11662
  wire $auto$rtlil.cc:2127:Not$11664
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10849
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10851
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10853
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10855
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10857
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10859
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10861
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10863
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10865
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10867
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10869
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10871
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10873
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10875
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10877
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10879
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10881
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10883
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10885
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10887
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10889
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10891
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10893
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10895
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10897
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10899
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10901
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10903
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10905
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10907
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10909
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10911
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10913
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10915
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10917
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10919
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10921
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10923
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10925
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10927
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10929
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10931
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10933
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10935
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10937
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10939
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10941
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10943
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10945
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10947
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10949
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10951
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10953
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10955
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10957
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10959
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10961
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10963
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10965
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10967
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10969
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10971
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10973
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10975
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10977
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10979
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10981
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10983
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10985
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10987
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10989
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10991
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10993
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10995
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10997
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10999
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11001
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11003
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11005
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11007
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11009
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11011
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11013
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11015
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11017
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11019
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11021
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11023
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11025
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11027
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11029
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11031
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11033
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11035
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11037
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11039
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11041
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11043
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11045
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11047
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11049
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11051
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11053
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11055
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11057
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11059
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11061
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11063
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11065
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11067
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11069
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11071
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10686
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10687
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10688
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10689
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$346_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$348_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$350_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$352_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$355_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$367_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$370_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$371_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$372_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$375_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$376_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$385_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$258_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$295_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$322_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$338_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$340_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$342_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$343_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$374_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$380_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$384_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$386_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$373_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$353_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$356_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$379_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$387_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$349_Y
  wire $procmux$2062_CMP
  wire $procmux$2063_CMP
  wire $procmux$2064_CMP
  wire $procmux$2065_CMP
  wire $procmux$2066_CMP
  wire $procmux$2067_CMP
  wire $procmux$2068_CMP
  wire $procmux$2069_CMP
  wire $procmux$2070_CMP
  wire $procmux$2071_CMP
  wire $procmux$2072_CMP
  wire $procmux$2073_CMP
  wire $procmux$2074_CMP
  wire $procmux$2075_CMP
  wire $procmux$2076_CMP
  wire $procmux$2077_CMP
  wire $procmux$2078_CMP
  wire $procmux$2079_CMP
  wire $procmux$2080_CMP
  wire $procmux$2081_CMP
  wire $procmux$2082_CMP
  wire $procmux$2083_CMP
  wire $procmux$2084_CMP
  wire $procmux$2085_CMP
  wire $procmux$2086_CMP
  wire $procmux$2087_CMP
  wire $procmux$2088_CMP
  wire $procmux$2089_CMP
  wire $procmux$2090_CMP
  wire $procmux$2091_CMP
  wire $procmux$2092_CMP
  wire $procmux$2093_CMP
  wire $procmux$3598_CMP
  wire $procmux$3599_CMP
  wire $procmux$3600_CMP
  wire $procmux$3601_CMP
  wire $procmux$3602_CMP
  wire $procmux$3603_CMP
  wire $procmux$3604_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3607_CMP
  wire $procmux$3608_CMP
  wire $procmux$3609_CMP
  wire $procmux$3610_CMP
  wire $procmux$3611_CMP
  wire $procmux$3612_CMP
  wire $procmux$3613_CMP
  wire $procmux$3614_CMP
  wire $procmux$3615_CMP
  wire $procmux$3616_CMP
  wire $procmux$3617_CMP
  wire $procmux$3618_CMP
  wire $procmux$3619_CMP
  wire $procmux$3620_CMP
  wire $procmux$3621_CMP
  wire $procmux$3622_CMP
  wire $procmux$3623_CMP
  wire $procmux$3624_CMP
  wire $procmux$3625_CMP
  wire $procmux$3626_CMP
  wire $procmux$3627_CMP
  wire $procmux$3628_CMP
  wire $procmux$3629_CMP
  wire width 32 $procmux$3630_Y
  wire width 32 $procmux$3633_Y
  wire width 32 $procmux$3636_Y
  wire width 32 $procmux$3638_Y
  wire $procmux$5776_CMP
  wire $procmux$5777_CMP
  wire $procmux$5778_CMP
  wire $procmux$5779_CMP
  wire $procmux$5780_CMP
  wire $procmux$5781_CMP
  wire $procmux$5782_CMP
  wire $procmux$5783_CMP
  wire $procmux$5784_CMP
  wire $procmux$5785_CMP
  wire $procmux$5786_CMP
  wire $procmux$5787_CMP
  wire $procmux$5788_CMP
  wire $procmux$5789_CMP
  wire $procmux$5790_CMP
  wire $procmux$5791_CMP
  wire $procmux$5792_CMP
  wire $procmux$5793_CMP
  wire $procmux$5794_CMP
  wire $procmux$5795_CMP
  wire $procmux$5796_CMP
  wire $procmux$5797_CMP
  wire $procmux$5798_CMP
  wire $procmux$5799_CMP
  wire $procmux$5800_CMP
  wire $procmux$5801_CMP
  wire $procmux$5802_CMP
  wire $procmux$5803_CMP
  wire $procmux$5804_CMP
  wire $procmux$5805_CMP
  wire $procmux$5806_CMP
  wire $procmux$5807_CMP
  wire width 32 $procmux$5853_Y
  wire width 32 $procmux$5856_Y
  wire width 32 $procmux$5858_Y
  wire $procmux$6574_CMP
  wire $procmux$6575_CMP
  wire $procmux$6576_CMP
  wire $procmux$6577_CMP
  wire $procmux$6578_CMP
  wire $procmux$6579_CMP
  wire $procmux$6580_CMP
  wire $procmux$6581_CMP
  wire $procmux$6582_CMP
  wire $procmux$6583_CMP
  wire $procmux$6584_CMP
  wire $procmux$6585_CMP
  wire $procmux$6586_CMP
  wire $procmux$6587_CMP
  wire $procmux$6588_CMP
  wire $procmux$6589_CMP
  wire $procmux$6590_CMP
  wire $procmux$6591_CMP
  wire $procmux$6592_CMP
  wire $procmux$6593_CMP
  wire $procmux$6594_CMP
  wire $procmux$6595_CMP
  wire $procmux$6596_CMP
  wire $procmux$6597_CMP
  wire $procmux$6598_CMP
  wire $procmux$6599_CMP
  wire $procmux$6600_CMP
  wire $procmux$6601_CMP
  wire $procmux$6602_CMP
  wire $procmux$6603_CMP
  wire $procmux$6604_CMP
  wire $procmux$6605_CMP
  wire width 32 $procmux$7992_Y
  wire width 32 $procmux$7994_Y
  wire width 3 $procmux$9491_Y
  wire width 3 $procmux$9533_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$344_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$341_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$378_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$381_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$388_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$362_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$361_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$360_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$358_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$365_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$364_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$363_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$345_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$351_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$143_DATA[31:0]$292
    connect \Y $add$cva6_processor_shim.v:227$293_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$146_DATA[31:0]$319
    connect \Y $add$cva6_processor_shim.v:233$320_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$369_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \Y $add$cva6_processor_shim.v:96$339_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \Y $and$cva6_processor_shim.v:102$347_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11095
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11097
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11099
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10519 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11108
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10519 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11110
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10569 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11119
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10569 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11121
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10607 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11130
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10607 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11132
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10497 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11141
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10497 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11143
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10525 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11152
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10525 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11154
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10547 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11163
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10547 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11165
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10501 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11174
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10501 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11176
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11185
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11187
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10499 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11196
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10499 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11198
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11207
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11209
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10563 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11218
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10563 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11220
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10647 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11229
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10647 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11231
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10507 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11240
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10507 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11242
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10545 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11251
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10545 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11253
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10575 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11262
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10575 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11264
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10585 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11273
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10585 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11275
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10603 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11284
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10603 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11286
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10627 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11295
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10627 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11297
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10651 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11306
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10651 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11308
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10505 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11317
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10505 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11319
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11328
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11330
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10553 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11339
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10553 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11341
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10509 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11350
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10509 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11352
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10593 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11361
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10593 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11363
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10557 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11372
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10557 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11374
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10615 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11383
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10615 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11385
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10641 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11394
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10641 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11396
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10529 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11405
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10529 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11407
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10493 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11416
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10493 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11418
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10521 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11427
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10521 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11429
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10543 $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11438
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10543 $eq$cva6_processor_shim.v:70$295_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11440
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10611
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11447
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10523
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11452
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10639
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11457
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10511
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11462
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10573
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11467
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10619
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11472
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10667
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11477
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10503
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11482
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10533
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11487
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10559
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11492
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10581
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11497
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10601
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11502
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10621
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11507
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10637
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11512
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10661
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11517
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10491
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11522
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10515
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11527
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10539
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11532
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10561
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11537
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10577
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11542
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10589
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11547
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10605
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11552
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10617
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11557
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10631
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11562
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10649
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11567
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10671
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11572
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10495
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11577
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10517
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11582
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10535
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11587
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10541
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11592
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10551
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11597
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10653
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11602
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$367_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11608
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$372_Y $eq$cva6_processor_shim.v:261$371_Y $eq$cva6_processor_shim.v:257$370_Y $eq$cva6_processor_shim.v:243$367_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11610
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$374_Y $eq$cva6_processor_shim.v:263$372_Y $eq$cva6_processor_shim.v:261$371_Y $eq$cva6_processor_shim.v:257$370_Y $eq$cva6_processor_shim.v:243$367_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11612
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$371_Y $eq$cva6_processor_shim.v:257$370_Y $eq$cva6_processor_shim.v:243$367_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11614
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$370_Y $eq$cva6_processor_shim.v:243$367_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11616
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$387_Y $logic_and$cva6_processor_shim.v:311$386_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11632
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$295_Y $eq$cva6_processor_shim.v:66$258_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11639
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$375_Y $eq$cva6_processor_shim.v:263$372_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11651
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$374_Y $eq$cva6_processor_shim.v:263$372_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11653
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$376_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11670
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$380_Y $eq$cva6_processor_shim.v:277$376_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11672
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$370_Y $eq$cva6_processor_shim.v:243$367_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11678
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$322_Y $eq$cva6_processor_shim.v:70$295_Y $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11704
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $auto$rtlil.cc:2127:Not$11102
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11619
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11621
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $auto$rtlil.cc:2127:Not$11660
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$370_Y
    connect \Y $auto$rtlil.cc:2127:Not$11662
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$371_Y
    connect \Y $auto$rtlil.cc:2127:Not$11664
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11099 $auto$opt_dff.cc:217:make_patterns_logic$11097 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11103
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11110 $auto$opt_dff.cc:217:make_patterns_logic$11108 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11114
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11121 $auto$opt_dff.cc:217:make_patterns_logic$11119 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11125
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11132 $auto$opt_dff.cc:217:make_patterns_logic$11130 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11136
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11143 $auto$opt_dff.cc:217:make_patterns_logic$11141 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11147
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11154 $auto$opt_dff.cc:217:make_patterns_logic$11152 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11158
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11165 $auto$opt_dff.cc:217:make_patterns_logic$11163 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11169
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11176 $auto$opt_dff.cc:217:make_patterns_logic$11174 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11180
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11187 $auto$opt_dff.cc:217:make_patterns_logic$11185 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11191
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11198 $auto$opt_dff.cc:217:make_patterns_logic$11196 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11202
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11209 $auto$opt_dff.cc:217:make_patterns_logic$11207 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11213
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11220 $auto$opt_dff.cc:217:make_patterns_logic$11218 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11224
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11231 $auto$opt_dff.cc:217:make_patterns_logic$11229 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11235
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11242 $auto$opt_dff.cc:217:make_patterns_logic$11240 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11246
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11253 $auto$opt_dff.cc:217:make_patterns_logic$11251 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11257
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11264 $auto$opt_dff.cc:217:make_patterns_logic$11262 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11268
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11275 $auto$opt_dff.cc:217:make_patterns_logic$11273 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11279
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11286 $auto$opt_dff.cc:217:make_patterns_logic$11284 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11290
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11297 $auto$opt_dff.cc:217:make_patterns_logic$11295 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11301
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11308 $auto$opt_dff.cc:217:make_patterns_logic$11306 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11312
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11319 $auto$opt_dff.cc:217:make_patterns_logic$11317 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11323
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11330 $auto$opt_dff.cc:217:make_patterns_logic$11328 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11334
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11341 $auto$opt_dff.cc:217:make_patterns_logic$11339 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11345
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11352 $auto$opt_dff.cc:217:make_patterns_logic$11350 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11356
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11363 $auto$opt_dff.cc:217:make_patterns_logic$11361 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11367
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11374 $auto$opt_dff.cc:217:make_patterns_logic$11372 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11378
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11385 $auto$opt_dff.cc:217:make_patterns_logic$11383 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11389
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11396 $auto$opt_dff.cc:217:make_patterns_logic$11394 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11400
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11407 $auto$opt_dff.cc:217:make_patterns_logic$11405 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11411
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11418 $auto$opt_dff.cc:217:make_patterns_logic$11416 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11422
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11429 $auto$opt_dff.cc:217:make_patterns_logic$11427 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11433
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11102 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11440 $auto$opt_dff.cc:217:make_patterns_logic$11438 $auto$opt_dff.cc:217:make_patterns_logic$11095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11444
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11447 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11449
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11452 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11454
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11457 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11459
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11462 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11464
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11467 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11469
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11472 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11474
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11477 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11479
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11482 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11484
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11487 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11489
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11492 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11494
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11497 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11499
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11502 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11504
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11507 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11509
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11512 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11514
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11517 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11519
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11522 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11524
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11527 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11529
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11532 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11534
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11537 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11539
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11542 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11544
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11547 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11549
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11552 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11554
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11557 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11559
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11562 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11564
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11567 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11569
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11572 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11574
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11577 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11579
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11582 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11584
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11587 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11589
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11592 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11594
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11597 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11599
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$258_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11602 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11604
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11621 $auto$rtlil.cc:2127:Not$11619 $auto$opt_dff.cc:217:make_patterns_logic$11616 $auto$opt_dff.cc:217:make_patterns_logic$11614 $auto$opt_dff.cc:217:make_patterns_logic$11612 $auto$opt_dff.cc:217:make_patterns_logic$11610 $auto$opt_dff.cc:217:make_patterns_logic$11608 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11622
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11639 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11641
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11664 $auto$rtlil.cc:2127:Not$11662 $auto$rtlil.cc:2127:Not$11660 $auto$rtlil.cc:2127:Not$11621 $auto$rtlil.cc:2127:Not$11619 $auto$opt_dff.cc:217:make_patterns_logic$11653 $auto$opt_dff.cc:217:make_patterns_logic$11651 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11665
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11672 $auto$opt_dff.cc:217:make_patterns_logic$11670 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11674
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11621 $auto$rtlil.cc:2127:Not$11619 $auto$opt_dff.cc:217:make_patterns_logic$11678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11684
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$367_Y $auto$rtlil.cc:2127:Not$11621 $auto$rtlil.cc:2127:Not$11619 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11692
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11627
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$386_Y $auto$rtlil.cc:2127:Not$11627 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11628
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11635
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11636
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11637
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11668
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11105
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11103
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11116
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11114
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11127
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11125
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11138
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11136
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11149
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11147
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11160
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11158
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11171
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11169
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11182
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11180
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11193
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11191
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11204
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11202
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11215
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11213
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11226
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11224
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11237
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11235
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11248
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11246
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11259
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11257
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11270
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11268
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11281
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11279
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11292
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11290
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11303
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11301
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11314
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11312
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11325
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11323
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11336
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11334
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11347
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11345
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11358
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11356
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11369
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11367
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11380
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11378
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11391
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11389
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11402
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11400
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11413
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11411
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11424
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11422
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11435
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11433
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11446
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11444
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11451
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11449
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11456
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11454
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11461
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11459
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11466
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11464
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11471
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11469
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11476
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11474
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11481
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11479
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11486
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11484
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11491
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11489
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11496
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11494
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11501
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11499
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11506
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11504
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11511
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11509
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11516
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11514
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11521
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11519
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11526
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11524
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11531
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11529
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11536
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11534
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11541
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11539
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11546
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11544
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11551
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11549
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11556
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11554
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11561
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11559
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11566
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11564
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11571
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11569
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11576
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11574
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11581
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11579
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11586
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11584
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11591
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11589
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11596
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11594
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11601
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11599
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11606
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11604
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11624
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11622
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11631
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$388_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$387_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11628
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11634
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11632
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11643
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11641
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11649
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11641
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11667
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11665
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11676
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11674
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11686
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11684
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11694
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11692
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11702
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11692
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11706
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11704
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10491
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10495
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10503
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10511
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10507
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10515
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10517
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10523
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10527
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10533
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10535
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10539
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10541
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10545
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10551
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10553
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10559
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10561
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10493
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10537
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10573
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10577
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10509
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10581
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10543
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10575
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10589
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10521
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10497
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10585
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10601
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10605
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10557
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10611
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10519
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10617
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10619
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10621
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10603
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10615
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10525
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10631
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10569
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10563
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10637
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10639
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10627
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10567
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10649
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10653
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10597
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10547
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10607
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10661
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10593
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10529
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6599_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10667
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10651
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6605_CMP $procmux$6604_CMP $procmux$6603_CMP $procmux$6602_CMP $procmux$6601_CMP $procmux$6600_CMP $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10671
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10501
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10499
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10647
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10641
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2093_CMP $procmux$2092_CMP $procmux$2091_CMP $procmux$2090_CMP $procmux$2089_CMP $procmux$2088_CMP $procmux$2087_CMP $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10505
  end
  cell $anyseq $auto$setundef.cc:501:execute$10848
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10849
  end
  cell $anyseq $auto$setundef.cc:501:execute$10850
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10851
  end
  cell $anyseq $auto$setundef.cc:501:execute$10852
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10853
  end
  cell $anyseq $auto$setundef.cc:501:execute$10854
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10855
  end
  cell $anyseq $auto$setundef.cc:501:execute$10856
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10857
  end
  cell $anyseq $auto$setundef.cc:501:execute$10858
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10859
  end
  cell $anyseq $auto$setundef.cc:501:execute$10860
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10861
  end
  cell $anyseq $auto$setundef.cc:501:execute$10862
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10863
  end
  cell $anyseq $auto$setundef.cc:501:execute$10864
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10865
  end
  cell $anyseq $auto$setundef.cc:501:execute$10866
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10867
  end
  cell $anyseq $auto$setundef.cc:501:execute$10868
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10869
  end
  cell $anyseq $auto$setundef.cc:501:execute$10870
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10871
  end
  cell $anyseq $auto$setundef.cc:501:execute$10872
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10873
  end
  cell $anyseq $auto$setundef.cc:501:execute$10874
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10875
  end
  cell $anyseq $auto$setundef.cc:501:execute$10876
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10877
  end
  cell $anyseq $auto$setundef.cc:501:execute$10878
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10879
  end
  cell $anyseq $auto$setundef.cc:501:execute$10880
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10881
  end
  cell $anyseq $auto$setundef.cc:501:execute$10882
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10883
  end
  cell $anyseq $auto$setundef.cc:501:execute$10884
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10885
  end
  cell $anyseq $auto$setundef.cc:501:execute$10886
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10887
  end
  cell $anyseq $auto$setundef.cc:501:execute$10888
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10889
  end
  cell $anyseq $auto$setundef.cc:501:execute$10890
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10891
  end
  cell $anyseq $auto$setundef.cc:501:execute$10892
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10893
  end
  cell $anyseq $auto$setundef.cc:501:execute$10894
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10895
  end
  cell $anyseq $auto$setundef.cc:501:execute$10896
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10897
  end
  cell $anyseq $auto$setundef.cc:501:execute$10898
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10899
  end
  cell $anyseq $auto$setundef.cc:501:execute$10900
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10901
  end
  cell $anyseq $auto$setundef.cc:501:execute$10902
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10903
  end
  cell $anyseq $auto$setundef.cc:501:execute$10904
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10905
  end
  cell $anyseq $auto$setundef.cc:501:execute$10906
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10907
  end
  cell $anyseq $auto$setundef.cc:501:execute$10908
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10909
  end
  cell $anyseq $auto$setundef.cc:501:execute$10910
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10911
  end
  cell $anyseq $auto$setundef.cc:501:execute$10912
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10913
  end
  cell $anyseq $auto$setundef.cc:501:execute$10914
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10915
  end
  cell $anyseq $auto$setundef.cc:501:execute$10916
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10917
  end
  cell $anyseq $auto$setundef.cc:501:execute$10918
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10919
  end
  cell $anyseq $auto$setundef.cc:501:execute$10920
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10921
  end
  cell $anyseq $auto$setundef.cc:501:execute$10922
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10923
  end
  cell $anyseq $auto$setundef.cc:501:execute$10924
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10925
  end
  cell $anyseq $auto$setundef.cc:501:execute$10926
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10927
  end
  cell $anyseq $auto$setundef.cc:501:execute$10928
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10929
  end
  cell $anyseq $auto$setundef.cc:501:execute$10930
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10931
  end
  cell $anyseq $auto$setundef.cc:501:execute$10932
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10933
  end
  cell $anyseq $auto$setundef.cc:501:execute$10934
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10935
  end
  cell $anyseq $auto$setundef.cc:501:execute$10936
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10937
  end
  cell $anyseq $auto$setundef.cc:501:execute$10938
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10939
  end
  cell $anyseq $auto$setundef.cc:501:execute$10940
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10941
  end
  cell $anyseq $auto$setundef.cc:501:execute$10942
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10943
  end
  cell $anyseq $auto$setundef.cc:501:execute$10944
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10945
  end
  cell $anyseq $auto$setundef.cc:501:execute$10946
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10947
  end
  cell $anyseq $auto$setundef.cc:501:execute$10948
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10949
  end
  cell $anyseq $auto$setundef.cc:501:execute$10950
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10951
  end
  cell $anyseq $auto$setundef.cc:501:execute$10952
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10953
  end
  cell $anyseq $auto$setundef.cc:501:execute$10954
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10955
  end
  cell $anyseq $auto$setundef.cc:501:execute$10956
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10957
  end
  cell $anyseq $auto$setundef.cc:501:execute$10958
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10959
  end
  cell $anyseq $auto$setundef.cc:501:execute$10960
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10961
  end
  cell $anyseq $auto$setundef.cc:501:execute$10962
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10963
  end
  cell $anyseq $auto$setundef.cc:501:execute$10964
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10965
  end
  cell $anyseq $auto$setundef.cc:501:execute$10966
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10967
  end
  cell $anyseq $auto$setundef.cc:501:execute$10968
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10969
  end
  cell $anyseq $auto$setundef.cc:501:execute$10970
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10971
  end
  cell $anyseq $auto$setundef.cc:501:execute$10972
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10973
  end
  cell $anyseq $auto$setundef.cc:501:execute$10974
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10975
  end
  cell $anyseq $auto$setundef.cc:501:execute$10976
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10977
  end
  cell $anyseq $auto$setundef.cc:501:execute$10978
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10979
  end
  cell $anyseq $auto$setundef.cc:501:execute$10980
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10981
  end
  cell $anyseq $auto$setundef.cc:501:execute$10982
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10983
  end
  cell $anyseq $auto$setundef.cc:501:execute$10984
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10985
  end
  cell $anyseq $auto$setundef.cc:501:execute$10986
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10987
  end
  cell $anyseq $auto$setundef.cc:501:execute$10988
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10989
  end
  cell $anyseq $auto$setundef.cc:501:execute$10990
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10991
  end
  cell $anyseq $auto$setundef.cc:501:execute$10992
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10993
  end
  cell $anyseq $auto$setundef.cc:501:execute$10994
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10995
  end
  cell $anyseq $auto$setundef.cc:501:execute$10996
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10997
  end
  cell $anyseq $auto$setundef.cc:501:execute$10998
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10999
  end
  cell $anyseq $auto$setundef.cc:501:execute$11000
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11001
  end
  cell $anyseq $auto$setundef.cc:501:execute$11002
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11003
  end
  cell $anyseq $auto$setundef.cc:501:execute$11004
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11005
  end
  cell $anyseq $auto$setundef.cc:501:execute$11006
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11007
  end
  cell $anyseq $auto$setundef.cc:501:execute$11008
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11009
  end
  cell $anyseq $auto$setundef.cc:501:execute$11010
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11011
  end
  cell $anyseq $auto$setundef.cc:501:execute$11012
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11013
  end
  cell $anyseq $auto$setundef.cc:501:execute$11014
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11015
  end
  cell $anyseq $auto$setundef.cc:501:execute$11016
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11017
  end
  cell $anyseq $auto$setundef.cc:501:execute$11018
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11019
  end
  cell $anyseq $auto$setundef.cc:501:execute$11020
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11021
  end
  cell $anyseq $auto$setundef.cc:501:execute$11022
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11023
  end
  cell $anyseq $auto$setundef.cc:501:execute$11024
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11025
  end
  cell $anyseq $auto$setundef.cc:501:execute$11026
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11027
  end
  cell $anyseq $auto$setundef.cc:501:execute$11028
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11029
  end
  cell $anyseq $auto$setundef.cc:501:execute$11030
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11031
  end
  cell $anyseq $auto$setundef.cc:501:execute$11032
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11033
  end
  cell $anyseq $auto$setundef.cc:501:execute$11034
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11035
  end
  cell $anyseq $auto$setundef.cc:501:execute$11036
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11037
  end
  cell $anyseq $auto$setundef.cc:501:execute$11038
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11039
  end
  cell $anyseq $auto$setundef.cc:501:execute$11040
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11041
  end
  cell $anyseq $auto$setundef.cc:501:execute$11042
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11043
  end
  cell $anyseq $auto$setundef.cc:501:execute$11044
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11045
  end
  cell $anyseq $auto$setundef.cc:501:execute$11046
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11047
  end
  cell $anyseq $auto$setundef.cc:501:execute$11048
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11049
  end
  cell $anyseq $auto$setundef.cc:501:execute$11050
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11051
  end
  cell $anyseq $auto$setundef.cc:501:execute$11052
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11053
  end
  cell $anyseq $auto$setundef.cc:501:execute$11054
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11055
  end
  cell $anyseq $auto$setundef.cc:501:execute$11056
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11057
  end
  cell $anyseq $auto$setundef.cc:501:execute$11058
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11059
  end
  cell $anyseq $auto$setundef.cc:501:execute$11060
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11061
  end
  cell $anyseq $auto$setundef.cc:501:execute$11062
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11063
  end
  cell $anyseq $auto$setundef.cc:501:execute$11064
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11065
  end
  cell $anyseq $auto$setundef.cc:501:execute$11066
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11067
  end
  cell $anyseq $auto$setundef.cc:501:execute$11068
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11069
  end
  cell $anyseq $auto$setundef.cc:501:execute$11070
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11071
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$346_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$348_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$350_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$352_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$355_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$367_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$370_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$371_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$372_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$375_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$376_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$385_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$258_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$295_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$322_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$338_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$340_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$342_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$343_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$373_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$374_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$379_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$380_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$384_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$384_Y
    connect \B $eq$cva6_processor_shim.v:311$385_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$386_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$373_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$353
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$353_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$356_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$379_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$387_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \Y $or$cva6_processor_shim.v:103$349_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1309
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$388_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$387_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1318
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$386_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1324
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$386_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1330
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$378_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1349
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$381_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$380_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1361
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$380_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1373
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$380_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1385
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1394
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$378_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1403
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1411
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$376_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1417
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$376_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1423
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$376_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$375_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1481
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$375_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1506
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$374_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1530
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$374_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1553
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$372_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1574
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$372_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1595
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$372_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1616
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$372_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1637
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$371_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1655
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$371_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1691
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$371_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1709
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$370_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1724
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$370_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1739
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$370_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1769
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$370_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1814
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1843
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1858
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$369_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1872
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1884
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1896
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1920
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1968
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$367_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1988
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2006
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2051
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2061
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10849
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2093_CMP $auto$opt_reduce.cc:134:opt_mux$10543 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2063_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2068_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2068_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2070_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2070_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2073_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2073_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2074_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2075_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2077_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2079_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2080_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2080_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2081_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2081_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2082_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2082_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2083_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2084_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2085_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2086_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2087_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2087_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2088_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2088_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2089_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2089_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2090_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2091_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2091_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2092_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2092_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2093_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2093_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2109
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10851
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$365_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10597 $procmux$2062_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2157
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10853
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10519 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2205
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10855
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10569 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2253
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10857
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10607 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2301
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10859
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10497 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2349
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10861
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10525 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2397
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10863
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10547 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2445
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10865
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10501 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2493
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10867
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2541
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10869
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10499 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2589
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10871
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10567 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2637
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10873
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10563 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2685
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10875
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10647 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2733
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10877
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10507 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2781
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10879
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10545 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2829
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10881
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10575 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2877
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10883
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10585 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2925
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10885
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10603 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2973
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10887
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10627 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3021
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10889
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10651 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3069
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10891
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10505 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3117
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10893
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3165
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10895
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10553 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3213
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10897
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10509 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3261
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10899
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10593 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3309
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10901
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10557 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3357
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10903
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10615 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3405
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10905
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10641 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3453
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10907
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10529 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3501
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10909
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2091_CMP $auto$opt_reduce.cc:134:opt_mux$10493 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3549
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10911
    connect \B { $ternary$cva6_processor_shim.v:96$365_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2092_CMP $auto$opt_reduce.cc:134:opt_mux$10521 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3609_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3609_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3610_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3611_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3616_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3617_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3618_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3619_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3620_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3621_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3622_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3623_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3623_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3624_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3625_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3625_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3626_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3626_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3627_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3627_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3628_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3628_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3629_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3629_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3630
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10913
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $procmux$3630_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3633
    parameter \WIDTH 32
    connect \A $procmux$3630_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10915
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $procmux$3633_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3636
    parameter \WIDTH 32
    connect \A $procmux$3633_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10917
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $procmux$3636_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3638
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10919
    connect \B $procmux$3636_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3638_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3641
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10921
    connect \B $procmux$3638_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3645
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3660
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3675
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3690
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3705
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3720
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3735
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3750
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3765
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3780
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3795
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3810
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3825
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3840
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3855
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3870
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3885
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3900
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3915
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3930
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3945
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3960
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3975
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3990
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4005
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4020
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4035
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4050
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4065
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4080
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4095
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4110
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4125
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$322_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4335
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10923
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2093_CMP $auto$opt_reduce.cc:134:opt_mux$10543 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4380
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10925
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10597 $procmux$2062_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4425
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10927
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10519 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4470
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10929
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10569 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4515
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10931
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10607 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4560
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10933
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10497 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4605
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10935
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10525 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4650
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10937
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10547 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4695
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10939
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10501 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4740
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10941
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4785
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10943
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10499 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4830
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10945
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10567 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4875
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10947
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10563 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4920
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10949
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10647 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4965
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10951
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10507 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5010
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10953
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10545 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10955
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10575 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5100
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10957
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10585 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5145
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10959
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10603 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5190
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10961
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10627 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5235
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10963
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10651 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5280
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10965
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10505 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5325
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10967
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5370
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10969
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10553 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5415
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10971
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10509 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5460
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10973
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10593 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5505
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10975
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2087_CMP $auto$opt_reduce.cc:134:opt_mux$10557 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5550
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10977
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2088_CMP $auto$opt_reduce.cc:134:opt_mux$10615 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5595
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10979
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2089_CMP $auto$opt_reduce.cc:134:opt_mux$10641 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5640
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10981
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2090_CMP $auto$opt_reduce.cc:134:opt_mux$10529 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5685
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10983
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2091_CMP $auto$opt_reduce.cc:134:opt_mux$10493 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5730
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10985
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2092_CMP $auto$opt_reduce.cc:134:opt_mux$10521 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5775
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10987
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5807_CMP $procmux$5806_CMP $procmux$5805_CMP $procmux$5804_CMP $procmux$5803_CMP $procmux$5802_CMP $procmux$5801_CMP $procmux$5800_CMP $procmux$5799_CMP $procmux$5798_CMP $procmux$5797_CMP $procmux$5796_CMP $procmux$5795_CMP $procmux$5794_CMP $procmux$5793_CMP $procmux$5792_CMP $procmux$5791_CMP $procmux$5790_CMP $procmux$5789_CMP $procmux$5788_CMP $procmux$5787_CMP $procmux$5786_CMP $procmux$5785_CMP $procmux$5784_CMP $procmux$5783_CMP $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP $procmux$5777_CMP $procmux$5776_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$148_DATA[31:0]$321
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5776_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5777_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5778_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5779_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5780_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5781_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5782_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5783_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5784_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5785_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5786_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5787_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5788_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5789_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5790_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5791_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5792_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5793_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5794_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5795_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5796_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5797_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5797_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5798_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5799_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5800_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5801_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5801_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5802_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5802_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5803_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5803_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5804_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5804_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5805_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5805_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5806_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5806_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5807_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$320_Y [6:2]
    connect \Y $procmux$5807_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5820
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10989
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3629_CMP $procmux$3628_CMP $procmux$3627_CMP $procmux$3626_CMP $procmux$3625_CMP $procmux$3624_CMP $procmux$3623_CMP $procmux$3622_CMP $procmux$3621_CMP $procmux$3620_CMP $procmux$3619_CMP $procmux$3618_CMP $procmux$3617_CMP $procmux$3616_CMP $procmux$3615_CMP $procmux$3614_CMP $procmux$3613_CMP $procmux$3612_CMP $procmux$3611_CMP $procmux$3610_CMP $procmux$3609_CMP $procmux$3608_CMP $procmux$3607_CMP $procmux$3606_CMP $procmux$3605_CMP $procmux$3604_CMP $procmux$3603_CMP $procmux$3602_CMP $procmux$3601_CMP $procmux$3600_CMP $procmux$3599_CMP $procmux$3598_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5853
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10991
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $procmux$5853_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5856
    parameter \WIDTH 32
    connect \A $procmux$5853_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10993
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $procmux$5856_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5858
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10995
    connect \B $procmux$5856_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5858_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5861
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10997
    connect \B $procmux$5858_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$146_DATA[31:0]$319
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5865
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5877
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5889
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5901
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5913
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5925
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5937
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5949
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5961
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5973
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5985
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5997
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6009
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6021
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6033
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6045
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6057
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6069
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6081
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6093
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6105
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6117
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6129
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6141
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6153
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6165
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6177
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6189
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6201
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6213
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6225
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6237
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6249
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6261
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6273
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6333
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$320_Y
    connect \S $eq$cva6_processor_shim.v:70$295_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6573
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10999
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6605_CMP $auto$opt_reduce.cc:134:opt_mux$10653 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6574_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6575_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6575_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6576_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$293_Y [6:2]
    connect \Y $procmux$6605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6615
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11001
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10611 $procmux$6574_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6657
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11003
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$10523 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6699
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11005
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6576_CMP $auto$opt_reduce.cc:134:opt_mux$10639 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6741
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11007
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6577_CMP $auto$opt_reduce.cc:134:opt_mux$10511 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6783
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11009
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6578_CMP $auto$opt_reduce.cc:134:opt_mux$10573 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6825
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11011
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6579_CMP $auto$opt_reduce.cc:134:opt_mux$10619 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6867
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11013
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6580_CMP $auto$opt_reduce.cc:134:opt_mux$10667 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6909
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11015
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6581_CMP $auto$opt_reduce.cc:134:opt_mux$10503 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6951
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11017
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6582_CMP $auto$opt_reduce.cc:134:opt_mux$10533 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6993
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11019
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6583_CMP $auto$opt_reduce.cc:134:opt_mux$10559 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7035
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11021
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6584_CMP $auto$opt_reduce.cc:134:opt_mux$10581 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7077
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11023
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6585_CMP $auto$opt_reduce.cc:134:opt_mux$10601 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7119
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11025
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6586_CMP $auto$opt_reduce.cc:134:opt_mux$10621 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7161
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11027
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6587_CMP $auto$opt_reduce.cc:134:opt_mux$10637 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7203
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11029
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6588_CMP $auto$opt_reduce.cc:134:opt_mux$10661 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7245
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11031
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6589_CMP $auto$opt_reduce.cc:134:opt_mux$10491 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7287
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11033
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6590_CMP $auto$opt_reduce.cc:134:opt_mux$10515 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7329
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11035
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$10539 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7371
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11037
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6592_CMP $auto$opt_reduce.cc:134:opt_mux$10561 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7413
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11039
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6593_CMP $auto$opt_reduce.cc:134:opt_mux$10577 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7455
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11041
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6594_CMP $auto$opt_reduce.cc:134:opt_mux$10589 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7497
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11043
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6595_CMP $auto$opt_reduce.cc:134:opt_mux$10605 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7539
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11045
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6596_CMP $auto$opt_reduce.cc:134:opt_mux$10617 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7581
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11047
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6597_CMP $auto$opt_reduce.cc:134:opt_mux$10631 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7623
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11049
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6598_CMP $auto$opt_reduce.cc:134:opt_mux$10649 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7665
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11051
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6599_CMP $auto$opt_reduce.cc:134:opt_mux$10671 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7707
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11053
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6600_CMP $auto$opt_reduce.cc:134:opt_mux$10495 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7749
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11055
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6601_CMP $auto$opt_reduce.cc:134:opt_mux$10517 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7791
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11057
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6602_CMP $auto$opt_reduce.cc:134:opt_mux$10535 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7833
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11059
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6603_CMP $auto$opt_reduce.cc:134:opt_mux$10541 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7875
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11061
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6604_CMP $auto$opt_reduce.cc:134:opt_mux$10551 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7992
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11063
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$145_DATA[31:0]$294
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $procmux$7992_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7994
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11065
    connect \B $procmux$7992_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7994_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7997
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11067
    connect \B $procmux$7994_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$143_DATA[31:0]$292
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8001
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8010
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8019
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8352
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$293_Y
    connect \S $eq$cva6_processor_shim.v:66$258_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9491
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9491_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9494
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11069
    connect \B $procmux$9491_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9509
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9533
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9533_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9536
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11071
    connect \B $procmux$9533_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$344_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10686 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$341_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$378_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$381_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$388_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$362
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$361_Y
    connect \B $and$cva6_processor_shim.v:102$347_Y
    connect \S $eq$cva6_processor_shim.v:102$346_Y
    connect \Y $ternary$cva6_processor_shim.v:102$362_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$361
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$360_Y
    connect \B $or$cva6_processor_shim.v:103$349_Y
    connect \S $eq$cva6_processor_shim.v:103$348_Y
    connect \Y $ternary$cva6_processor_shim.v:103$361_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$360
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10688 [0] }
    connect \B $xor$cva6_processor_shim.v:104$351_Y
    connect \S $eq$cva6_processor_shim.v:104$350_Y
    connect \Y $ternary$cva6_processor_shim.v:104$360_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$353_Y
    connect \Y $auto$wreduce.cc:454:run$10687 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$359
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$358_Y [0]
    connect \B $auto$wreduce.cc:454:run$10687 [0]
    connect \S $eq$cva6_processor_shim.v:105$352_Y
    connect \Y $auto$wreduce.cc:454:run$10688 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$357
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$356_Y
    connect \Y $auto$wreduce.cc:454:run$10689 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10689 [0]
    connect \S $eq$cva6_processor_shim.v:106$355_Y
    connect \Y $ternary$cva6_processor_shim.v:106$358_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$365
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$364_Y
    connect \B $add$cva6_processor_shim.v:96$339_Y
    connect \S $eq$cva6_processor_shim.v:96$338_Y
    connect \Y $ternary$cva6_processor_shim.v:96$365_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$364
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$363_Y
    connect \B $shr$cva6_processor_shim.v:97$341_Y
    connect \S $eq$cva6_processor_shim.v:97$340_Y
    connect \Y $ternary$cva6_processor_shim.v:97$364_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$363
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$362_Y
    connect \B $ternary$cva6_processor_shim.v:99$345_Y
    connect \S $eq$cva6_processor_shim.v:98$342_Y
    connect \Y $ternary$cva6_processor_shim.v:98$363_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$345
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10686 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$344_Y
    connect \S $eq$cva6_processor_shim.v:99$343_Y
    connect \Y $ternary$cva6_processor_shim.v:99$345_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$149_DATA[31:0]$336
    connect \Y $xor$cva6_processor_shim.v:104$351_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10687 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10688 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10689 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$358_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
