// Seed: 3807695315
module module_0 ();
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3
);
  tri1 id_5;
  supply1 id_6;
  assign id_5 = -1;
  wire id_7;
  always id_6 = id_3;
  always $display(id_0, -1);
  parameter id_8 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input logic id_0
);
  reg id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_3;
  wor id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  id_12(
      .id_0(id_3), .id_1, .id_2(id_4), .id_3(-1)
  );
  always id_2 <= -1;
  logic [7:0] id_13;
  logic id_14, id_15, id_16;
  wire id_17;
  id_18(
      id_11, $display(id_16, id_0), id_7
  );
  wire id_19;
  wire id_20;
  wire id_21, id_22, id_23;
  always_comb #1 id_15 <= id_13[1];
  wand id_24 = id_8;
  wire id_25;
  always_latch do; while (id_3 - 1'd0);
  wire id_26;
  wire id_27;
  assign id_5 = -1;
endmodule
