{"Source Block": ["verilog-ethernet/rtl/axis_adapter.v@390:400@HdlIdDef", "        cycle_count_reg <= cycle_count_next;\n    end\nend\n\n// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_adapter.v@391:401", "    end\nend\n\n// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@217:227", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@477:487", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap.v@167:177", "        frame_reg <= frame_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@476:486", "        end\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@216:226", "        input_3_axis_tready_reg <= input_3_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@125:135", "        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_tap_64.v@175:185", "        frame_reg <= frame_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_tap_64.v@176:186", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@126:136", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"]], "Diff Content": {"Delete": [[395, "reg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\n"]], "Add": []}}