static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , L_1 ) ;\r\nF_3 ( V_1 ) ;\r\nF_2 ( V_2 , L_2 ) ;\r\nF_4 ( V_2 , 1 ) ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nT_2 V_3 ;\r\nvoid T_3 * V_4 , * V_5 ;\r\nV_4 = F_6 ( V_6 , V_7 ) ;\r\nif ( ! V_4 )\r\nreturn - V_8 ;\r\nV_5 = F_6 ( V_9 , V_7 ) ;\r\nif ( ! V_5 ) {\r\nF_7 ( V_4 ) ;\r\nreturn - V_8 ;\r\n}\r\nF_8 ( 0x20001 , ( V_4 + 0x18 ) ) ;\r\nF_8 ( 0x0 , ( V_4 + 0x1C ) ) ;\r\nF_8 ( 0x16000202 , ( V_4 + 0x20 ) ) ;\r\nF_8 ( 0x00000002 , ( V_4 + 0x24 ) ) ;\r\nF_8 ( 0x16002082 , ( V_4 + 0x28 ) ) ;\r\nF_8 ( 0x00000000 , ( V_4 + 0x2C ) ) ;\r\nF_8 ( 0x00000000 , ( V_4 + 0x90 ) ) ;\r\nV_3 = F_9 ( V_5 + 0x4 ) ;\r\nV_3 &= ~ 0x3F ;\r\nV_3 |= 0x1B ;\r\nF_8 ( V_3 , ( V_5 + 0x4 ) ) ;\r\nF_7 ( V_5 ) ;\r\nF_7 ( V_4 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_10 ( void )\r\n{\r\nF_11 ( V_10 ,\r\nF_12 ( V_10 ) ) ;\r\nF_5 () ;\r\n}\r\nstatic void T_1 F_13 ( void )\r\n{\r\nF_14 () ;\r\nF_15 ( 0 , NULL ) ;\r\nF_10 () ;\r\nF_1 () ;\r\nF_16 ( 0 , V_11 , F_12 ( V_11 ) ) ;\r\nF_17 ( V_12 , F_12 ( V_12 ) ) ;\r\nF_18 ( 0 , & V_13 ) ;\r\nF_19 ( 0 , NULL ) ;\r\nF_20 ( 1 , & V_14 ) ;\r\nF_20 ( 2 , & V_15 ) ;\r\nF_21 ( & V_16 ) ;\r\nF_22 () ;\r\n}\r\nstatic void T_1 F_23 ( void )\r\n{\r\nF_24 ( 32768 , 24000000 , 22579200 , 0 ) ;\r\n}
