<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3782" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3782{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3782{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3782{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3782{left:69px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3782{left:69px;bottom:354px;letter-spacing:0.13px;}
#t6_3782{left:157px;bottom:354px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_3782{left:69px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3782{left:69px;bottom:313px;letter-spacing:-0.17px;word-spacing:-0.95px;}
#t9_3782{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_3782{left:69px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3782{left:69px;bottom:263px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tc_3782{left:69px;bottom:217px;letter-spacing:0.13px;}
#td_3782{left:157px;bottom:217px;letter-spacing:0.11px;}
#te_3782{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tf_3782{left:69px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3782{left:69px;bottom:159px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3782{left:75px;bottom:1039px;}
#ti_3782{left:142px;bottom:1039px;letter-spacing:-0.14px;}
#tj_3782{left:317px;bottom:1039px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_3782{left:317px;bottom:1017px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_3782{left:75px;bottom:993px;}
#tm_3782{left:142px;bottom:993px;letter-spacing:-0.15px;}
#tn_3782{left:317px;bottom:993px;letter-spacing:-0.11px;}
#to_3782{left:317px;bottom:972px;letter-spacing:-0.11px;}
#tp_3782{left:75px;bottom:947px;letter-spacing:-0.16px;}
#tq_3782{left:142px;bottom:947px;letter-spacing:-0.14px;}
#tr_3782{left:317px;bottom:947px;letter-spacing:-0.13px;}
#ts_3782{left:288px;bottom:868px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tt_3782{left:384px;bottom:868px;letter-spacing:0.13px;}
#tu_3782{left:75px;bottom:845px;letter-spacing:-0.12px;}
#tv_3782{left:168px;bottom:845px;letter-spacing:-0.13px;}
#tw_3782{left:75px;bottom:820px;letter-spacing:-0.17px;}
#tx_3782{left:168px;bottom:820px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#ty_3782{left:75px;bottom:796px;letter-spacing:-0.16px;}
#tz_3782{left:168px;bottom:796px;letter-spacing:-0.11px;}
#t10_3782{left:75px;bottom:771px;letter-spacing:-0.16px;}
#t11_3782{left:168px;bottom:771px;letter-spacing:-0.12px;}
#t12_3782{left:75px;bottom:747px;letter-spacing:-0.16px;}
#t13_3782{left:168px;bottom:747px;letter-spacing:-0.11px;}
#t14_3782{left:75px;bottom:723px;letter-spacing:-0.18px;}
#t15_3782{left:168px;bottom:723px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t16_3782{left:75px;bottom:698px;letter-spacing:-0.18px;}
#t17_3782{left:168px;bottom:698px;letter-spacing:-0.12px;}
#t18_3782{left:168px;bottom:681px;letter-spacing:-0.12px;}
#t19_3782{left:75px;bottom:657px;letter-spacing:-0.17px;}
#t1a_3782{left:168px;bottom:657px;letter-spacing:-0.12px;}
#t1b_3782{left:168px;bottom:640px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1c_3782{left:75px;bottom:616px;letter-spacing:-0.19px;}
#t1d_3782{left:168px;bottom:616px;letter-spacing:-0.14px;}
#t1e_3782{left:75px;bottom:591px;letter-spacing:-0.18px;}
#t1f_3782{left:168px;bottom:591px;letter-spacing:-0.12px;}
#t1g_3782{left:168px;bottom:574px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_3782{left:75px;bottom:550px;letter-spacing:-0.19px;}
#t1i_3782{left:168px;bottom:550px;letter-spacing:-0.14px;}
#t1j_3782{left:75px;bottom:525px;letter-spacing:-0.19px;}
#t1k_3782{left:168px;bottom:525px;letter-spacing:-0.12px;}
#t1l_3782{left:75px;bottom:501px;letter-spacing:-0.16px;}
#t1m_3782{left:168px;bottom:501px;letter-spacing:-0.14px;}
#t1n_3782{left:75px;bottom:477px;letter-spacing:-0.18px;}
#t1o_3782{left:168px;bottom:477px;letter-spacing:-0.14px;}
#t1p_3782{left:75px;bottom:452px;letter-spacing:-0.2px;}
#t1q_3782{left:168px;bottom:452px;letter-spacing:-0.14px;}
#t1r_3782{left:75px;bottom:428px;letter-spacing:-0.15px;}
#t1s_3782{left:168px;bottom:428px;letter-spacing:-0.11px;}
#t1t_3782{left:75px;bottom:403px;letter-spacing:-0.15px;}
#t1u_3782{left:168px;bottom:403px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1v_3782{left:236px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1w_3782{left:332px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1x_3782{left:629px;bottom:1086px;letter-spacing:0.12px;}
#t1y_3782{left:75px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_3782{left:142px;bottom:1063px;letter-spacing:-0.12px;}
#t20_3782{left:317px;bottom:1063px;letter-spacing:-0.13px;}

.s1_3782{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3782{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3782{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3782{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3782{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3782{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3782" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3782Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3782" style="-webkit-user-select: none;"><object width="935" height="1210" data="3782/3782.svg" type="image/svg+xml" id="pdf3782" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3782" class="t s1_3782">20-74 </span><span id="t2_3782" class="t s1_3782">Vol. 3B </span>
<span id="t3_3782" class="t s2_3782">PERFORMANCE MONITORING </span>
<span id="t4_3782" class="t s3_3782">For details on E-core PEBS memory access latency encoding, see the Access Latency Field in Table 20-94. </span>
<span id="t5_3782" class="t s4_3782">20.3.10.2.2 </span><span id="t6_3782" class="t s4_3782">E-core PEBS Store Latency </span>
<span id="t7_3782" class="t s3_3782">The 12th generation Intel Core processor E-core includes PEBS Store Latency support. When a programmable </span>
<span id="t8_3782" class="t s3_3782">counter is configured to count MEM_UOPS_RETIRED.STORE_LATENCY (IA32_PERFEVTSELx[15:0] = 0xD006, with </span>
<span id="t9_3782" class="t s3_3782">CMASK=0 and INV=0), all store operations will be counted. If a PEBS record is generated on overflow of this </span>
<span id="ta_3782" class="t s3_3782">counter, the Memory Access Latency and Memory Auxiliary Info data is reported in the Memory Access Info group </span>
<span id="tb_3782" class="t s3_3782">(Section 18.9.2.2.2). The formats of these fields are shown in Table 20-53 and Table 20-94. </span>
<span id="tc_3782" class="t s4_3782">20.3.10.2.3 </span><span id="td_3782" class="t s4_3782">E-core Precise Distribution (PDist) Support </span>
<span id="te_3782" class="t s3_3782">The 12th generation Intel Core processor E-core supports PEBS with Precise Distribution (PDist) on IA32_PMC0 and </span>
<span id="tf_3782" class="t s3_3782">IA32_FIXED_CTR0. All precise events support PDist save for UOPS_RETIRED. See Section 20.9.6 for additional </span>
<span id="tg_3782" class="t s3_3782">details on PDist. </span>
<span id="th_3782" class="t s5_3782">5 </span><span id="ti_3782" class="t s5_3782">STLB_MISS </span><span id="tj_3782" class="t s5_3782">0: The load did not miss the STLB (hit the DTLB or STLB). </span>
<span id="tk_3782" class="t s5_3782">1: The load missed the STLB. </span>
<span id="tl_3782" class="t s5_3782">6 </span><span id="tm_3782" class="t s5_3782">ST_FWD_BLK </span><span id="tn_3782" class="t s5_3782">0: Load did not get a store forward block. </span>
<span id="to_3782" class="t s5_3782">1: Load got a store forward block. </span>
<span id="tp_3782" class="t s5_3782">63:7 </span><span id="tq_3782" class="t s5_3782">Reserved </span><span id="tr_3782" class="t s5_3782">Reserved </span>
<span id="ts_3782" class="t s4_3782">Table 20-54. </span><span id="tt_3782" class="t s4_3782">E-core PEBS Data Source Encodings </span>
<span id="tu_3782" class="t s6_3782">Encoding </span><span id="tv_3782" class="t s6_3782">Description </span>
<span id="tw_3782" class="t s5_3782">00H </span><span id="tx_3782" class="t s5_3782">Unknown Data Source (the processor could not retrieve the origin of this request) and MMIO. Memory mapped I/O hit. </span>
<span id="ty_3782" class="t s5_3782">01H </span><span id="tz_3782" class="t s5_3782">L1 HIT. This request was satisfied by the L1 data cache. (Minimal latency core cache hit.) </span>
<span id="t10_3782" class="t s5_3782">02H </span><span id="t11_3782" class="t s5_3782">FB HIT. Outstanding core cache miss to same cache-line address was already underway. (Pending core cache hit.) </span>
<span id="t12_3782" class="t s5_3782">03H </span><span id="t13_3782" class="t s5_3782">L2 HIT. This request was satisfied by the L2 cache. </span>
<span id="t14_3782" class="t s5_3782">04H </span><span id="t15_3782" class="t s5_3782">L3 HIT. Local or Remote home requests that hit L3 cache in the uncore with no coherency actions required (snooping). </span>
<span id="t16_3782" class="t s5_3782">05H </span><span id="t17_3782" class="t s5_3782">L3 HITE. Local or Remote home requests that hit the L3 cache and were serviced by another processor core with a </span>
<span id="t18_3782" class="t s5_3782">cross core snoop where no modified copies were found (clean). </span>
<span id="t19_3782" class="t s5_3782">06H </span><span id="t1a_3782" class="t s5_3782">L3 HITM. Local or Remote home requests that hit the L3 cache and were serviced by another processor core with a </span>
<span id="t1b_3782" class="t s5_3782">cross core snoop where a modified copy was found. </span>
<span id="t1c_3782" class="t s5_3782">07H </span><span id="t1d_3782" class="t s5_3782">Reserved. </span>
<span id="t1e_3782" class="t s5_3782">08H </span><span id="t1f_3782" class="t s5_3782">L3 HITF. Local or Remote home requests that hit the L3 cache and were serviced by another processor core with a </span>
<span id="t1g_3782" class="t s5_3782">cross core snoop where a shared or forwarding copy was found. </span>
<span id="t1h_3782" class="t s5_3782">09H </span><span id="t1i_3782" class="t s5_3782">Reserved. </span>
<span id="t1j_3782" class="t s5_3782">0AH </span><span id="t1k_3782" class="t s5_3782">L3 MISS. Local home requests that missed the L3 cache and were serviced by local DRAM (go to shared state). </span>
<span id="t1l_3782" class="t s5_3782">0BH </span><span id="t1m_3782" class="t s5_3782">Reserved. </span>
<span id="t1n_3782" class="t s5_3782">0CH </span><span id="t1o_3782" class="t s5_3782">Reserved. </span>
<span id="t1p_3782" class="t s5_3782">0DH </span><span id="t1q_3782" class="t s5_3782">Reserved. </span>
<span id="t1r_3782" class="t s5_3782">0EH </span><span id="t1s_3782" class="t s5_3782">I/O. Request of input/output operation. </span>
<span id="t1t_3782" class="t s5_3782">0FH </span><span id="t1u_3782" class="t s5_3782">The request was to un-cacheable memory. </span>
<span id="t1v_3782" class="t s4_3782">Table 20-53. </span><span id="t1w_3782" class="t s4_3782">E-core PEBS Memory Access Info Encoding </span><span id="t1x_3782" class="t s4_3782">(Contd.) </span>
<span id="t1y_3782" class="t s6_3782">Bit(s) </span><span id="t1z_3782" class="t s6_3782">Field </span><span id="t20_3782" class="t s6_3782">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
