<!-- omit in toc -->
# ClashRiscv

A simple in order 5-stage RV32IM CPU implemented in Clash.
