Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 28 22:04:24 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_system_control_sets_placed.rpt
| Design       : top_system
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            1 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              80 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                | U_DISPLAY_NUMBER_CONTROLLER/AND_70[7]_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |                                | U_DISPLAY_NUMBER_CONTROLLER/cntReg[0]         |                1 |              1 |
|  CLK_IBUF_BUFG | U_RECEIVER/error_recep0        |                                               |                1 |              1 |
|  CLK_IBUF_BUFG |                                | U_DISPLAY_NUMBER_CONTROLLER/cntReg[2]         |                1 |              2 |
|  CLK_IBUF_BUFG |                                | U_DISPLAY_NUMBER_CONTROLLER/cntReg[1]         |                2 |              4 |
|  CLK_IBUF_BUFG | U_RECEIVER/CntM_Cnt[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_RECEIVER/PR_FC               | RST_IBUF                                      |                2 |              6 |
|  CLK_IBUF_BUFG |                                |                                               |                1 |              7 |
|  CLK_IBUF_BUFG | U_RECEIVER/dato_rx[7]_i_1_n_0  | RST_IBUF                                      |                1 |              8 |
|  CLK_IBUF_BUFG | U_RECEIVER/PR_FC_reg_n_0       | RST_IBUF                                      |                4 |             15 |
|  CLK_IBUF_BUFG | U_RECEIVER/RDB_Out[10]_i_1_n_0 | RST_IBUF                                      |                6 |             15 |
|  CLK_IBUF_BUFG | U_RECEIVER/E[0]                | RST_IBUF                                      |                8 |             32 |
|  CLK_IBUF_BUFG |                                | RST_IBUF                                      |               17 |             42 |
+----------------+--------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 15     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


