Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/tb_isim_beh.exe -prj C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/ipcore_dir/image_ram.v" into library work
Analyzing Verilog file "C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/image_main.v" into library work
Analyzing Verilog file "C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/image_main.v" Line 60: Size mismatch in connection of port <addra>. Formal port size is 14-bit while actual signal size is 17-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module image_ram
Compiling module image_main
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/cljchanac/Desktop/ELEC4320_project/ELEC4320_proj/tb_isim_beh.exe
Fuse Memory Usage: 32320 KB
Fuse CPU Usage: 468 ms
