<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_027_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v"
   type="VERILOG"
   library="Video_Stream_Splitter" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v"
   type="VERILOG"
   library="Video_Stream_Merger" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v"
   type="VERILOG"
   library="Edge_Detection_Router_Controller" />
 <file
   path="simulation/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/altera_up_edge_detection_sobel_operator.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/altera_up_edge_detection_hysteresis.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/altera_up_edge_detection_data_shift_register.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v"
   type="VERILOG"
   library="Edge_Detection" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v"
   type="VERILOG"
   library="Chroma_Upsampler" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v"
   type="VERILOG"
   library="Chroma_Filter" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v"
   type="VERILOG"
   library="Set_Black_Transparent" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex"
   type="HEX"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v"
   type="VERILOG"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Char_Buf_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Char_Buf_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Char_Buf_Scaler" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v"
   type="VERILOG"
   library="Char_Buf_Scaler" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v"
   type="VERILOG"
   library="Char_Buf_RGB_Resampler" />
 <file
   path="simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="Char_Buf_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="Char_Buf_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="Char_Buf_DMA" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v"
   type="VERILOG"
   library="Char_Buf_DMA" />
 <file
   path="simulation/submodules/altera_up_video_ascii_rom_128.v"
   type="VERILOG"
   library="ASCII_to_Image" />
 <file
   path="simulation/submodules/altera_up_video_ascii_rom_128.txt"
   type="OTHER"
   library="ASCII_to_Image" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v"
   type="VERILOG"
   library="ASCII_to_Image" />
 <file
   path="simulation/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.vo"
   type="VERILOG"
   library="audio_pll" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_axi_slave_ni.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_027.v"
   type="VERILOG"
   library="avalon_st_adapter_027" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_to_SDRAM_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_011" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_011" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_008" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_008" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_004" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_030.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_030" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_028" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_027.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_027" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_018" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_015.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_015" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_033.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_033" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_033" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_030.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_030" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_030" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_028" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_028" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_027.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_027" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_027" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_018" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_018" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_015.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_015" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_015" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_011" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_010" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_008" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_052.sv"
   type="SYSTEM_VERILOG"
   library="router_052" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_051.sv"
   type="SYSTEM_VERILOG"
   library="router_051" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_048.sv"
   type="SYSTEM_VERILOG"
   library="router_048" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_047.sv"
   type="SYSTEM_VERILOG"
   library="router_047" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_044.sv"
   type="SYSTEM_VERILOG"
   library="router_044" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_043.sv"
   type="SYSTEM_VERILOG"
   library="router_043" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_042.sv"
   type="SYSTEM_VERILOG"
   library="router_042" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_041.sv"
   type="SYSTEM_VERILOG"
   library="router_041" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_040.sv"
   type="SYSTEM_VERILOG"
   library="router_040" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_039.sv"
   type="SYSTEM_VERILOG"
   library="router_039" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_038.sv"
   type="SYSTEM_VERILOG"
   library="router_038" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_037.sv"
   type="SYSTEM_VERILOG"
   library="router_037" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_032.sv"
   type="SYSTEM_VERILOG"
   library="router_032" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_029.sv"
   type="SYSTEM_VERILOG"
   library="router_029" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_014.sv"
   type="SYSTEM_VERILOG"
   library="router_014" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_012.sv"
   type="SYSTEM_VERILOG"
   library="router_012" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_011.sv"
   type="SYSTEM_VERILOG"
   library="router_011" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_translator" />
 <file
   path="simulation/submodules/Computer_System_Video_PLL_video_pll.vo"
   type="VERILOG"
   library="video_pll" />
 <file
   path="simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v"
   type="VERILOG"
   library="Video_In_RGB_Resampler" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v"
   type="VERILOG"
   library="Video_In_Edge_Detection_Subsystem" />
 <file
   path="simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="Video_In_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="Video_In_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="Video_In_DMA" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v"
   type="VERILOG"
   library="Video_In_DMA" />
 <file
   path="simulation/submodules/altera_up_video_clipper_add.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="simulation/submodules/altera_up_video_clipper_drop.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="simulation/submodules/altera_up_video_clipper_counters.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v"
   type="VERILOG"
   library="Video_In_Chroma_Resampler" />
 <file
   path="simulation/submodules/altera_up_YCrCb_to_RGB_converter.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="simulation/submodules/altera_up_RGB_to_YCrCb_converter.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="simulation/submodules/altera_up_video_itu_656_decoder.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="simulation/submodules/altera_up_video_decoder_add_endofpacket.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="simulation/submodules/altera_up_video_camera_decoder.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="simulation/submodules/altera_up_video_dual_clock_fifo.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem_Video_In.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v"
   type="VERILOG"
   library="VGA_Pixel_RGB_Resampler" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v"
   type="VERILOG"
   library="VGA_Pixel_FIFO" />
 <file
   path="simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="VGA_Pixel_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="VGA_Pixel_DMA" />
 <file
   path="simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="VGA_Pixel_DMA" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v"
   type="VERILOG"
   library="VGA_Pixel_DMA" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v"
   type="VERILOG"
   library="VGA_Dual_Clock_FIFO" />
 <file
   path="simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="simulation/submodules/altera_up_video_alpha_blender_normal.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="simulation/submodules/altera_up_video_alpha_blender_simple.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v"
   type="VERILOG"
   library="Char_Buf_Subsystem" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/Computer_System_System_PLL_sys_pll.vo"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v"
   type="VERILOG"
   library="Audio_PLL" />
 <file
   path="simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/Computer_System_Audio_Subsystem_Audio.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces_f2h_stm_hw_events.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Computer_System_irq_mapper_001.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/Computer_System_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_custom_instruction_master_multi_slave_translator0" />
 <file
   path="simulation/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_custom_instruction_master_multi_xconnect" />
 <file
   path="simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="Nios2_custom_instruction_master_translator" />
 <file
   path="simulation/submodules/Computer_System_Video_PLL.v"
   type="VERILOG"
   library="Video_PLL" />
 <file
   path="simulation/submodules/Computer_System_Video_In_Subsystem.v"
   type="VERILOG"
   library="Video_In_Subsystem" />
 <file
   path="simulation/submodules/Computer_System_VGA_Subsystem.v"
   type="VERILOG"
   library="VGA_Subsystem" />
 <file
   path="simulation/submodules/Computer_System_System_PLL.v"
   type="VERILOG"
   library="System_PLL" />
 <file
   path="simulation/submodules/Computer_System_SysID.v"
   type="VERILOG"
   library="SysID" />
 <file
   path="simulation/submodules/Computer_System_Slider_Switches.v"
   type="VERILOG"
   library="Slider_Switches" />
 <file
   path="simulation/submodules/Computer_System_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="simulation/submodules/Computer_System_SDRAM_test_component.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="simulation/submodules/Computer_System_Pushbuttons.v"
   type="VERILOG"
   library="Pushbuttons" />
 <file
   path="simulation/submodules/altera_up_ps2.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="simulation/submodules/altera_up_ps2_command_out.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="simulation/submodules/altera_up_ps2_data_in.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="simulation/submodules/Computer_System_PS2_Port.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.hex"
   type="HEX"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.v"
   type="VERILOG"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core.v"
   type="VERILOG"
   library="Nios2_2nd_Core" />
 <file
   path="simulation/submodules/Computer_System_Nios2.v"
   type="VERILOG"
   library="Nios2" />
 <file
   path="simulation/submodules/Computer_System_LEDs.v"
   type="VERILOG"
   library="LEDs" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v"
   type="VERILOG"
   library="JTAG_to_FPGA_Bridge" />
 <file
   path="simulation/submodules/Computer_System_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file
   path="simulation/submodules/altera_up_irda_counters.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="simulation/submodules/altera_up_irda_in_deserializer.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="simulation/submodules/altera_up_irda_out_serializer.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="simulation/submodules/Computer_System_IrDA.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="simulation/submodules/Computer_System_Interval_Timer.v"
   type="VERILOG"
   library="Interval_Timer" />
 <file
   path="simulation/submodules/Computer_System_HEX5_HEX4.v"
   type="VERILOG"
   library="HEX5_HEX4" />
 <file
   path="simulation/submodules/Computer_System_HEX3_HEX0.v"
   type="VERILOG"
   library="HEX3_HEX0" />
 <file
   path="simulation/submodules/altera_address_span_extender.sv"
   type="SYSTEM_VERILOG"
   library="F2H_Mem_Window_00000000" />
 <file
   path="simulation/submodules/Computer_System_Expansion_JP1.v"
   type="VERILOG"
   library="Expansion_JP1" />
 <file
   path="simulation/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v"
   type="VERILOG"
   library="Char_DMA_Addr_Translation" />
 <file
   path="simulation/submodules/Computer_System_Audio_Subsystem.v"
   type="VERILOG"
   library="Audio_Subsystem" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/Computer_System_AV_Config.v"
   type="VERILOG"
   library="AV_Config" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS.v"
   type="VERILOG"
   library="ARM_A9_HPS" />
 <file
   path="simulation/submodules/altera_up_avalon_adv_adc.v"
   type="VERILOG"
   library="ADC" />
 <file
   path="simulation/submodules/Computer_System_ADC.v"
   type="VERILOG"
   library="ADC" />
 <file path="simulation/Computer_System.v" type="VERILOG" />
 <topLevel name="Computer_System" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS"
   modelPath="Computer_System.ARM_A9_HPS" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.fpga_interfaces"
   modelPath="Computer_System.ARM_A9_HPS.fpga_interfaces" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.hps_io"
   modelPath="Computer_System.ARM_A9_HPS.hps_io" />
 <modelMap
   controllerPath="Computer_System.Onchip_SRAM"
   modelPath="Computer_System.Onchip_SRAM" />
 <modelMap
   controllerPath="Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Onchip_SRAM"
   modelPath="Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Onchip_SRAM" />
</simPackage>
