<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\GOWIN\Project\loongxin3\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\GOWIN\Project\loongxin3\src\1C102.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 25 22:41:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>47669</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>32129</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>341</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4882</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>357</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M </td>
</tr>
<tr>
<td>TCK</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_s0/F </td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_s0/F </td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/hept1/re_s1/F </td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_s2/F </td>
</tr>
<tr>
<td>top_inst/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>5.208</td>
<td>192.000
<td>0.000</td>
<td>2.604</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK_50M</td>
<td>50.000(MHz)</td>
<td>73.654(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>TCK</td>
<td>1.000(MHz)</td>
<td>55.449(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>118.729(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>52.328(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>top_inst/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>188.679(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>32.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.634(MHz)</td>
<td>27</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>102.725(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>192.000(MHz)</td>
<td>2016.127(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>116.232(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of A_cpu/gpio1/n4_3!</h4>
<h4>No timing paths to get frequency of A_cpu/pwm1/n101_3!</h4>
<h4>No timing paths to get frequency of A_cpu/hept1/re!</h4>
<h4>No timing paths to get frequency of A_cpu/uart1/n60_6!</h4>
<h4>No timing paths to get frequency of pll/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-5691.908</td>
<td>1362</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.885</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_21_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.869</td>
<td>13.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-16.865</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_5_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.878</td>
<td>13.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-16.093</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_3_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.892</td>
<td>12.352</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-16.064</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_6_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.901</td>
<td>12.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-16.033</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_11_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.910</td>
<td>12.274</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.009</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_17_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.809</td>
<td>12.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-15.879</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_2_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.901</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-15.837</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_10_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.752</td>
<td>12.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-15.775</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_13_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.760</td>
<td>12.166</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-15.755</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_23_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.760</td>
<td>12.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-15.737</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_12_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.760</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-15.651</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_31_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.901</td>
<td>11.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-15.568</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_20_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.910</td>
<td>11.809</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-15.566</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_16_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.818</td>
<td>11.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-15.531</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_7_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.901</td>
<td>11.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.514</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_4_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.750</td>
<td>11.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-15.477</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_0_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.910</td>
<td>11.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-15.471</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_24_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.761</td>
<td>11.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-15.437</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_1_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.910</td>
<td>11.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-15.401</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_8_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.750</td>
<td>11.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-15.365</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_22_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.750</td>
<td>11.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-15.310</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_15_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.761</td>
<td>11.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-15.303</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_29_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.761</td>
<td>11.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-15.280</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_19_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.901</td>
<td>11.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-15.261</td>
<td>A_cpu/A_axi2apb/addr_27_s0/Q</td>
<td>A_cpu/pwm1/rdata_27_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
<td>1.250</td>
<td>4.760</td>
<td>11.653</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.851</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.203</td>
<td>0.413</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.773</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.203</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.765</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.195</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.763</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.203</td>
<td>0.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.757</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.187</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.757</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.187</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.757</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.187</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.751</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.191</td>
<td>0.489</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.690</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.195</td>
<td>0.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.676</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s1/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.199</td>
<td>0.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.576</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0/D</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.192</td>
<td>0.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.342</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>TCK:[F]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.282</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.467</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.294</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.023</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.023</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.923</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.923</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.825</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>1.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.753</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.735</td>
<td>2.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.729</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.716</td>
<td>2.022</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.580</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.735</td>
<td>2.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.309</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.735</td>
<td>2.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.309</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.735</td>
<td>2.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.209</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-6.735</td>
<td>2.561</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.900</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.356</td>
<td>7.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.900</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.356</td>
<td>7.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.811</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.350</td>
<td>7.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.811</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.350</td>
<td>7.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-15.799</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.339</td>
<td>7.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-15.780</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-15.780</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-15.780</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-15.780</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.780</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-15.195</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.341</td>
<td>7.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-15.195</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.341</td>
<td>7.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.974</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.974</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.974</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.974</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.330</td>
<td>7.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.477</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.308</td>
<td>6.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.477</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.308</td>
<td>6.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.477</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>8.308</td>
<td>6.620</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.514</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.170</td>
<td>1.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.514</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.170</td>
<td>1.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.514</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.170</td>
<td>1.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.514</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.170</td>
<td>1.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.012</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-9.414</td>
<td>3.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.010</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-9.414</td>
<td>3.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.779</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.378</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.779</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.378</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.779</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.378</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.776</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.180</td>
<td>2.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.774</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.179</td>
<td>2.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.774</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.179</td>
<td>2.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.720</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-9.414</td>
<td>3.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.718</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-9.414</td>
<td>3.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.677</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.179</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.677</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.179</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.673</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.175</td>
<td>2.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.672</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.183</td>
<td>2.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.757</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.159</td>
<td>3.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.477</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-8.171</td>
<td>3.882</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.119</td>
<td>0.369</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.120</td>
<td>0.370</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.120</td>
<td>0.370</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
<tr>
<td>9</td>
<td>0.120</td>
<td>0.370</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.120</td>
<td>0.370</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>top_inst/cmos_8_16bit_m0/de_d2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>116.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>115.028</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[3][A]</td>
<td>A_cpu/pwm1/n682_s8/I1</td>
</tr>
<tr>
<td>115.576</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C145[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n682_s8/F</td>
</tr>
<tr>
<td>115.578</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[2][B]</td>
<td>A_cpu/pwm1/n682_s6/I3</td>
</tr>
<tr>
<td>116.086</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C145[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n682_s6/F</td>
</tr>
<tr>
<td>116.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.300</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C145[2][B]</td>
<td>A_cpu/pwm1/rdata_21_s1/G</td>
</tr>
<tr>
<td>99.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td>99.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C145[2][B]</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.869</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.914, 29.723%; route: 8.871, 67.372%; tC2Q: 0.382, 2.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.300, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>116.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>115.028</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[1][A]</td>
<td>A_cpu/pwm1/n698_s8/I1</td>
</tr>
<tr>
<td>115.596</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n698_s8/F</td>
</tr>
<tr>
<td>115.768</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C144[0][A]</td>
<td>A_cpu/pwm1/n698_s6/I3</td>
</tr>
<tr>
<td>116.057</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C144[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n698_s6/F</td>
</tr>
<tr>
<td>116.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C144[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.290</td>
<td>4.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C144[0][A]</td>
<td>A_cpu/pwm1/rdata_5_s1/G</td>
</tr>
<tr>
<td>99.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td>99.192</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C144[0][A]</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.878</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.715, 28.275%; route: 9.041, 68.814%; tC2Q: 0.382, 2.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.290, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>114.043</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][B]</td>
<td>A_cpu/pwm1/n700_s7/I1</td>
</tr>
<tr>
<td>114.591</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C148[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n700_s7/F</td>
</tr>
<tr>
<td>114.763</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[0][B]</td>
<td>A_cpu/pwm1/n700_s6/I2</td>
</tr>
<tr>
<td>115.271</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n700_s6/F</td>
</tr>
<tr>
<td>115.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.277</td>
<td>4.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C149[0][B]</td>
<td>A_cpu/pwm1/rdata_3_s1/G</td>
</tr>
<tr>
<td>99.242</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td>99.178</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C149[0][B]</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.892</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.914, 31.684%; route: 8.056, 65.220%; tC2Q: 0.382, 3.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.277, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>114.192</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C147[1][B]</td>
<td>A_cpu/pwm1/n697_s8/I1</td>
</tr>
<tr>
<td>114.481</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C147[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n697_s8/F</td>
</tr>
<tr>
<td>114.653</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[0][B]</td>
<td>A_cpu/pwm1/n697_s6/I3</td>
</tr>
<tr>
<td>115.232</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C148[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n697_s6/F</td>
</tr>
<tr>
<td>115.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.267</td>
<td>4.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[0][B]</td>
<td>A_cpu/pwm1/rdata_6_s1/G</td>
</tr>
<tr>
<td>99.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td>99.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C148[0][B]</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 30.261%; route: 8.205, 66.633%; tC2Q: 0.382, 3.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.267, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>114.043</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C147[0][B]</td>
<td>A_cpu/pwm1/n692_s7/I1</td>
</tr>
<tr>
<td>114.622</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C147[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n692_s7/F</td>
</tr>
<tr>
<td>114.625</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C147[0][A]</td>
<td>A_cpu/pwm1/n692_s6/I2</td>
</tr>
<tr>
<td>115.192</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C147[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n692_s6/F</td>
</tr>
<tr>
<td>115.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C147[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.258</td>
<td>4.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C147[0][A]</td>
<td>A_cpu/pwm1/rdata_11_s1/G</td>
</tr>
<tr>
<td>99.223</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
<tr>
<td>99.159</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C147[0][A]</td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 32.631%; route: 7.886, 64.253%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.258, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>114.036</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C146[3][B]</td>
<td>A_cpu/pwm1/n686_s8/I0</td>
</tr>
<tr>
<td>114.492</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n686_s8/F</td>
</tr>
<tr>
<td>114.702</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>A_cpu/pwm1/n686_s6/I3</td>
</tr>
<tr>
<td>115.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n686_s6/F</td>
</tr>
<tr>
<td>115.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.359</td>
<td>4.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>A_cpu/pwm1/rdata_17_s1/G</td>
</tr>
<tr>
<td>99.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td>99.261</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.851, 31.181%; route: 8.118, 65.722%; tC2Q: 0.382, 3.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.359, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.727</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[3][B]</td>
<td>A_cpu/pwm1/n701_s7/I1</td>
</tr>
<tr>
<td>114.301</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n701_s7/F</td>
</tr>
<tr>
<td>114.758</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][B]</td>
<td>A_cpu/pwm1/n701_s6/I2</td>
</tr>
<tr>
<td>115.047</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n701_s6/F</td>
</tr>
<tr>
<td>115.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.267</td>
<td>4.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][B]</td>
<td>A_cpu/pwm1/rdata_2_s1/G</td>
</tr>
<tr>
<td>99.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td>99.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C148[2][B]</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.721, 30.681%; route: 8.025, 66.165%; tC2Q: 0.382, 3.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.267, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.830</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C145[2][B]</td>
<td>A_cpu/pwm1/n693_s7/I1</td>
</tr>
<tr>
<td>114.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C145[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n693_s7/F</td>
</tr>
<tr>
<td>114.581</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C145[3][A]</td>
<td>A_cpu/pwm1/n693_s6/I2</td>
</tr>
<tr>
<td>115.155</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C145[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n693_s6/F</td>
</tr>
<tr>
<td>115.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C145[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.416</td>
<td>4.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[3][A]</td>
<td>A_cpu/pwm1/rdata_10_s1/G</td>
</tr>
<tr>
<td>99.381</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td>99.317</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[3][A]</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.752</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.011, 32.782%; route: 7.843, 64.092%; tC2Q: 0.382, 3.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.416, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[2][A]</td>
<td>A_cpu/pwm1/n690_s7/I1</td>
</tr>
<tr>
<td>114.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n690_s7/F</td>
</tr>
<tr>
<td>114.517</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][B]</td>
<td>A_cpu/pwm1/n690_s6/I2</td>
</tr>
<tr>
<td>115.085</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n690_s6/F</td>
</tr>
<tr>
<td>115.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.409</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C144[0][B]</td>
<td>A_cpu/pwm1/rdata_13_s1/G</td>
</tr>
<tr>
<td>99.374</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td>99.310</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C144[0][B]</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.760</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 32.919%; route: 7.779, 63.937%; tC2Q: 0.382, 3.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.409, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[3][A]</td>
<td>A_cpu/pwm1/n680_s7/I1</td>
</tr>
<tr>
<td>114.126</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n680_s7/F</td>
</tr>
<tr>
<td>114.486</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[1][A]</td>
<td>A_cpu/pwm1/n680_s6/I2</td>
</tr>
<tr>
<td>115.065</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C144[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n680_s6/F</td>
</tr>
<tr>
<td>115.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.409</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C144[1][A]</td>
<td>A_cpu/pwm1/rdata_23_s1/G</td>
</tr>
<tr>
<td>99.374</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
<tr>
<td>99.310</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C144[1][A]</td>
<td>A_cpu/pwm1/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.760</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 32.808%; route: 7.779, 64.042%; tC2Q: 0.382, 3.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.409, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>114.100</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C146[2][B]</td>
<td>A_cpu/pwm1/n691_s8/I1</td>
</tr>
<tr>
<td>114.388</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C146[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n691_s8/F</td>
</tr>
<tr>
<td>114.540</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C146[0][A]</td>
<td>A_cpu/pwm1/n691_s6/I3</td>
</tr>
<tr>
<td>115.047</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n691_s6/F</td>
</tr>
<tr>
<td>115.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C146[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.409</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C146[0][A]</td>
<td>A_cpu/pwm1/rdata_12_s1/G</td>
</tr>
<tr>
<td>99.374</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
<tr>
<td>99.310</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C146[0][A]</td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.760</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 29.877%; route: 8.123, 66.969%; tC2Q: 0.382, 3.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.409, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.586</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C140[3][A]</td>
<td>A_cpu/pwm1/n672_s8/I1</td>
</tr>
<tr>
<td>113.905</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C140[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s8/F</td>
</tr>
<tr>
<td>114.312</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C138[2][B]</td>
<td>A_cpu/pwm1/n672_s6/I3</td>
</tr>
<tr>
<td>114.820</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C138[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s6/F</td>
</tr>
<tr>
<td>114.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C138[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.267</td>
<td>4.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C138[2][B]</td>
<td>A_cpu/pwm1/rdata_31_s1/G</td>
</tr>
<tr>
<td>99.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
<tr>
<td>99.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C138[2][B]</td>
<td>A_cpu/pwm1/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 30.963%; route: 7.834, 65.823%; tC2Q: 0.382, 3.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.267, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[1][B]</td>
<td>A_cpu/pwm1/n683_s7/I1</td>
</tr>
<tr>
<td>114.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C143[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n683_s7/F</td>
</tr>
<tr>
<td>114.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[1][A]</td>
<td>A_cpu/pwm1/n683_s6/I2</td>
</tr>
<tr>
<td>114.727</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C143[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n683_s6/F</td>
</tr>
<tr>
<td>114.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.258</td>
<td>4.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C143[1][A]</td>
<td>A_cpu/pwm1/rdata_20_s1/G</td>
</tr>
<tr>
<td>99.223</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td>99.159</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C143[1][A]</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 33.916%; route: 7.421, 62.845%; tC2Q: 0.382, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.258, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>113.958</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C144[1][B]</td>
<td>A_cpu/pwm1/n687_s7/I1</td>
</tr>
<tr>
<td>114.247</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C144[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n687_s7/F</td>
</tr>
<tr>
<td>114.250</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C144[1][A]</td>
<td>A_cpu/pwm1/n687_s6/I2</td>
</tr>
<tr>
<td>114.817</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C144[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n687_s6/F</td>
</tr>
<tr>
<td>114.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C144[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.350</td>
<td>4.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C144[1][A]</td>
<td>A_cpu/pwm1/rdata_16_s1/G</td>
</tr>
<tr>
<td>99.315</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td>99.251</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C144[1][A]</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.684, 30.959%; route: 7.833, 65.826%; tC2Q: 0.382, 3.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.350, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.830</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C146[0][A]</td>
<td>A_cpu/pwm1/n696_s8/I3</td>
</tr>
<tr>
<td>114.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n696_s8/F</td>
</tr>
<tr>
<td>114.411</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td>A_cpu/pwm1/n696_s6/I3</td>
</tr>
<tr>
<td>114.700</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n696_s6/F</td>
</tr>
<tr>
<td>114.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.267</td>
<td>4.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C146[0][B]</td>
<td>A_cpu/pwm1/rdata_7_s1/G</td>
</tr>
<tr>
<td>99.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td>99.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C146[0][B]</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 31.629%; route: 7.673, 65.125%; tC2Q: 0.382, 3.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.267, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>113.541</td>
<td>0.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C146[3][B]</td>
<td>A_cpu/pwm1/n699_s8/I0</td>
</tr>
<tr>
<td>113.860</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C146[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n699_s8/F</td>
</tr>
<tr>
<td>114.255</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>A_cpu/pwm1/n699_s6/I3</td>
</tr>
<tr>
<td>114.833</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n699_s6/F</td>
</tr>
<tr>
<td>114.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.418</td>
<td>4.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>A_cpu/pwm1/rdata_4_s1/G</td>
</tr>
<tr>
<td>99.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td>99.319</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.750</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.725, 31.263%; route: 7.808, 65.527%; tC2Q: 0.382, 3.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.418, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[3][A]</td>
<td>A_cpu/pwm1/n703_s7/I1</td>
</tr>
<tr>
<td>114.126</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C143[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n703_s7/F</td>
</tr>
<tr>
<td>114.128</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][B]</td>
<td>A_cpu/pwm1/n703_s6/I2</td>
</tr>
<tr>
<td>114.636</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n703_s6/F</td>
</tr>
<tr>
<td>114.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.258</td>
<td>4.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C143[0][B]</td>
<td>A_cpu/pwm1/rdata_0_s1/G</td>
</tr>
<tr>
<td>99.223</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td>99.159</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C143[0][B]</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.914, 33.401%; route: 7.421, 63.335%; tC2Q: 0.382, 3.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.258, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.532</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C138[1][A]</td>
<td>A_cpu/pwm1/n679_s7/I1</td>
</tr>
<tr>
<td>114.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C138[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n679_s7/F</td>
</tr>
<tr>
<td>114.212</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][A]</td>
<td>A_cpu/pwm1/n679_s6/I2</td>
</tr>
<tr>
<td>114.780</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n679_s6/F</td>
</tr>
<tr>
<td>114.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.407</td>
<td>4.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C138[1][A]</td>
<td>A_cpu/pwm1/rdata_24_s1/G</td>
</tr>
<tr>
<td>99.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td>99.308</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[1][A]</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.761</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.934, 33.165%; route: 7.545, 63.611%; tC2Q: 0.382, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.407, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>113.068</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[2][A]</td>
<td>A_cpu/pwm1/n702_s8/I1</td>
</tr>
<tr>
<td>113.636</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C142[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n702_s8/F</td>
</tr>
<tr>
<td>114.017</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][A]</td>
<td>A_cpu/pwm1/n702_s6/I3</td>
</tr>
<tr>
<td>114.596</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n702_s6/F</td>
</tr>
<tr>
<td>114.596</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C143[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.258</td>
<td>4.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C143[0][A]</td>
<td>A_cpu/pwm1/rdata_1_s1/G</td>
</tr>
<tr>
<td>99.223</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td>99.159</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C143[0][A]</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.974, 34.029%; route: 7.321, 62.695%; tC2Q: 0.382, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.258, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>113.692</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C145[2][B]</td>
<td>A_cpu/pwm1/n695_s8/I0</td>
</tr>
<tr>
<td>114.260</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C145[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n695_s8/F</td>
</tr>
<tr>
<td>114.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td>A_cpu/pwm1/n695_s6/I3</td>
</tr>
<tr>
<td>114.721</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n695_s6/F</td>
</tr>
<tr>
<td>114.721</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.418</td>
<td>4.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td>A_cpu/pwm1/rdata_8_s1/G</td>
</tr>
<tr>
<td>99.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td>99.319</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C145[1][B]</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.750</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.684, 31.212%; route: 7.736, 65.548%; tC2Q: 0.382, 3.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.418, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>111.518</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C146[0][B]</td>
<td>A_cpu/pwm1/n676_s10/I3</td>
</tr>
<tr>
<td>112.086</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R51C146[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s10/F</td>
</tr>
<tr>
<td>113.536</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td>A_cpu/pwm1/n681_s8/I3</td>
</tr>
<tr>
<td>114.103</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n681_s8/F</td>
</tr>
<tr>
<td>114.106</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td>A_cpu/pwm1/n681_s6/I3</td>
</tr>
<tr>
<td>114.685</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n681_s6/F</td>
</tr>
<tr>
<td>114.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.418</td>
<td>4.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td>A_cpu/pwm1/rdata_22_s1/G</td>
</tr>
<tr>
<td>99.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td>99.319</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C141[0][A]</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.750</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 33.942%; route: 7.390, 62.807%; tC2Q: 0.382, 3.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.418, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[0][B]</td>
<td>A_cpu/pwm1/n688_s8/I1</td>
</tr>
<tr>
<td>114.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n688_s8/F</td>
</tr>
<tr>
<td>114.330</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[1][A]</td>
<td>A_cpu/pwm1/n688_s6/I3</td>
</tr>
<tr>
<td>114.618</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C144[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n688_s6/F</td>
</tr>
<tr>
<td>114.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.407</td>
<td>4.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C144[1][A]</td>
<td>A_cpu/pwm1/rdata_15_s1/G</td>
</tr>
<tr>
<td>99.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
<tr>
<td>99.308</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C144[1][A]</td>
<td>A_cpu/pwm1/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.761</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 31.848%; route: 7.591, 64.882%; tC2Q: 0.382, 3.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.407, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>111.518</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C146[0][B]</td>
<td>A_cpu/pwm1/n676_s10/I3</td>
</tr>
<tr>
<td>112.086</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R51C146[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s10/F</td>
</tr>
<tr>
<td>113.385</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td>A_cpu/pwm1/n674_s8/I3</td>
</tr>
<tr>
<td>113.892</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n674_s8/F</td>
</tr>
<tr>
<td>114.103</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>A_cpu/pwm1/n674_s6/I3</td>
</tr>
<tr>
<td>114.611</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n674_s6/F</td>
</tr>
<tr>
<td>114.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.407</td>
<td>4.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>A_cpu/pwm1/rdata_29_s1/G</td>
</tr>
<tr>
<td>99.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td>99.308</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C138[1][B]</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.761</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.862, 33.034%; route: 7.448, 63.695%; tC2Q: 0.382, 3.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.407, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[2][B]</td>
<td>A_cpu/pwm1/n672_s9/I3</td>
</tr>
<tr>
<td>112.920</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R50C141[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n672_s9/F</td>
</tr>
<tr>
<td>113.578</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[0][A]</td>
<td>A_cpu/pwm1/n684_s7/I1</td>
</tr>
<tr>
<td>114.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n684_s7/F</td>
</tr>
<tr>
<td>114.160</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[1][B]</td>
<td>A_cpu/pwm1/n684_s6/I2</td>
</tr>
<tr>
<td>114.448</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C144[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n684_s6/F</td>
</tr>
<tr>
<td>114.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C144[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.267</td>
<td>4.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C144[1][B]</td>
<td>A_cpu/pwm1/rdata_19_s1/G</td>
</tr>
<tr>
<td>99.232</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
<tr>
<td>99.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C144[1][B]</td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 32.318%; route: 7.421, 64.365%; tC2Q: 0.382, 3.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.267, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>114.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>99.286</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.918</td>
<td>3.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td>A_cpu/A_axi2apb/addr_27_s0/CLK</td>
</tr>
<tr>
<td>103.301</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_27_s0/Q</td>
</tr>
<tr>
<td>103.452</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I3</td>
</tr>
<tr>
<td>104.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C145[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>104.446</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C145[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/I0</td>
</tr>
<tr>
<td>105.025</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C145[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s2/F</td>
</tr>
<tr>
<td>105.867</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C146[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/I3</td>
</tr>
<tr>
<td>106.158</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C146[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s0/F</td>
</tr>
<tr>
<td>108.247</td>
<td>2.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C139[3][B]</td>
<td>A_cpu/pwm1/n101_s1/I3</td>
</tr>
<tr>
<td>108.795</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R47C139[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n101_s1/F</td>
</tr>
<tr>
<td>110.867</td>
<td>2.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C146[0][A]</td>
<td>A_cpu/pwm1/n1026_s2/I2</td>
</tr>
<tr>
<td>111.156</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C146[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1026_s2/F</td>
</tr>
<tr>
<td>112.341</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C141[3][A]</td>
<td>A_cpu/pwm1/n1089_s3/I3</td>
</tr>
<tr>
<td>112.888</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C141[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1089_s3/F</td>
</tr>
<tr>
<td>113.285</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C140[0][B]</td>
<td>A_cpu/pwm1/n676_s9/I1</td>
</tr>
<tr>
<td>113.792</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C140[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s9/F</td>
</tr>
<tr>
<td>114.003</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td>A_cpu/pwm1/n676_s6/I3</td>
</tr>
<tr>
<td>114.571</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n676_s6/F</td>
</tr>
<tr>
<td>114.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/n101_s0/F</td>
</tr>
<tr>
<td>99.409</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C138[0][B]</td>
<td>A_cpu/pwm1/rdata_27_s1/G</td>
</tr>
<tr>
<td>99.374</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td>99.310</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C138[0][B]</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.760</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.902, 33.491%; route: 7.367, 63.227%; tC2Q: 0.382, 3.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.409, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.439</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/CLK</td>
</tr>
<tr>
<td>1001.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C63[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
</tr>
<tr>
<td>1001.646</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I1</td>
</tr>
<tr>
<td>1001.852</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>1001.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.642</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>1009.677</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>1009.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C63[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.203</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 49.879%; route: 0.066, 15.981%; tC2Q: 0.141, 34.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.439</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C46[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1/CLK</td>
</tr>
<tr>
<td>1001.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C46[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1/Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[2][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.642</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[2][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1/CLK</td>
</tr>
<tr>
<td>1009.677</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1</td>
</tr>
<tr>
<td>1009.690</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C45[2][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.203</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.443</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C45[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1/CLK</td>
</tr>
<tr>
<td>1001.587</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C45[0][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1/Q</td>
</tr>
<tr>
<td>1001.922</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[0][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C46[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.195</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.435</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1/CLK</td>
</tr>
<tr>
<td>1001.579</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C47[1][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1/Q</td>
</tr>
<tr>
<td>1001.924</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C46[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.203</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.345, 70.552%; tC2Q: 0.144, 29.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.447</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1/CLK</td>
</tr>
<tr>
<td>1001.591</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C45[0][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1/Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[2][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.634</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[2][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1/CLK</td>
</tr>
<tr>
<td>1009.669</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C44[2][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.447</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1/CLK</td>
</tr>
<tr>
<td>1001.591</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C45[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1/Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[1][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.634</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1/CLK</td>
</tr>
<tr>
<td>1009.669</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C44[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.447</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1/CLK</td>
</tr>
<tr>
<td>1001.591</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1/Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.634</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C44[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1/CLK</td>
</tr>
<tr>
<td>1009.669</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C44[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.447</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1/CLK</td>
</tr>
<tr>
<td>1001.591</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C45[1][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1/Q</td>
</tr>
<tr>
<td>1001.936</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C47[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C47[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.345, 70.552%; tC2Q: 0.144, 29.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.443</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C45[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1/CLK</td>
</tr>
<tr>
<td>1001.587</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C45[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1/Q</td>
</tr>
<tr>
<td>1001.997</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C46[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C46[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.195</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 74.007%; tC2Q: 0.144, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.439</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C46[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s1/CLK</td>
</tr>
<tr>
<td>1001.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R67C46[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s1/Q</td>
</tr>
<tr>
<td>1002.011</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C49[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C49[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.199</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.428, 74.825%; tC2Q: 0.144, 25.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.444</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/CLK</td>
</tr>
<tr>
<td>1001.588</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C37[0][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/Q</td>
</tr>
<tr>
<td>1002.109</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C37[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.636</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C37[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0/CLK</td>
</tr>
<tr>
<td>1009.671</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td>1009.684</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C37[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 78.346%; tC2Q: 0.144, 21.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>507.019</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>500.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>505.536</td>
<td>5.536</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>506.959</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>506.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>507.019</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.743</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 88.785%; tC2Q: 0.144, 11.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 90.117%; tC2Q: 0.144, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.584, 91.667%; tC2Q: 0.144, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.584, 91.667%; tC2Q: 0.144, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.286</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL76[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.684, 92.123%; tC2Q: 0.144, 7.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.286</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.684, 92.123%; tC2Q: 0.144, 7.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL78[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL78[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL78[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.782, 92.523%; tC2Q: 0.144, 7.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R53C37[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL98[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL98[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL98[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.873, 92.861%; tC2Q: 0.144, 7.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C34[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.602</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C34[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>1.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL80[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL80[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL80[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.716</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 92.878%; tC2Q: 0.144, 7.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R53C37[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.629</td>
<td>2.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL98[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL98[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL98[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.046, 93.425%; tC2Q: 0.144, 6.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R53C37[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 94.149%; tC2Q: 0.144, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R53C37[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.900</td>
<td>2.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 94.149%; tC2Q: 0.144, 5.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>1.583</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R53C37[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>2.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_L[3]</td>
<td>top_inst/mem_pll_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.174</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.417, 94.377%; tC2Q: 0.144, 5.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.263</td>
<td>2.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.745</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>524.711</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>524.363</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.236%; route: 7.354, 91.979%; tC2Q: 0.382, 4.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.263</td>
<td>2.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.745</td>
<td>3.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>524.711</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>524.363</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.236%; route: 7.354, 91.979%; tC2Q: 0.382, 4.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.908, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.180</td>
<td>2.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.751</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>524.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>524.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.350</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.270%; route: 7.271, 91.895%; tC2Q: 0.382, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.180</td>
<td>2.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.751</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>524.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>524.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.350</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.270%; route: 7.271, 91.895%; tC2Q: 0.382, 4.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.178</td>
<td>2.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.762</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>524.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td>524.380</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.271%; route: 7.269, 91.893%; tC2Q: 0.382, 4.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.169</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.275%; route: 7.260, 91.884%; tC2Q: 0.382, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.169</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.275%; route: 7.260, 91.884%; tC2Q: 0.382, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.169</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.275%; route: 7.260, 91.884%; tC2Q: 0.382, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.169</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[2][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.275%; route: 7.260, 91.884%; tC2Q: 0.382, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>540.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>540.169</td>
<td>2.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.275%; route: 7.260, 91.884%; tC2Q: 0.382, 4.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.573</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.761</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>524.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>524.378</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.542%; route: 6.664, 91.222%; tC2Q: 0.382, 5.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.573</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C46[0][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.761</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>524.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>524.378</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.542%; route: 6.664, 91.222%; tC2Q: 0.382, 5.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.363</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.647%; route: 6.454, 90.962%; tC2Q: 0.382, 5.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.363</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[1][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.647%; route: 6.454, 90.962%; tC2Q: 0.382, 5.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.363</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.647%; route: 6.454, 90.962%; tC2Q: 0.382, 5.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>539.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>539.363</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.771</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.736</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>524.389</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[3][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.330</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.647%; route: 6.454, 90.962%; tC2Q: 0.382, 5.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>538.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>538.888</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][B]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.793</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>524.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>524.411</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C48[0][B]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.308</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.909%; route: 5.979, 90.313%; tC2Q: 0.382, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>538.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>538.888</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.793</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>524.411</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.308</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.909%; route: 5.979, 90.313%; tC2Q: 0.382, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>538.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>524.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>528.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>532.268</td>
<td>4.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>532.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3079</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>537.596</td>
<td>4.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>537.854</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R39C48[0][A]</td>
<td style=" background: #97FFFF;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>538.888</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.833</td>
<td>520.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>520.837</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>524.793</td>
<td>3.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>524.758</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>524.411</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C48[1][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-8.308</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.909%; route: 5.979, 90.313%; tC2Q: 0.382, 5.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.956, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1003.106</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[1][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td>1009.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C55[1][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.494, 91.209%; tC2Q: 0.144, 8.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1003.106</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[0][B]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td>1009.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C55[0][B]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.494, 91.209%; tC2Q: 0.144, 8.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1003.106</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[0][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td>1009.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C55[0][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.494, 91.209%; tC2Q: 0.144, 8.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1003.106</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[1][A]</td>
<td style=" font-weight:bold;">top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.638</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C55[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/CLK</td>
</tr>
<tr>
<td>1009.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td>1009.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C55[1][A]</td>
<td>top_inst/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.494, 91.209%; tC2Q: 0.144, 8.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.469</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>2.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>5.058</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.880</td>
<td>10.880</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.883</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>10.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>11.071</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.067%; route: 3.300, 91.922%; tC2Q: 0.144, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>505.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>511.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>501.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>501.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>502.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>502.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>505.058</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>510.880</td>
<td>10.880</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>510.883</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>510.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>511.069</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.067%; route: 3.300, 91.922%; tC2Q: 0.144, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.846</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[0][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C57[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.140%; route: 2.088, 87.805%; tC2Q: 0.144, 6.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.846</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[1][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[1][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C57[1][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.140%; route: 2.088, 87.805%; tC2Q: 0.144, 6.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.846</td>
<td>1.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C57[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C57[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.140%; route: 2.088, 87.805%; tC2Q: 0.144, 6.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.855</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C57[2][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.649</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C57[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>1009.684</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>1009.631</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C57[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.116%; route: 2.097, 87.851%; tC2Q: 0.144, 6.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.478, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.855</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C57[3][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.647</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C57[3][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td>1009.629</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C57[3][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.116%; route: 2.097, 87.851%; tC2Q: 0.144, 6.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.476, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.855</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C57[2][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.647</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C57[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td>1009.629</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C57[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.116%; route: 2.097, 87.851%; tC2Q: 0.144, 6.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.476, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.469</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>2.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>5.350</td>
<td>2.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.880</td>
<td>10.880</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.883</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>10.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>11.071</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 3.761%; route: 3.592, 92.530%; tC2Q: 0.144, 3.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>505.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>511.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>501.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>501.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>502.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>502.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>505.350</td>
<td>2.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>510.880</td>
<td>10.880</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>510.883</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>510.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>511.069</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>9.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 3.761%; route: 3.592, 92.530%; tC2Q: 0.144, 3.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C58[0][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.647</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C58[0][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>1009.629</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C58[0][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.476, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C58[2][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.647</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C58[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>1009.682</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>1009.629</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C58[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.476, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[3][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[3][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[3][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[1][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[1][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[2][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[0][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.952</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.643</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1009.678</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td>1009.625</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.878%; route: 2.194, 88.325%; tC2Q: 0.144, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.472, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1003.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1003.961</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C58[2][A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.651</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C58[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1009.686</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td>1009.633</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C58[2][A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 5.856%; route: 2.203, 88.367%; tC2Q: 0.144, 5.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.480, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1005.058</td>
<td>2.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.627</td>
<td>1.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>1009.662</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>1009.815</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR29[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.159</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.067%; route: 3.300, 91.922%; tC2Q: 0.144, 4.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.456, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1005.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1009.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.004</td>
<td>0.004</td>
<td>tCL</td>
<td>RR</td>
<td>3901</td>
<td>LEFTSIDE[4]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1001.468</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td>top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1001.612</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>283</td>
<td>R38C55[2][A]</td>
<td style=" font-weight:bold;">top_inst/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C59[0][B]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/n45_s1/I0</td>
</tr>
<tr>
<td>1002.482</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R29C59[0][B]</td>
<td style=" background: #97FFFF;">top_inst/your_instance_name/rgb2dvi_inst/n45_s1/F</td>
</tr>
<tr>
<td>1005.350</td>
<td>2.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1008.171</td>
<td>8.171</td>
<td>tCL</td>
<td>RR</td>
<td>213</td>
<td>PLL_L[0]</td>
<td>top_inst/sys_pll_m0/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1009.639</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>1009.674</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>1009.827</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>top_inst/your_instance_name/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>8.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 3.761%; route: 3.592, 92.530%; tC2Q: 0.144, 3.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.797</td>
<td>8.110</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.167</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_o_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.796</td>
<td>8.108</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.165</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.796</td>
<td>8.108</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.165</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.796</td>
<td>8.108</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.165</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top_inst/cmos_8_16bit_m0/de_d2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.796</td>
<td>8.108</td>
<td>tNET</td>
<td>FF</td>
<td>top_inst/cmos_8_16bit_m0/de_d2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>14.165</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>top_inst/cmos_8_16bit_m0/de_d2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4182</td>
<td>clk_ext32m</td>
<td>-16.885</td>
<td>3.760</td>
</tr>
<tr>
<td>3901</td>
<td>dma_clk</td>
<td>-3.255</td>
<td>3.985</td>
</tr>
<tr>
<td>3079</td>
<td>ddr_rst</td>
<td>-15.900</td>
<td>4.945</td>
</tr>
<tr>
<td>704</td>
<td>reset_Z</td>
<td>19.699</td>
<td>6.586</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>10.400</td>
<td>5.908</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>-7.742</td>
<td>3.855</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>-7.744</td>
<td>7.365</td>
</tr>
<tr>
<td>351</td>
<td>LJTAG_TCK_1</td>
<td>32.004</td>
<td>5.348</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>-7.682</td>
<td>6.903</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>496.980</td>
<td>3.261</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C101</td>
<td>81.94%</td>
</tr>
<tr>
<td>R40C98</td>
<td>80.56%</td>
</tr>
<tr>
<td>R48C75</td>
<td>79.17%</td>
</tr>
<tr>
<td>R66C77</td>
<td>79.17%</td>
</tr>
<tr>
<td>R68C96</td>
<td>79.17%</td>
</tr>
<tr>
<td>R68C99</td>
<td>79.17%</td>
</tr>
<tr>
<td>R66C80</td>
<td>79.17%</td>
</tr>
<tr>
<td>R39C96</td>
<td>79.17%</td>
</tr>
<tr>
<td>R54C78</td>
<td>79.17%</td>
</tr>
<tr>
<td>R53C139</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_50M -period 20 -waveform {0 10} [get_ports {CLK50M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name TCK -period 1000 -waveform {0 500} [get_ports {LJTAG_TCK}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
