#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov  8 15:16:08 2023
# Process ID: 5152
# Current directory: D:/Project2023/SG-Extended/ZyboOrg/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20916 D:\Project2023\SG-Extended\ZyboOrg\hw\hw.xpr
# Log file: D:/Project2023/SG-Extended/ZyboOrg/hw/vivado.log
# Journal file: D:/Project2023/SG-Extended/ZyboOrg/hw\vivado.jou
# Running On: RATNA, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 34010 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project2023/SG-Extended/ZyboOrg/hw/hw.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Project2023/SG-Extended/ZyboOrg/hw/hw.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets MIPI_CSI_2_RX_0_m_axis_video] [get_bd_intf_nets AXI_BayerToRGB_1_AXI_Stream_Master] [get_bd_cells AXI_BayerToRGB_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_demosaic:1.1 v_demosaic_0
endgroup
set_property location {6 1775 935} [get_bd_cells v_demosaic_0]
connect_bd_intf_net [get_bd_intf_pins MIPI_CSI_2_RX_0/m_axis_video] [get_bd_intf_pins v_demosaic_0/s_axis_video]
delete_bd_objs [get_bd_intf_nets AXI_GammaCorrection_0_m_axis_video] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells AXI_GammaCorrection_0]
connect_bd_intf_net [get_bd_intf_pins v_demosaic_0/m_axis_video] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M05_AXI] [get_bd_intf_pins v_demosaic_0/s_axi_CTRL]
connect_bd_net [get_bd_pins v_demosaic_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins v_demosaic_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
assign_bd_address
validate_bd_design
disconnect_bd_net /s_axil_clk_50 [get_bd_pins ps7_0_axi_periph/M05_ACLK]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
validate_bd_design
disconnect_bd_net /s_axil_clk_50 [get_bd_pins ps7_0_axi_periph/M05_ACLK]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.MAX_COLS {720} \
  CONFIG.MAX_DATA_WIDTH {10} \
  CONFIG.MAX_ROWS {720} \
  CONFIG.SAMPLES_PER_CLOCK {4} \
] [get_bd_cells v_demosaic_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_axi_vdma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Project2023/SG-Extended/ZyboOrg/hw/system_wrapper.xsa
open_bd_design {D:/Project2023/SG-Extended/ZyboOrg/hw/hw.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_gamma_lut:1.1 v_gamma_lut_0
endgroup
set_property location {8 2461 959} [get_bd_cells v_gamma_lut_0]
connect_bd_net [get_bd_pins v_gamma_lut_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins v_gamma_lut_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets v_demosaic_0_m_axis_video]
connect_bd_intf_net [get_bd_intf_pins v_demosaic_0/m_axis_video] [get_bd_intf_pins v_gamma_lut_0/s_axis_video]
startgroup
set_property CONFIG.NUM_MI {7} [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_net [get_bd_pins ps7_0_axi_periph/M06_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M06_AXI] [get_bd_intf_pins v_gamma_lut_0/s_axi_CTRL]
connect_bd_intf_net [get_bd_intf_pins v_gamma_lut_0/m_axis_video] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.MAX_COLS {720} \
  CONFIG.MAX_DATA_WIDTH {10} \
  CONFIG.MAX_ROWS {720} \
  CONFIG.SAMPLES_PER_CLOCK {4} \
] [get_bd_cells v_gamma_lut_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Project2023/SG-Extended/ZyboOrg/hw/system_wrapper.xsa
open_bd_design {D:/Project2023/SG-Extended/ZyboOrg/hw/hw.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {120} \
  CONFIG.c_mm2s_linebuffer_depth {1024} \
] [get_bd_cells axi_vdma_0]
endgroup
startgroup
set_property CONFIG.C_PIXELS_PER_CLOCK {4} [get_bd_cells v_axi4s_vid_out_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
set_property CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {10} [get_bd_cells v_axi4s_vid_out_0]
endgroup
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run system_axi_vdma_0_0_synth_1
reset_run system_v_axi4s_vid_out_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Project2023/SG-Extended/ZyboOrg/hw/system_wrapper.xsa
open_bd_design {D:/Project2023/SG-Extended/ZyboOrg/hw/hw.srcs/sources_1/bd/system/system.bd}
startgroup
set_property CONFIG.c_mm2s_max_burst_length {8} [get_bd_cells axi_vdma_0]
endgroup
validate_bd_design
startgroup
endgroup
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run system_axi_vdma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Project2023/SG-Extended/ZyboOrg/hw/system_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/Project2023/SG-Extended/ZyboOrg/hw/system_wrapper.xsa
open_bd_design {D:/Project2023/SG-Extended/ZyboOrg/hw/hw.srcs/sources_1/bd/system/system.bd}
