
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e59fd004 	ldr	sp, [pc, #4]	@ 800c <hang+0x4>
    8004:	eb000010 	bl	804c <main>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>
    800c:	000090e0 	andeq	r9, r0, r0, ror #1

00008010 <delay>:
    8010:	e3a03000 	mov	r3, #0
    8014:	e24dd008 	sub	sp, sp, #8
    8018:	e58d3004 	str	r3, [sp, #4]
    801c:	e59d3004 	ldr	r3, [sp, #4]
    8020:	e1500003 	cmp	r0, r3
    8024:	9a000006 	bls	8044 <delay+0x34>
    8028:	e1a00000 	nop			@ (mov r0, r0)
    802c:	e59d3004 	ldr	r3, [sp, #4]
    8030:	e2833001 	add	r3, r3, #1
    8034:	e58d3004 	str	r3, [sp, #4]
    8038:	e59d3004 	ldr	r3, [sp, #4]
    803c:	e1530000 	cmp	r3, r0
    8040:	3afffff8 	bcc	8028 <delay+0x18>
    8044:	e28dd008 	add	sp, sp, #8
    8048:	e12fff1e 	bx	lr

0000804c <main>:
    804c:	e3a0c602 	mov	ip, #2097152	@ 0x200000
    8050:	e3a00000 	mov	r0, #0
    8054:	e59f1078 	ldr	r1, [pc, #120]	@ 80d4 <main+0x88>
    8058:	e5913008 	ldr	r3, [r1, #8]
    805c:	e3c33038 	bic	r3, r3, #56	@ 0x38
    8060:	e3833008 	orr	r3, r3, #8
    8064:	e24dd008 	sub	sp, sp, #8
    8068:	e59f2068 	ldr	r2, [pc, #104]	@ 80d8 <main+0x8c>
    806c:	e5813008 	str	r3, [r1, #8]
    8070:	e581c01c 	str	ip, [r1, #28]
    8074:	e58d0004 	str	r0, [sp, #4]
    8078:	e59d3004 	ldr	r3, [sp, #4]
    807c:	e1530002 	cmp	r3, r2
    8080:	2a000006 	bcs	80a0 <main+0x54>
    8084:	e1a00000 	nop			@ (mov r0, r0)
    8088:	e59d3004 	ldr	r3, [sp, #4]
    808c:	e2833001 	add	r3, r3, #1
    8090:	e58d3004 	str	r3, [sp, #4]
    8094:	e59d3004 	ldr	r3, [sp, #4]
    8098:	e1530002 	cmp	r3, r2
    809c:	3afffff8 	bcc	8084 <main+0x38>
    80a0:	e581c028 	str	ip, [r1, #40]	@ 0x28
    80a4:	e58d0000 	str	r0, [sp]
    80a8:	e59d3000 	ldr	r3, [sp]
    80ac:	e1530002 	cmp	r3, r2
    80b0:	2affffee 	bcs	8070 <main+0x24>
    80b4:	e1a00000 	nop			@ (mov r0, r0)
    80b8:	e59d3000 	ldr	r3, [sp]
    80bc:	e2833001 	add	r3, r3, #1
    80c0:	e58d3000 	str	r3, [sp]
    80c4:	e59d3000 	ldr	r3, [sp]
    80c8:	e1530002 	cmp	r3, r2
    80cc:	3afffff8 	bcc	80b4 <main+0x68>
    80d0:	eaffffe6 	b	8070 <main+0x24>
    80d4:	fe200000 			@ <UNDEFINED> instruction: 0xfe200000
    80d8:	0007a120 	andeq	sl, r7, r0, lsr #2

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	@ 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x24 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__stack_top__+0x10c7c44>
   4:	72412820 	subvc	r2, r1, #32, 16	@ 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	332e3431 			@ <UNDEFINED> instruction: 0x332e3431
  1c:	6c65522e 	stclvs	2, cr5, [r5], #-184	@ 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	@ 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
  28:	6d726120 	ldclvs	1, cr6, [r2, #-128]!	@ 0xffffff80
  2c:	2e34312d 	cdpcs	1, 3, cr3, cr4, cr13, {1}
  30:	29343731 	ldmdbcs	r4!, {r0, r4, r5, r8, r9, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	32363035 	eorscc	r3, r6, #53	@ 0x35
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000015d 	andeq	r0, r0, sp, asr r1
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009404 	andeq	r9, r0, r4, lsl #8
  10:	00391d00 	eorseq	r1, r9, r0, lsl #26
  14:	004f0000 	subeq	r0, pc, r0
  18:	00270000 	eoreq	r0, r7, r0
	...
  24:	4a050000 	bmi	14002c <__stack_top__+0x136f4c>
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	804c061c 	subhi	r0, ip, ip, lsl r6
  30:	00900000 	addseq	r0, r0, r0
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
  38:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  3c:	00000006 	andeq	r0, r0, r6
  40:	121e0100 	andsne	r0, lr, #0, 2
  44:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  48:	69620702 	stmdbvs	r2!, {r1, r8, r9, sl}^
  4c:	1f010074 	svcne	0x00010074
  50:	0000ff12 	andeq	pc, r0, r2, lsl pc	@ <UNPREDICTABLE>
  54:	32010300 	andcc	r0, r1, #0, 6
  58:	21000000 	mrscs	r0, (UNDEF: 0)
  5c:	0000010b 	andeq	r0, r0, fp, lsl #2
  60:	71808088 	orrvc	r8, r0, r8, lsl #1
  64:	00002908 	andeq	r2, r0, r8, lsl #18
  68:	12220100 	eorne	r0, r2, #0, 2
  6c:	000000ff 			@ <UNDEFINED> instruction: 0x000000ff
  70:	0000000e 	andeq	r0, r0, lr
  74:	0000000c 	andeq	r0, r0, ip
  78:	00001d01 	andeq	r1, r0, r1, lsl #26
  7c:	010b2800 	tsteq	fp, r0, lsl #16
  80:	809c0000 	addshi	r0, ip, r0
  84:	17017180 	strne	r7, [r1, -r0, lsl #3]
  88:	29000000 	stmdbcs	r0, {}	@ <UNPREDICTABLE>
  8c:	0000010b 	andeq	r0, r0, fp, lsl #2
  90:	718080a8 	orrvc	r8, r0, r8, lsr #1
  94:	00011109 	andeq	r1, r1, r9, lsl #2
  98:	00807400 	addeq	r7, r0, r0, lsl #8
  9c:	00180100 	andseq	r0, r8, r0, lsl #2
  a0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  a4:	0000c909 	andeq	ip, r0, r9, lsl #18
  a8:	011e0a00 	tsteq	lr, r0, lsl #20
  ac:	00190000 	andseq	r0, r9, r0
  b0:	00170000 	andseq	r0, r7, r0
  b4:	2a030000 	bcs	c00bc <__stack_top__+0xb6fdc>
  b8:	18000001 	stmdane	r0, {r0}
  bc:	02000000 	andeq	r0, r0, #0
  c0:	0000012b 	andeq	r0, r0, fp, lsr #2
  c4:	007c9102 	rsbseq	r9, ip, r2, lsl #2
  c8:	01110b00 	tsteq	r1, r0, lsl #22
  cc:	80a40000 	adchi	r0, r4, r0
  d0:	a4010000 	strge	r0, [r1], #-0
  d4:	38000080 	stmdacc	r0, {r7}
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	1e0c0930 			@ <UNDEFINED> instruction: 0x1e0c0930
  e0:	20000001 	andcs	r0, r0, r1
  e4:	0d0007a1 	stceq	7, cr0, [r0, #-644]	@ 0xfffffd7c
  e8:	0000012a 	andeq	r0, r0, sl, lsr #2
  ec:	000080a4 	andeq	r8, r0, r4, lsr #1
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00012b02 	andeq	r2, r1, r2, lsl #22
  f8:	78910200 	ldmvc	r1, {r9}
  fc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 100:	000a0704 	andeq	r0, sl, r4, lsl #14
 104:	ff0f0000 			@ <UNDEFINED> instruction: 0xff0f0000
 108:	10000000 	andne	r0, r0, r0
 10c:	00010604 	andeq	r0, r1, r4, lsl #12
 110:	00231100 	eoreq	r1, r3, r0, lsl #2
 114:	16010000 	strne	r0, [r1], -r0
 118:	01370106 	teqeq	r7, r6, lsl #2
 11c:	44120000 	ldrmi	r0, [r2], #-0
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	00ff1916 	rscseq	r1, pc, r6, lsl r9	@ <UNPREDICTABLE>
 128:	14130000 	ldrne	r0, [r3], #-0
 12c:	17010069 	strne	r0, [r1, -r9, rrx]
 130:	00010620 	andeq	r0, r1, r0, lsr #12
 134:	15000000 	strne	r0, [r0, #-0]
 138:	00000111 	andeq	r0, r0, r1, lsl r1
 13c:	00008010 	andeq	r8, r0, r0, lsl r0
 140:	0000003c 	andeq	r0, r0, ip, lsr r0
 144:	1e169c01 	cdpne	12, 1, cr9, cr6, cr1, {0}
 148:	01000001 	tsteq	r0, r1
 14c:	012a0350 			@ <UNDEFINED> instruction: 0x012a0350
 150:	000c0000 	andeq	r0, ip, r0
 154:	2b020000 	blcs	8015c <__stack_top__+0x7707c>
 158:	02000001 	andeq	r0, r0, #1
 15c:	00007c91 	muleq	r0, r1, ip
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	tsteq	r0, #16777216	@ 0x1000000
   4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
   8:	21390b3b 	teqcs	r9, fp, lsr fp
   c:	1c13491c 			@ <UNDEFINED> instruction: 0x1c13491c
  10:	0200000d 	andeq	r0, r0, #13
  14:	13310034 	teqne	r1, #52	@ 0x34
  18:	00001802 	andeq	r1, r0, r2, lsl #16
  1c:	31010b03 	tstcc	r1, r3, lsl #22
  20:	00175513 	andseq	r5, r7, r3, lsl r5
  24:	01110400 	tsteq	r1, r0, lsl #8
  28:	0b130e25 	bleq	4c38c4 <__stack_top__+0x4ba7e4>
  2c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  30:	01111755 	tsteq	r1, r5, asr r7
  34:	00001710 	andeq	r1, r0, r0, lsl r7
  38:	3f012e05 	svccc	0x00012e05
  3c:	3a0e0319 	bcc	380ca8 <__stack_top__+0x377bc8>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	1119270b 	tstne	r9, fp, lsl #14
  48:	40061201 	andmi	r1, r6, r1, lsl #4
  4c:	01197a18 	tsteq	r9, r8, lsl sl
  50:	06000013 			@ <UNDEFINED> instruction: 0x06000013
  54:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  58:	0b3b0b3a 	bleq	ec2d48 <__stack_top__+0xeb9c68>
  5c:	13490b39 	cmpne	r9, #58368	@ 0xe400
  60:	00000b1c 	andeq	r0, r0, ip, lsl fp
  64:	03003407 	tsteq	r0, #117440512	@ 0x7000000
  68:	3b0b3a08 	blcc	2ce890 <__stack_top__+0x2c57b0>
  6c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  70:	000b1c13 	andeq	r1, fp, r3, lsl ip
  74:	00340800 	eorseq	r0, r4, r0, lsl #16
  78:	0b3a0e03 	bleq	e8388c <__stack_top__+0xe7a7ac>
  7c:	0b390b3b 	bleq	e42d70 <__stack_top__+0xe39c90>
  80:	17021349 	strne	r1, [r2, -r9, asr #6]
  84:	001742b7 			@ <UNDEFINED> instruction: 0x001742b7
  88:	011d0900 	tsteq	sp, r0, lsl #18
  8c:	01521331 	cmpeq	r2, r1, lsr r3
  90:	550b42b8 	strpl	r4, [fp, #-696]	@ 0xfffffd48
  94:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
  98:	010b570b 	tsteq	fp, fp, lsl #14
  9c:	0a000013 	beq	f0 <_start-0x7f10>
  a0:	13310005 	teqne	r1, #5
  a4:	42b71702 	adcsmi	r1, r7, #524288	@ 0x80000
  a8:	0b000017 	bleq	10c <_start-0x7ef4>
  ac:	1331011d 	teqne	r1, #1073741831	@ 0x40000007
  b0:	42b80152 	adcsmi	r0, r8, #-2147483628	@ 0x80000014
  b4:	1201110b 	andne	r1, r1, #-1073741822	@ 0xc0000002
  b8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
  bc:	000b570b 	andeq	r5, fp, fp, lsl #14
  c0:	00050c00 	andeq	r0, r5, r0, lsl #24
  c4:	061c1331 			@ <UNDEFINED> instruction: 0x061c1331
  c8:	0b0d0000 	bleq	3400d0 <__stack_top__+0x336ff0>
  cc:	11133101 	tstne	r3, r1, lsl #2
  d0:	00061201 	andeq	r1, r6, r1, lsl #4
  d4:	00240e00 	eoreq	r0, r4, r0, lsl #28
  d8:	0b3e0b0b 	bleq	f82d0c <__stack_top__+0xf79c2c>
  dc:	00000e03 	andeq	r0, r0, r3, lsl #28
  e0:	4900350f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sl, ip, sp}
  e4:	10000013 	andne	r0, r0, r3, lsl r0
  e8:	0b0b000f 	bleq	2c012c <__stack_top__+0x2b704c>
  ec:	00001349 	andeq	r1, r0, r9, asr #6
  f0:	3f012e11 	svccc	0x00012e11
  f4:	3a0e0319 	bcc	380d60 <__stack_top__+0x377c80>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	2019270b 	andscs	r2, r9, fp, lsl #14
 100:	0013010b 	andseq	r0, r3, fp, lsl #2
 104:	00051200 	andeq	r1, r5, r0, lsl #4
 108:	0b3a0e03 	bleq	e8391c <__stack_top__+0xe7a83c>
 10c:	0b390b3b 	bleq	e42e00 <__stack_top__+0xe39d20>
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	00010b13 	andeq	r0, r1, r3, lsl fp
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0803 	bleq	e82130 <__stack_top__+0xe79050>
 120:	0b390b3b 	bleq	e42e14 <__stack_top__+0xe39d34>
 124:	00001349 	andeq	r1, r0, r9, asr #6
 128:	31012e15 	tstcc	r1, r5, lsl lr
 12c:	12011113 	andne	r1, r1, #-1073741820	@ 0xc0000004
 130:	7a184006 	bvc	610150 <__stack_top__+0x607070>
 134:	16000019 			@ <UNDEFINED> instruction: 0x16000019
 138:	13310005 	teqne	r1, #5
 13c:	00001802 	andeq	r1, r0, r2, lsl #16
	...

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000023 	andeq	r0, r0, r3, lsr #32
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	5c080200 	stcpl	2, cr0, [r8], {-0}
  10:	14000080 	strne	r0, [r0], #-128	@ 0xffffff80
  14:	01005301 	tsteq	r0, r1, lsl #6
  18:	80740800 	rsbshi	r0, r4, r0, lsl #16
  1c:	062c0000 	strteq	r0, [ip], -r0
  20:	07a1200c 	streq	r2, [r1, ip]!
  24:	Address 0x24 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00008010 	andeq	r8, r0, r0, lsl r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
  18:	0000804c 	andeq	r8, r0, ip, asr #32
  1c:	00000090 	muleq	r0, r0, r0
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	00000031 	andeq	r0, r0, r1, lsr r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	00801005 	addeq	r1, r0, r5
  10:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  14:	00340804 	eorseq	r0, r4, r4, lsl #16
  18:	00805005 	addeq	r5, r0, r5
  1c:	04000400 	streq	r0, [r0], #-1024	@ 0xfffffc00
  20:	041c1804 	ldreq	r1, [ip], #-2052	@ 0xfffff7fc
  24:	07005024 	streq	r5, [r0, -r4, lsr #32]
  28:	00008010 	andeq	r8, r0, r0, lsl r0
  2c:	804c073c 	subhi	r0, ip, ip, lsr r7
  30:	01900000 	orrseq	r0, r0, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000012c 	andeq	r0, r0, ip, lsr #2
   4:	00210003 	eoreq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 			@ <UNDEFINED> instruction: 0x000d0efb
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	00006372 	andeq	r6, r0, r2, ror r3
  20:	6e69616d 	cdpvs	1, 6, cr6, cr9, cr13, {3}
  24:	0100632e 	tsteq	r0, lr, lsr #6
  28:	05000000 	streq	r0, [r0, #-0]
  2c:	02050020 	andeq	r0, r5, #32
  30:	00008010 	andeq	r8, r0, r0, lsl r0
  34:	05011503 	streq	r1, [r1, #-1283]	@ 0xfffffafd
  38:	0a051305 	beq	144c54 <__stack_top__+0x13bb74>
  3c:	06200501 	strteq	r0, [r0], -r1, lsl #10
  40:	052f2d01 	streq	r2, [pc, #-3329]!	@ fffff347 <__stack_top__+0xffff6267>
  44:	04020029 	streq	r0, [r2], #-41	@ 0xffffffd7
  48:	052e0601 	streq	r0, [lr, #-1537]!	@ 0xfffff9ff
  4c:	33056709 	tstcc	r5, #2359296	@ 0x240000
  50:	03040200 	tsteq	r4, #0, 4
  54:	0029052d 	eoreq	r0, r9, sp, lsr #10
  58:	66010402 	strvs	r0, [r1], -r2, lsl #8
  5c:	01040200 	mrseq	r0, R12_usr
  60:	01056606 	tsteq	r5, r6, lsl #12
  64:	00040215 	andeq	r0, r4, r5, lsl r2
  68:	11050101 	tstne	r5, r1, lsl #2
  6c:	4c020500 	stcmi	5, cr0, [r2], {-0}
  70:	03000080 	tsteq	r0, #128	@ 0x80
  74:	0505011b 	streq	r0, [r5, #-283]	@ 0xfffffee5
  78:	13141314 	tstne	r4, #20, 6	@ 0x50000000
  7c:	03061005 	tsteq	r6, #5
  80:	2005010b 	andcs	r0, r5, fp, lsl #2
  84:	052e6a03 	streq	r6, [lr, #-2563]!	@ 0xfffff5fd
  88:	2e0b0312 	mcrcs	3, 0, r0, cr11, cr2, {0}
  8c:	4c060505 	stcmi	5, cr0, [r6], {5}
  90:	01060e05 	tsteq	r6, r5, lsl #28
  94:	2f060505 	svccs	0x00060505
  98:	01060e05 	tsteq	r6, r5, lsl #28
  9c:	2f060505 	svccs	0x00060505
  a0:	03061105 	tsteq	r6, #1073741825	@ 0x40000001
  a4:	29050176 	stmdbcs	r5, {r1, r2, r4, r5, r6, r8}
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	030d0529 	tsteq	sp, #171966464	@ 0xa400000
  b0:	05052e0f 	streq	r2, [r5, #-3599]	@ 0xfffff1f1
  b4:	14133006 	ldrne	r3, [r3], #-6
  b8:	05140905 	ldreq	r0, [r4, #-2309]	@ 0xfffff6fb
  bc:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
  c0:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffabf <__stack_top__+0xffff69df>
  c4:	01680306 	cmneq	r8, r6, lsl #6
  c8:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
  cc:	2005010a 	andcs	r0, r5, sl, lsl #2
  d0:	29050106 	stmdbcs	r5, {r1, r2, r8}
  d4:	01040200 	mrseq	r0, R12_usr
  d8:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
  dc:	00330567 	eorseq	r0, r3, r7, ror #10
  e0:	2d030402 	stccs	4, cr0, [r3, #-8]
  e4:	02002905 	andeq	r2, r0, #81920	@ 0x14000
  e8:	00660104 	rsbeq	r0, r6, r4, lsl #2
  ec:	06010402 	streq	r0, [r1], -r2, lsl #8
  f0:	06090566 	streq	r0, [r9], -r6, ror #10
  f4:	05011803 	streq	r1, [r1, #-2051]	@ 0xfffff7fd
  f8:	05010610 	streq	r0, [r1, #-1552]	@ 0xfffff9f0
  fc:	04020009 	streq	r0, [r2], #-9
 100:	052f0601 	streq	r0, [pc, #-1537]!	@ fffffb07 <__stack_top__+0xffff6a27>
 104:	01660306 	cmneq	r6, r6, lsl #6
 108:	05130505 	ldreq	r0, [r3, #-1285]	@ 0xfffffafb
 10c:	2005010a 	andcs	r0, r5, sl, lsl #2
 110:	29050106 	stmdbcs	r5, {r1, r2, r8}
 114:	01040200 	mrseq	r0, R12_usr
 118:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 11c:	00330567 	eorseq	r0, r3, r7, ror #10
 120:	2d030402 	stccs	4, cr0, [r3, #-8]
 124:	02002905 	andeq	r2, r0, #81920	@ 0x14000
 128:	02660104 	rsbeq	r0, r6, #4, 2
 12c:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f676572 	svcpl	0x00676572
   4:	65646e69 	strbvs	r6, [r4, #-3689]!	@ 0xfffff197
   8:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
   c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  18:	726c6370 	rsbvc	r6, ip, #112, 6	@ 0xc0000001
  1c:	73706700 	cmnvc	r0, #0, 14
  20:	64007465 	strvs	r7, [r0], #-1125	@ 0xfffffb9b
  24:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  28:	6c657300 	stclvs	3, cr7, [r5], #-0
  2c:	6f746365 	svcvs	0x00746365
  30:	70670072 	rsbvc	r0, r7, r2, ror r0
  34:	6c657366 	stclvs	3, cr7, [r5], #-408	@ 0xfffffe68
  38:	63727300 	cmnvs	r2, #0, 6
  3c:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
  40:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  44:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  48:	616d0074 	cmnvs	sp, r4, ror r0
  4c:	44006e69 	strmi	r6, [r0], #-3689	@ 0xfffff197
  50:	6c455c3a 	stclvs	12, cr5, [r5], {58}	@ 0x3a
  54:	72746b65 	rsbsvc	r6, r4, #103424	@ 0x19400
  58:	63696e6f 	cmnvs	r9, #1776	@ 0x6f0
  5c:	61725c61 	cmnvs	r2, r1, ror #24
  60:	65627073 	strbvs	r7, [r2, #-115]!	@ 0xffffff8d
  64:	5c797272 	ldclpl	2, cr7, [r9], #-456	@ 0xfffffe38
  68:	65726142 	ldrbvs	r6, [r2, #-322]!	@ 0xfffffebe
  6c:	6174654d 	cmnvs	r4, sp, asr #10
  70:	6c425f6c 	stclvs	15, cr5, [r2], {108}	@ 0x6c
  74:	656b6e69 	strbvs	r6, [fp, #-3689]!	@ 0xfffff197
  78:	42345c72 	eorsmi	r5, r4, #29184	@ 0x7200
  7c:	7261425c 	rsbvc	r4, r1, #92, 4	@ 0xc0000005
  80:	74654d65 	strbtvc	r4, [r5], #-3429	@ 0xfffff29b
  84:	32336c61 	eorscc	r6, r3, #24832	@ 0x6100
  88:	5f746962 	svcpl	0x00746962
  8c:	6e696c42 	cdpvs	12, 6, cr6, cr9, cr2, {2}
  90:	0072656b 	rsbseq	r6, r2, fp, ror #10
  94:	20554e47 	subscs	r4, r5, r7, asr #28
  98:	20373143 	eorscs	r3, r7, r3, asr #2
  9c:	332e3431 			@ <UNDEFINED> instruction: 0x332e3431
  a0:	3220312e 	eorcc	r3, r0, #-2147483637	@ 0x8000000b
  a4:	30353230 	eorscc	r3, r5, r0, lsr r2
  a8:	20333236 	eorscs	r3, r3, r6, lsr r2
  ac:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  b0:	72613d75 	rsbvc	r3, r1, #7488	@ 0x1d40
  b4:	6474376d 	ldrbtvs	r3, [r4], #-1901	@ 0xfffff893
  b8:	2d20696d 			@ <UNDEFINED> instruction: 0x2d20696d
  bc:	6f6c666d 	svcvs	0x006c666d
  c0:	612d7461 			@ <UNDEFINED> instruction: 0x612d7461
  c4:	733d6962 	teqvc	sp, #1605632	@ 0x188000
  c8:	2074666f 	rsbscs	r6, r4, pc, ror #12
  cc:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  d0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	@ 0xfffffe4c
  d4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  d8:	6d72613d 	ldclvs	1, cr6, [r2, #-244]!	@ 0xffffff0c
  dc:	20743476 	rsbscs	r3, r4, r6, ror r4
  e0:	2d20672d 	stccs	7, cr6, [r0, #-180]!	@ 0xffffff4c
  e4:	2d20324f 	stccs	2, cr3, [r0, #-316]!	@ 0xfffffec4
  e8:	65726666 	ldrbvs	r6, [r2, #-1638]!	@ 0xfffff99a
  ec:	61747365 	cmnvs	r4, r5, ror #6
  f0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  f4:	Address 0xf4 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00008010 	andeq	r8, r0, r0, lsl r0
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	58080e44 	stmdapl	r8, {r2, r6, r9, sl, fp}
  24:	0000000e 	andeq	r0, r0, lr
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000804c 	andeq	r8, r0, ip, asr #32
  34:	00000090 	muleq	r0, r0, r0
  38:	00080e4e 	andeq	r0, r8, lr, asr #28
