###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       137485   # Number of WRITE/WRITEP commands
num_reads_done                 =      1129464   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       852509   # Number of read row buffer hits
num_read_cmds                  =      1129459   # Number of READ/READP commands
num_writes_done                =       137511   # Number of read requests issued
num_write_row_hits             =        77287   # Number of write row buffer hits
num_act_cmds                   =       338973   # Number of ACT commands
num_pre_cmds                   =       338945   # Number of PRE commands
num_ondemand_pres              =       313125   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516679   # Cyles of rank active rank.0
rank_active_cycles.1           =      9285091   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483321   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       714909   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1200862   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19088   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5922   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3417   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4418   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3594   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2060   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2787   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2182   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          583   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           46   # Write cmd latency (cycles)
write_latency[40-59]           =           50   # Write cmd latency (cycles)
write_latency[60-79]           =          140   # Write cmd latency (cycles)
write_latency[80-99]           =          253   # Write cmd latency (cycles)
write_latency[100-119]         =          403   # Write cmd latency (cycles)
write_latency[120-139]         =          669   # Write cmd latency (cycles)
write_latency[140-159]         =         1046   # Write cmd latency (cycles)
write_latency[160-179]         =         1748   # Write cmd latency (cycles)
write_latency[180-199]         =         2488   # Write cmd latency (cycles)
write_latency[200-]            =       130635   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       332420   # Read request latency (cycles)
read_latency[40-59]            =       120419   # Read request latency (cycles)
read_latency[60-79]            =       147161   # Read request latency (cycles)
read_latency[80-99]            =        79091   # Read request latency (cycles)
read_latency[100-119]          =        62606   # Read request latency (cycles)
read_latency[120-139]          =        54417   # Read request latency (cycles)
read_latency[140-159]          =        41176   # Read request latency (cycles)
read_latency[160-179]          =        33580   # Read request latency (cycles)
read_latency[180-199]          =        27592   # Read request latency (cycles)
read_latency[200-]             =       230996   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.86325e+08   # Write energy
read_energy                    =  4.55398e+09   # Read energy
act_energy                     =   9.2743e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.31994e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.43156e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93841e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7939e+09   # Active standby energy rank.1
average_read_latency           =      151.231   # Average read request latency (cycles)
average_interarrival           =      7.89263   # Average request interarrival latency (cycles)
total_energy                   =  1.91798e+10   # Total energy (pJ)
average_power                  =      1917.98   # Average power (mW)
average_bandwidth              =      10.8115   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138921   # Number of WRITE/WRITEP commands
num_reads_done                 =      1178670   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       890122   # Number of read row buffer hits
num_read_cmds                  =      1178663   # Number of READ/READP commands
num_writes_done                =       138941   # Number of read requests issued
num_write_row_hits             =        80186   # Number of write row buffer hits
num_act_cmds                   =       349388   # Number of ACT commands
num_pre_cmds                   =       349361   # Number of PRE commands
num_ondemand_pres              =       323676   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9398685   # Cyles of rank active rank.0
rank_active_cycles.1           =      9374530   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       601315   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       625470   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1252926   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18336   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5714   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3260   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4432   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3570   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1996   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2745   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2135   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          588   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21910   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           41   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =          114   # Write cmd latency (cycles)
write_latency[80-99]           =          245   # Write cmd latency (cycles)
write_latency[100-119]         =          364   # Write cmd latency (cycles)
write_latency[120-139]         =          683   # Write cmd latency (cycles)
write_latency[140-159]         =          957   # Write cmd latency (cycles)
write_latency[160-179]         =         1534   # Write cmd latency (cycles)
write_latency[180-199]         =         2123   # Write cmd latency (cycles)
write_latency[200-]            =       132811   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       322468   # Read request latency (cycles)
read_latency[40-59]            =       120997   # Read request latency (cycles)
read_latency[60-79]            =       147105   # Read request latency (cycles)
read_latency[80-99]            =        80460   # Read request latency (cycles)
read_latency[100-119]          =        63997   # Read request latency (cycles)
read_latency[120-139]          =        56845   # Read request latency (cycles)
read_latency[140-159]          =        43246   # Read request latency (cycles)
read_latency[160-179]          =        35517   # Read request latency (cycles)
read_latency[180-199]          =        29926   # Read request latency (cycles)
read_latency[200-]             =       278101   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.93494e+08   # Write energy
read_energy                    =  4.75237e+09   # Read energy
act_energy                     =  9.55926e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88631e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.00226e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86478e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84971e+09   # Active standby energy rank.1
average_read_latency           =      173.873   # Average read request latency (cycles)
average_interarrival           =      7.58932   # Average request interarrival latency (cycles)
total_energy                   =  1.94098e+10   # Total energy (pJ)
average_power                  =      1940.98   # Average power (mW)
average_bandwidth              =      11.2436   # Average bandwidth
