<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : mpu_clear_l1_parity</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : mpu_clear_l1_parity</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r.html">Component : ALT_SYSMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Parity status clear bit.</p>
<p>A write to 1 of a specific bit clears the curresponding parity status bit.</p>
<p>A read of this register should not return an error, but the actual read value is undefined.</p>
<p>[17] CPU1 SCU parity error</p>
<p>[16] CPU0 SCU parity error</p>
<p>[15] CPU1 BTAC parity error</p>
<p>[14] CPU1 GHB parity error</p>
<p>[13] CPU1 instruction tag RAM parity error</p>
<p>[12] CPU1 instruction data RAM parity error</p>
<p>[11] CPU1 main TLB parity error</p>
<p>[10] CPU1 data outer RAM parity error</p>
<p>[9] CPU1 data tag RAM parity error</p>
<p>[8] CPU1 data data RAM parity error.</p>
<p>[7] CPU0 BTAC parity error</p>
<p>[6] CPU0 GHB parity error</p>
<p>[5] CPU0 instruction tag RAM parity error</p>
<p>[4] CPU0 instruction data RAM parity error</p>
<p>[3] CPU0 main TLB parity error</p>
<p>[2] CPU0 data outer RAM parity error</p>
<p>[1] CPU0 data tag RAM parity error</p>
<p>[0] CPU0 data data RAM parity error.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> </td></tr>
<tr>
<td align="left">[31:18] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cpu0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6727d49a3a45425861038811c4a54ee9"></a><a class="anchor" id="ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0"></a></p>
<p>CPU0 L1 parity interrupt clear. Write 1 to Clear</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa1018a9f07a12b142c5386c134fbccba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaa1018a9f07a12b142c5386c134fbccba">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa1018a9f07a12b142c5386c134fbccba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb26aeaf58d2a76da924feaff40aadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaebb26aeaf58d2a76da924feaff40aadb">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaebb26aeaf58d2a76da924feaff40aadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ae59c73b4140749b32307054699fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gae6ae59c73b4140749b32307054699fae">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae6ae59c73b4140749b32307054699fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633d3602a5565693ba6f08fc84baf379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga633d3602a5565693ba6f08fc84baf379">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:ga633d3602a5565693ba6f08fc84baf379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7438841cb367a75c3d418cd7b1663974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga7438841cb367a75c3d418cd7b1663974">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga7438841cb367a75c3d418cd7b1663974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabead817d921bc1fef2e0e58fd53f1ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gabead817d921bc1fef2e0e58fd53f1ce5">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabead817d921bc1fef2e0e58fd53f1ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f60305ca267b0601b7573c1d4bcc5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga7f60305ca267b0601b7573c1d4bcc5b4">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7f60305ca267b0601b7573c1d4bcc5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67721e9e3b8a29599d87ab432569845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaa67721e9e3b8a29599d87ab432569845">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:gaa67721e9e3b8a29599d87ab432569845"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cpu1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe75d55e8b007813a8d1e036e521ae14c"></a><a class="anchor" id="ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1"></a></p>
<p>CPU1 L1 parity interrupt clear. Write 1 to Clear</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaba833813c34062a7efe034baa29ed556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaba833813c34062a7efe034baa29ed556">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaba833813c34062a7efe034baa29ed556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacbf8c9d63d3fb28f139a3b14e3b207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaaacbf8c9d63d3fb28f139a3b14e3b207">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaaacbf8c9d63d3fb28f139a3b14e3b207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab35c9b5cb376f43e31ef3ab2278d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gaeab35c9b5cb376f43e31ef3ab2278d94">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaeab35c9b5cb376f43e31ef3ab2278d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e509d48d777691d267ad5acef34182e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga4e509d48d777691d267ad5acef34182e">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_SET_MSK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:ga4e509d48d777691d267ad5acef34182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27b70f1d1fa73afa6dac88c36bd9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga4d27b70f1d1fa73afa6dac88c36bd9fd">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_CLR_MSK</a>&#160;&#160;&#160;0xffff00ff</td></tr>
<tr class="separator:ga4d27b70f1d1fa73afa6dac88c36bd9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fb43bcaca27606fa110c97bf7d9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga131fb43bcaca27606fa110c97bf7d9e9">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga131fb43bcaca27606fa110c97bf7d9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad69a6e0246f3cd439dfbc6c34086e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga7ad69a6e0246f3cd439dfbc6c34086e8">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga7ad69a6e0246f3cd439dfbc6c34086e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac6f61695447fc96b4802cee777653b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga2ac6f61695447fc96b4802cee777653b">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td></tr>
<tr class="separator:ga2ac6f61695447fc96b4802cee777653b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : scu </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7d0897a91747c5c58f7d2447fc49a4a3"></a><a class="anchor" id="ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU"></a></p>
<p>SCU parity interrupt clear. Write 1 to Clear</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga860377c299fff1402a8323ed481c10ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga860377c299fff1402a8323ed481c10ba">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga860377c299fff1402a8323ed481c10ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95d1e7169686bc97bdeede9024625b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gad95d1e7169686bc97bdeede9024625b3">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gad95d1e7169686bc97bdeede9024625b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b03edc5b5bb34aecd02c09a305a28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga72b03edc5b5bb34aecd02c09a305a28f">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga72b03edc5b5bb34aecd02c09a305a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2c2538bae23de6b825853ca4602a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga3c2c2538bae23de6b825853ca4602a24">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_SET_MSK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:ga3c2c2538bae23de6b825853ca4602a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849136d994b383f5b389427921788a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga849136d994b383f5b389427921788a91">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_CLR_MSK</a>&#160;&#160;&#160;0xfffcffff</td></tr>
<tr class="separator:ga849136d994b383f5b389427921788a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a2fec70865fb0e8bf769760d8a9818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gab7a2fec70865fb0e8bf769760d8a9818">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab7a2fec70865fb0e8bf769760d8a9818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fec9c5cdaa5de669387a1f735d3d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga36fec9c5cdaa5de669387a1f735d3d18">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga36fec9c5cdaa5de669387a1f735d3d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bab4fb3dadb59679cd64ecbc3677c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga8bab4fb3dadb59679cd64ecbc3677c93">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td></tr>
<tr class="separator:ga8bab4fb3dadb59679cd64ecbc3677c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_CLR_L1_PARITY_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6397355a373831b59b8c9691158b33a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ga6397355a373831b59b8c9691158b33a3">ALT_SYSMGR_MPU_CLR_L1_PARITY_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga6397355a373831b59b8c9691158b33a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70c38b92d89a538988d60406e22a7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gad70c38b92d89a538988d60406e22a7c7">ALT_SYSMGR_MPU_CLR_L1_PARITY_OFST</a>&#160;&#160;&#160;0xb0</td></tr>
<tr class="separator:gad70c38b92d89a538988d60406e22a7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac019954a40a0442bc3866bc6d7cb087c"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_CLR_L1_PARITY_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gac019954a40a0442bc3866bc6d7cb087c">ALT_SYSMGR_MPU_CLR_L1_PARITY_t</a></td></tr>
<tr class="separator:gac019954a40a0442bc3866bc6d7cb087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s" id="struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_MPU_CLR_L1_PARITY_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_CLR_L1_PARITY</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2d81e71ea2687f7d407a2df8c500523"></a>uint32_t</td>
<td class="fieldname">
cpu0: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f511d2dd71eba9df4778c75f60756c5"></a>uint32_t</td>
<td class="fieldname">
cpu1: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a71c0c365d35b6b5d790a2d2e011e5783"></a>uint32_t</td>
<td class="fieldname">
scu: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8f805dfc996e2c78a46d6b97da816607"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 14</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa1018a9f07a12b142c5386c134fbccba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebb26aeaf58d2a76da924feaff40aadb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae6ae59c73b4140749b32307054699fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga633d3602a5565693ba6f08fc84baf379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7438841cb367a75c3d418cd7b1663974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabead817d921bc1fef2e0e58fd53f1ce5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f60305ca267b0601b7573c1d4bcc5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa67721e9e3b8a29599d87ab432569845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaba833813c34062a7efe034baa29ed556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaacbf8c9d63d3fb28f139a3b14e3b207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeab35c9b5cb376f43e31ef3ab2278d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e509d48d777691d267ad5acef34182e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_SET_MSK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4d27b70f1d1fa73afa6dac88c36bd9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_CLR_MSK&#160;&#160;&#160;0xffff00ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga131fb43bcaca27606fa110c97bf7d9e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ad69a6e0246f3cd439dfbc6c34086e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2ac6f61695447fc96b4802cee777653b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1">ALT_SYSMGR_MPU_CLR_L1_PARITY_CPU1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga860377c299fff1402a8323ed481c10ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad95d1e7169686bc97bdeede9024625b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72b03edc5b5bb34aecd02c09a305a28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c2c2538bae23de6b825853ca4602a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_SET_MSK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga849136d994b383f5b389427921788a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_CLR_MSK&#160;&#160;&#160;0xfffcffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7a2fec70865fb0e8bf769760d8a9818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36fec9c5cdaa5de669387a1f735d3d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8bab4fb3dadb59679cd64ecbc3677c93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU">ALT_SYSMGR_MPU_CLR_L1_PARITY_SCU</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6397355a373831b59b8c9691158b33a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_CLR_L1_PARITY</a> register. </p>

</div>
</div>
<a class="anchor" id="gad70c38b92d89a538988d60406e22a7c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_CLR_L1_PARITY_OFST&#160;&#160;&#160;0xb0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_CLR_L1_PARITY</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac019954a40a0442bc3866bc6d7cb087c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_CLR_L1_PARITY_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html#gac019954a40a0442bc3866bc6d7cb087c">ALT_SYSMGR_MPU_CLR_L1_PARITY_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___c_l_r___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_CLR_L1_PARITY</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:48 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
