
RetroControllerF030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002830  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080028f0  080028f0  000128f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029f0  080029f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080029f0  080029f0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029f0  080029f0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029f4  080029f4  000129f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080029f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001024  20000074  08002a6c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001098  08002a6c  00021098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c60  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dfd  00000000  00000000  00028cfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000838  00000000  00000000  0002ab00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000740  00000000  00000000  0002b338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001121d  00000000  00000000  0002ba78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a78  00000000  00000000  0003cc95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00060099  00000000  00000000  0004670d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a67a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e94  00000000  00000000  000a67f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080028d8 	.word	0x080028d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080028d8 	.word	0x080028d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN12InputManagerC1Ev>:
 *      Author: Beheerder
 */

#include "InputManager.h"

InputManager::InputManager() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	4a03      	ldr	r2, [pc, #12]	; (8000238 <_ZN12InputManagerC1Ev+0x18>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

}
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	0018      	movs	r0, r3
 8000232:	46bd      	mov	sp, r7
 8000234:	b002      	add	sp, #8
 8000236:	bd80      	pop	{r7, pc}
 8000238:	08002978 	.word	0x08002978

0800023c <_ZN12InputManagerD1Ev>:

InputManager::~InputManager() {
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	4a03      	ldr	r2, [pc, #12]	; (8000254 <_ZN12InputManagerD1Ev+0x18>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	0018      	movs	r0, r3
 800024e:	46bd      	mov	sp, r7
 8000250:	b002      	add	sp, #8
 8000252:	bd80      	pop	{r7, pc}
 8000254:	08002978 	.word	0x08002978

08000258 <_ZN12InputManagerD0Ev>:
InputManager::~InputManager() {
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
}
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	0018      	movs	r0, r3
 8000264:	f7ff ffea 	bl	800023c <_ZN12InputManagerD1Ev>
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	2108      	movs	r1, #8
 800026c:	0018      	movs	r0, r3
 800026e:	f002 fa25 	bl	80026bc <_ZdlPvj>
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	0018      	movs	r0, r3
 8000276:	46bd      	mov	sp, r7
 8000278:	b002      	add	sp, #8
 800027a:	bd80      	pop	{r7, pc}

0800027c <_ZN12InputManager9readInputEv>:

uint8_t InputManager::readInput() {
 800027c:	b5b0      	push	{r4, r5, r7, lr}
 800027e:	b084      	sub	sp, #16
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]

	bool up = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5); // 1
 8000284:	2390      	movs	r3, #144	; 0x90
 8000286:	05db      	lsls	r3, r3, #23
 8000288:	2120      	movs	r1, #32
 800028a:	0018      	movs	r0, r3
 800028c:	f000 fcc0 	bl	8000c10 <HAL_GPIO_ReadPin>
 8000290:	0003      	movs	r3, r0
 8000292:	001a      	movs	r2, r3
 8000294:	240f      	movs	r4, #15
 8000296:	193b      	adds	r3, r7, r4
 8000298:	1e51      	subs	r1, r2, #1
 800029a:	418a      	sbcs	r2, r1
 800029c:	701a      	strb	r2, [r3, #0]
	bool down = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7); // 2
 800029e:	2390      	movs	r3, #144	; 0x90
 80002a0:	05db      	lsls	r3, r3, #23
 80002a2:	2180      	movs	r1, #128	; 0x80
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 fcb3 	bl	8000c10 <HAL_GPIO_ReadPin>
 80002aa:	0003      	movs	r3, r0
 80002ac:	001a      	movs	r2, r3
 80002ae:	250e      	movs	r5, #14
 80002b0:	197b      	adds	r3, r7, r5
 80002b2:	1e51      	subs	r1, r2, #1
 80002b4:	418a      	sbcs	r2, r1
 80002b6:	701a      	strb	r2, [r3, #0]
	bool left = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6); // 4
 80002b8:	4b51      	ldr	r3, [pc, #324]	; (8000400 <_ZN12InputManager9readInputEv+0x184>)
 80002ba:	2140      	movs	r1, #64	; 0x40
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 fca7 	bl	8000c10 <HAL_GPIO_ReadPin>
 80002c2:	0003      	movs	r3, r0
 80002c4:	001a      	movs	r2, r3
 80002c6:	230d      	movs	r3, #13
 80002c8:	18fb      	adds	r3, r7, r3
 80002ca:	1e51      	subs	r1, r2, #1
 80002cc:	418a      	sbcs	r2, r1
 80002ce:	701a      	strb	r2, [r3, #0]
	bool right = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6); // 8
 80002d0:	2390      	movs	r3, #144	; 0x90
 80002d2:	05db      	lsls	r3, r3, #23
 80002d4:	2140      	movs	r1, #64	; 0x40
 80002d6:	0018      	movs	r0, r3
 80002d8:	f000 fc9a 	bl	8000c10 <HAL_GPIO_ReadPin>
 80002dc:	0003      	movs	r3, r0
 80002de:	001a      	movs	r2, r3
 80002e0:	230c      	movs	r3, #12
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	1e51      	subs	r1, r2, #1
 80002e6:	418a      	sbcs	r2, r1
 80002e8:	701a      	strb	r2, [r3, #0]
	bool shoot = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7); // 16
 80002ea:	4b46      	ldr	r3, [pc, #280]	; (8000404 <_ZN12InputManager9readInputEv+0x188>)
 80002ec:	2180      	movs	r1, #128	; 0x80
 80002ee:	0018      	movs	r0, r3
 80002f0:	f000 fc8e 	bl	8000c10 <HAL_GPIO_ReadPin>
 80002f4:	0003      	movs	r3, r0
 80002f6:	001a      	movs	r2, r3
 80002f8:	230b      	movs	r3, #11
 80002fa:	18fb      	adds	r3, r7, r3
 80002fc:	1e51      	subs	r1, r2, #1
 80002fe:	418a      	sbcs	r2, r1
 8000300:	701a      	strb	r2, [r3, #0]
	bool shoot2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9); // 16
 8000302:	2380      	movs	r3, #128	; 0x80
 8000304:	009a      	lsls	r2, r3, #2
 8000306:	2390      	movs	r3, #144	; 0x90
 8000308:	05db      	lsls	r3, r3, #23
 800030a:	0011      	movs	r1, r2
 800030c:	0018      	movs	r0, r3
 800030e:	f000 fc7f 	bl	8000c10 <HAL_GPIO_ReadPin>
 8000312:	0003      	movs	r3, r0
 8000314:	001a      	movs	r2, r3
 8000316:	230a      	movs	r3, #10
 8000318:	18fb      	adds	r3, r7, r3
 800031a:	1e51      	subs	r1, r2, #1
 800031c:	418a      	sbcs	r2, r1
 800031e:	701a      	strb	r2, [r3, #0]

	uint8_t inputs = (up == 1) << 0 | (down == 1) << 1 | (left == 1) << 2
 8000320:	193b      	adds	r3, r7, r4
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	b25a      	sxtb	r2, r3
 8000326:	197b      	adds	r3, r7, r5
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <_ZN12InputManager9readInputEv+0xb6>
 800032e:	2302      	movs	r3, #2
 8000330:	e000      	b.n	8000334 <_ZN12InputManager9readInputEv+0xb8>
 8000332:	2300      	movs	r3, #0
 8000334:	4313      	orrs	r3, r2
 8000336:	b25a      	sxtb	r2, r3
 8000338:	230d      	movs	r3, #13
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <_ZN12InputManager9readInputEv+0xca>
 8000342:	2304      	movs	r3, #4
 8000344:	e000      	b.n	8000348 <_ZN12InputManager9readInputEv+0xcc>
 8000346:	2300      	movs	r3, #0
 8000348:	4313      	orrs	r3, r2
 800034a:	b25a      	sxtb	r2, r3
			| (right == 1) << 3;
 800034c:	230c      	movs	r3, #12
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <_ZN12InputManager9readInputEv+0xde>
 8000356:	2308      	movs	r3, #8
 8000358:	e000      	b.n	800035c <_ZN12InputManager9readInputEv+0xe0>
 800035a:	2300      	movs	r3, #0
 800035c:	4313      	orrs	r3, r2
 800035e:	b25a      	sxtb	r2, r3
	uint8_t inputs = (up == 1) << 0 | (down == 1) << 1 | (left == 1) << 2
 8000360:	2109      	movs	r1, #9
 8000362:	187b      	adds	r3, r7, r1
 8000364:	701a      	strb	r2, [r3, #0]
	// switch case to check movement inputs from 0 to 9
	// 0 being middle, 1 is up and rest continues clockwards.
	switch (inputs) {
 8000366:	187b      	adds	r3, r7, r1
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	2b0a      	cmp	r3, #10
 800036c:	d828      	bhi.n	80003c0 <_ZN12InputManager9readInputEv+0x144>
 800036e:	009a      	lsls	r2, r3, #2
 8000370:	4b25      	ldr	r3, [pc, #148]	; (8000408 <_ZN12InputManager9readInputEv+0x18c>)
 8000372:	18d3      	adds	r3, r2, r3
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	469f      	mov	pc, r3
	case 0: // middle
		inputMovementResult = 0;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	711a      	strb	r2, [r3, #4]
		break;
 800037e:	e023      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 1: // up
		inputMovementResult = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	711a      	strb	r2, [r3, #4]
		break;
 8000386:	e01f      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 9: // top right
		inputMovementResult = 2;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	2202      	movs	r2, #2
 800038c:	711a      	strb	r2, [r3, #4]
		break;
 800038e:	e01b      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 8: // right
		inputMovementResult = 3;
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	2203      	movs	r2, #3
 8000394:	711a      	strb	r2, [r3, #4]
		break;
 8000396:	e017      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 10: // bottom right
		inputMovementResult = 4;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2204      	movs	r2, #4
 800039c:	711a      	strb	r2, [r3, #4]
		break;
 800039e:	e013      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 2: // bottom
		inputMovementResult = 5;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2205      	movs	r2, #5
 80003a4:	711a      	strb	r2, [r3, #4]
		break;
 80003a6:	e00f      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 6: // bottom left
		inputMovementResult = 6;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2206      	movs	r2, #6
 80003ac:	711a      	strb	r2, [r3, #4]
		break;
 80003ae:	e00b      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 4: // left
		inputMovementResult = 7;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	2207      	movs	r2, #7
 80003b4:	711a      	strb	r2, [r3, #4]
		break;
 80003b6:	e007      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	case 5: // top left
		inputMovementResult = 8;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2208      	movs	r2, #8
 80003bc:	711a      	strb	r2, [r3, #4]
		break;
 80003be:	e003      	b.n	80003c8 <_ZN12InputManager9readInputEv+0x14c>
	default:
		inputMovementResult = 0;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	2200      	movs	r2, #0
 80003c4:	711a      	strb	r2, [r3, #4]
		break;
 80003c6:	46c0      	nop			; (mov r8, r8)
	}

	// checks and sets shoot button
	if (shoot) {
 80003c8:	230b      	movs	r3, #11
 80003ca:	18fb      	adds	r3, r7, r3
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d005      	beq.n	80003de <_ZN12InputManager9readInputEv+0x162>
		inputMovementResult = inputMovementResult + 16;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	791b      	ldrb	r3, [r3, #4]
 80003d6:	3310      	adds	r3, #16
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	711a      	strb	r2, [r3, #4]
	}
	if (shoot2) {
 80003de:	230a      	movs	r3, #10
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d005      	beq.n	80003f4 <_ZN12InputManager9readInputEv+0x178>
		inputMovementResult = inputMovementResult + 32;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	791b      	ldrb	r3, [r3, #4]
 80003ec:	3320      	adds	r3, #32
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	711a      	strb	r2, [r3, #4]
	}

	return inputMovementResult;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	791b      	ldrb	r3, [r3, #4]
}
 80003f8:	0018      	movs	r0, r3
 80003fa:	46bd      	mov	sp, r7
 80003fc:	b004      	add	sp, #16
 80003fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000400:	48000400 	.word	0x48000400
 8000404:	48000800 	.word	0x48000800
 8000408:	08002944 	.word	0x08002944

0800040c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
 8000412:	60f8      	str	r0, [r7, #12]
 8000414:	60b9      	str	r1, [r7, #8]
 8000416:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	4a06      	ldr	r2, [pc, #24]	; (8000434 <vApplicationGetIdleTaskMemory+0x28>)
 800041c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800041e:	68bb      	ldr	r3, [r7, #8]
 8000420:	4a05      	ldr	r2, [pc, #20]	; (8000438 <vApplicationGetIdleTaskMemory+0x2c>)
 8000422:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2280      	movs	r2, #128	; 0x80
 8000428:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	46bd      	mov	sp, r7
 800042e:	b004      	add	sp, #16
 8000430:	bd80      	pop	{r7, pc}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	20000090 	.word	0x20000090
 8000438:	20000144 	.word	0x20000144

0800043c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800043c:	b590      	push	{r4, r7, lr}
 800043e:	b089      	sub	sp, #36	; 0x24
 8000440:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000442:	f000 f95d 	bl	8000700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000446:	f000 f819 	bl	800047c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800044a:	f000 f85f 	bl	800050c <_ZL12MX_GPIO_Initv>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of InputManager */
  osThreadDef(InputManager, InputRead, osPriorityNormal, 0, 128);
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	4a08      	ldr	r2, [pc, #32]	; (8000474 <main+0x38>)
 8000452:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000454:	c313      	stmia	r3!, {r0, r1, r4}
 8000456:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000458:	c313      	stmia	r3!, {r0, r1, r4}
 800045a:	6812      	ldr	r2, [r2, #0]
 800045c:	601a      	str	r2, [r3, #0]
  InputManagerHandle = osThreadCreate(osThread(InputManager), NULL);
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	2100      	movs	r1, #0
 8000462:	0018      	movs	r0, r3
 8000464:	f001 f85f 	bl	8001526 <osThreadCreate>
 8000468:	0002      	movs	r2, r0
 800046a:	4b03      	ldr	r3, [pc, #12]	; (8000478 <main+0x3c>)
 800046c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800046e:	f001 f852 	bl	8001516 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000472:	e7fe      	b.n	8000472 <main+0x36>
 8000474:	08002900 	.word	0x08002900
 8000478:	20000344 	.word	0x20000344

0800047c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b091      	sub	sp, #68	; 0x44
 8000480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000482:	2410      	movs	r4, #16
 8000484:	193b      	adds	r3, r7, r4
 8000486:	0018      	movs	r0, r3
 8000488:	2330      	movs	r3, #48	; 0x30
 800048a:	001a      	movs	r2, r3
 800048c:	2100      	movs	r1, #0
 800048e:	f002 f94d 	bl	800272c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000492:	003b      	movs	r3, r7
 8000494:	0018      	movs	r0, r3
 8000496:	2310      	movs	r3, #16
 8000498:	001a      	movs	r2, r3
 800049a:	2100      	movs	r1, #0
 800049c:	f002 f946 	bl	800272c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004a0:	0021      	movs	r1, r4
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2202      	movs	r2, #2
 80004a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2201      	movs	r2, #1
 80004ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2210      	movs	r2, #16
 80004b2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	0018      	movs	r0, r3
 80004be:	f000 fbc5 	bl	8000c4c <HAL_RCC_OscConfig>
 80004c2:	0003      	movs	r3, r0
 80004c4:	1e5a      	subs	r2, r3, #1
 80004c6:	4193      	sbcs	r3, r2
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <_Z18SystemClock_Configv+0x56>
  {
    Error_Handler();
 80004ce:	f000 f8a4 	bl	800061a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d2:	003b      	movs	r3, r7
 80004d4:	2207      	movs	r2, #7
 80004d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004d8:	003b      	movs	r3, r7
 80004da:	2200      	movs	r2, #0
 80004dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004de:	003b      	movs	r3, r7
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e4:	003b      	movs	r3, r7
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004ea:	003b      	movs	r3, r7
 80004ec:	2100      	movs	r1, #0
 80004ee:	0018      	movs	r0, r3
 80004f0:	f000 fec6 	bl	8001280 <HAL_RCC_ClockConfig>
 80004f4:	0003      	movs	r3, r0
 80004f6:	1e5a      	subs	r2, r3, #1
 80004f8:	4193      	sbcs	r3, r2
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8000500:	f000 f88b 	bl	800061a <Error_Handler>
  }
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b011      	add	sp, #68	; 0x44
 800050a:	bd90      	pop	{r4, r7, pc}

0800050c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b089      	sub	sp, #36	; 0x24
 8000510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000512:	240c      	movs	r4, #12
 8000514:	193b      	adds	r3, r7, r4
 8000516:	0018      	movs	r0, r3
 8000518:	2314      	movs	r3, #20
 800051a:	001a      	movs	r2, r3
 800051c:	2100      	movs	r1, #0
 800051e:	f002 f905 	bl	800272c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000522:	4b2f      	ldr	r3, [pc, #188]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000524:	695a      	ldr	r2, [r3, #20]
 8000526:	4b2e      	ldr	r3, [pc, #184]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	0289      	lsls	r1, r1, #10
 800052c:	430a      	orrs	r2, r1
 800052e:	615a      	str	r2, [r3, #20]
 8000530:	4b2b      	ldr	r3, [pc, #172]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000532:	695a      	ldr	r2, [r3, #20]
 8000534:	2380      	movs	r3, #128	; 0x80
 8000536:	029b      	lsls	r3, r3, #10
 8000538:	4013      	ands	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053e:	4b28      	ldr	r3, [pc, #160]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000540:	695a      	ldr	r2, [r3, #20]
 8000542:	4b27      	ldr	r3, [pc, #156]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000544:	2180      	movs	r1, #128	; 0x80
 8000546:	0309      	lsls	r1, r1, #12
 8000548:	430a      	orrs	r2, r1
 800054a:	615a      	str	r2, [r3, #20]
 800054c:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 800054e:	695a      	ldr	r2, [r3, #20]
 8000550:	2380      	movs	r3, #128	; 0x80
 8000552:	031b      	lsls	r3, r3, #12
 8000554:	4013      	ands	r3, r2
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055a:	4b21      	ldr	r3, [pc, #132]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 800055c:	695a      	ldr	r2, [r3, #20]
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 8000560:	2180      	movs	r1, #128	; 0x80
 8000562:	02c9      	lsls	r1, r1, #11
 8000564:	430a      	orrs	r2, r1
 8000566:	615a      	str	r2, [r3, #20]
 8000568:	4b1d      	ldr	r3, [pc, #116]	; (80005e0 <_ZL12MX_GPIO_Initv+0xd4>)
 800056a:	695a      	ldr	r2, [r3, #20]
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	02db      	lsls	r3, r3, #11
 8000570:	4013      	ands	r3, r2
 8000572:	603b      	str	r3, [r7, #0]
 8000574:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA6 PA7 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10;
 8000576:	193b      	adds	r3, r7, r4
 8000578:	22d8      	movs	r2, #216	; 0xd8
 800057a:	00d2      	lsls	r2, r2, #3
 800057c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800057e:	193b      	adds	r3, r7, r4
 8000580:	2200      	movs	r2, #0
 8000582:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000584:	193b      	adds	r3, r7, r4
 8000586:	2202      	movs	r2, #2
 8000588:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	193a      	adds	r2, r7, r4
 800058c:	2390      	movs	r3, #144	; 0x90
 800058e:	05db      	lsls	r3, r3, #23
 8000590:	0011      	movs	r1, r2
 8000592:	0018      	movs	r0, r3
 8000594:	f000 f9cc 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000598:	193b      	adds	r3, r7, r4
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	2200      	movs	r2, #0
 80005a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	2202      	movs	r2, #2
 80005a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	4a0d      	ldr	r2, [pc, #52]	; (80005e4 <_ZL12MX_GPIO_Initv+0xd8>)
 80005ae:	0019      	movs	r1, r3
 80005b0:	0010      	movs	r0, r2
 80005b2:	f000 f9bd 	bl	8000930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005b6:	0021      	movs	r1, r4
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2240      	movs	r2, #64	; 0x40
 80005bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2202      	movs	r2, #2
 80005c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <_ZL12MX_GPIO_Initv+0xdc>)
 80005ce:	0019      	movs	r1, r3
 80005d0:	0010      	movs	r0, r2
 80005d2:	f000 f9ad 	bl	8000930 <HAL_GPIO_Init>

}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	b009      	add	sp, #36	; 0x24
 80005dc:	bd90      	pop	{r4, r7, pc}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	40021000 	.word	0x40021000
 80005e4:	48000800 	.word	0x48000800
 80005e8:	48000400 	.word	0x48000400

080005ec <_Z9InputReadPKv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_InputRead */
void InputRead(void const * argument)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
		/* USER CODE BEGIN 5 */

		/* Infinite loop */
		for (;;) {
			osDelay(500);
 80005f4:	23fa      	movs	r3, #250	; 0xfa
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 ffe1 	bl	80015c0 <osDelay>
			InputManager inputmanager;
 80005fe:	2408      	movs	r4, #8
 8000600:	193b      	adds	r3, r7, r4
 8000602:	0018      	movs	r0, r3
 8000604:	f7ff fe0c 	bl	8000220 <_ZN12InputManagerC1Ev>

			// up and down is 3

			// left right is 12

			inputmanager.readInput();
 8000608:	193b      	adds	r3, r7, r4
 800060a:	0018      	movs	r0, r3
 800060c:	f7ff fe36 	bl	800027c <_ZN12InputManager9readInputEv>
			InputManager inputmanager;
 8000610:	193b      	adds	r3, r7, r4
 8000612:	0018      	movs	r0, r3
 8000614:	f7ff fe12 	bl	800023c <_ZN12InputManagerD1Ev>

		}
 8000618:	e7ec      	b.n	80005f4 <_Z9InputReadPKv+0x8>

0800061a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800061e:	b672      	cpsid	i
}
 8000620:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000622:	e7fe      	b.n	8000622 <Error_Handler+0x8>

08000624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062a:	4b12      	ldr	r3, [pc, #72]	; (8000674 <HAL_MspInit+0x50>)
 800062c:	699a      	ldr	r2, [r3, #24]
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <HAL_MspInit+0x50>)
 8000630:	2101      	movs	r1, #1
 8000632:	430a      	orrs	r2, r1
 8000634:	619a      	str	r2, [r3, #24]
 8000636:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <HAL_MspInit+0x50>)
 8000638:	699b      	ldr	r3, [r3, #24]
 800063a:	2201      	movs	r2, #1
 800063c:	4013      	ands	r3, r2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000642:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <HAL_MspInit+0x50>)
 8000644:	69da      	ldr	r2, [r3, #28]
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <HAL_MspInit+0x50>)
 8000648:	2180      	movs	r1, #128	; 0x80
 800064a:	0549      	lsls	r1, r1, #21
 800064c:	430a      	orrs	r2, r1
 800064e:	61da      	str	r2, [r3, #28]
 8000650:	4b08      	ldr	r3, [pc, #32]	; (8000674 <HAL_MspInit+0x50>)
 8000652:	69da      	ldr	r2, [r3, #28]
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	055b      	lsls	r3, r3, #21
 8000658:	4013      	ands	r3, r2
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800065e:	2302      	movs	r3, #2
 8000660:	425b      	negs	r3, r3
 8000662:	2200      	movs	r2, #0
 8000664:	2103      	movs	r1, #3
 8000666:	0018      	movs	r0, r3
 8000668:	f000 f940 	bl	80008ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	b002      	add	sp, #8
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40021000 	.word	0x40021000

08000678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800067c:	e7fe      	b.n	800067c <NMI_Handler+0x4>

0800067e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000682:	e7fe      	b.n	8000682 <HardFault_Handler+0x4>

08000684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000688:	f000 f882 	bl	8000790 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800068c:	f001 fcd0 	bl	8002030 <xTaskGetSchedulerState>
 8000690:	0003      	movs	r3, r0
 8000692:	2b01      	cmp	r3, #1
 8000694:	d001      	beq.n	800069a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000696:	f001 fe2f 	bl	80022f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006a4:	46c0      	nop			; (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006ac:	480d      	ldr	r0, [pc, #52]	; (80006e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b0:	480d      	ldr	r0, [pc, #52]	; (80006e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80006b2:	490e      	ldr	r1, [pc, #56]	; (80006ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80006b4:	4a0e      	ldr	r2, [pc, #56]	; (80006f0 <LoopForever+0xe>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b8:	e002      	b.n	80006c0 <LoopCopyDataInit>

080006ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006be:	3304      	adds	r3, #4

080006c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c4:	d3f9      	bcc.n	80006ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006c6:	4a0b      	ldr	r2, [pc, #44]	; (80006f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006c8:	4c0b      	ldr	r4, [pc, #44]	; (80006f8 <LoopForever+0x16>)
  movs r3, #0
 80006ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006cc:	e001      	b.n	80006d2 <LoopFillZerobss>

080006ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d0:	3204      	adds	r2, #4

080006d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d4:	d3fb      	bcc.n	80006ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006d6:	f7ff ffe3 	bl	80006a0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006da:	f001 fff7 	bl	80026cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006de:	f7ff fead 	bl	800043c <main>

080006e2 <LoopForever>:

LoopForever:
    b LoopForever
 80006e2:	e7fe      	b.n	80006e2 <LoopForever>
  ldr   r0, =_estack
 80006e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ec:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80006f0:	080029f8 	.word	0x080029f8
  ldr r2, =_sbss
 80006f4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80006f8:	20001098 	.word	0x20001098

080006fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006fc:	e7fe      	b.n	80006fc <ADC1_IRQHandler>
	...

08000700 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000704:	4b07      	ldr	r3, [pc, #28]	; (8000724 <HAL_Init+0x24>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_Init+0x24>)
 800070a:	2110      	movs	r1, #16
 800070c:	430a      	orrs	r2, r1
 800070e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000710:	2003      	movs	r0, #3
 8000712:	f000 f809 	bl	8000728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f7ff ff85 	bl	8000624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	0018      	movs	r0, r3
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	40022000 	.word	0x40022000

08000728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000728:	b590      	push	{r4, r7, lr}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <HAL_InitTick+0x5c>)
 8000732:	681c      	ldr	r4, [r3, #0]
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <HAL_InitTick+0x60>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	0019      	movs	r1, r3
 800073a:	23fa      	movs	r3, #250	; 0xfa
 800073c:	0098      	lsls	r0, r3, #2
 800073e:	f7ff fce3 	bl	8000108 <__udivsi3>
 8000742:	0003      	movs	r3, r0
 8000744:	0019      	movs	r1, r3
 8000746:	0020      	movs	r0, r4
 8000748:	f7ff fcde 	bl	8000108 <__udivsi3>
 800074c:	0003      	movs	r3, r0
 800074e:	0018      	movs	r0, r3
 8000750:	f000 f8e1 	bl	8000916 <HAL_SYSTICK_Config>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000758:	2301      	movs	r3, #1
 800075a:	e00f      	b.n	800077c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b03      	cmp	r3, #3
 8000760:	d80b      	bhi.n	800077a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	2301      	movs	r3, #1
 8000766:	425b      	negs	r3, r3
 8000768:	2200      	movs	r2, #0
 800076a:	0018      	movs	r0, r3
 800076c:	f000 f8be 	bl	80008ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_InitTick+0x64>)
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000776:	2300      	movs	r3, #0
 8000778:	e000      	b.n	800077c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
}
 800077c:	0018      	movs	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	b003      	add	sp, #12
 8000782:	bd90      	pop	{r4, r7, pc}
 8000784:	20000000 	.word	0x20000000
 8000788:	20000008 	.word	0x20000008
 800078c:	20000004 	.word	0x20000004

08000790 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000794:	4b05      	ldr	r3, [pc, #20]	; (80007ac <HAL_IncTick+0x1c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	001a      	movs	r2, r3
 800079a:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <HAL_IncTick+0x20>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	18d2      	adds	r2, r2, r3
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <HAL_IncTick+0x20>)
 80007a2:	601a      	str	r2, [r3, #0]
}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	20000008 	.word	0x20000008
 80007b0:	20000348 	.word	0x20000348

080007b4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  return uwTick;
 80007b8:	4b02      	ldr	r3, [pc, #8]	; (80007c4 <HAL_GetTick+0x10>)
 80007ba:	681b      	ldr	r3, [r3, #0]
}
 80007bc:	0018      	movs	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	20000348 	.word	0x20000348

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	0002      	movs	r2, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	1dfb      	adds	r3, r7, #7
 80007d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2b7f      	cmp	r3, #127	; 0x7f
 80007dc:	d828      	bhi.n	8000830 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007de:	4a2f      	ldr	r2, [pc, #188]	; (800089c <__NVIC_SetPriority+0xd4>)
 80007e0:	1dfb      	adds	r3, r7, #7
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	089b      	lsrs	r3, r3, #2
 80007e8:	33c0      	adds	r3, #192	; 0xc0
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	589b      	ldr	r3, [r3, r2]
 80007ee:	1dfa      	adds	r2, r7, #7
 80007f0:	7812      	ldrb	r2, [r2, #0]
 80007f2:	0011      	movs	r1, r2
 80007f4:	2203      	movs	r2, #3
 80007f6:	400a      	ands	r2, r1
 80007f8:	00d2      	lsls	r2, r2, #3
 80007fa:	21ff      	movs	r1, #255	; 0xff
 80007fc:	4091      	lsls	r1, r2
 80007fe:	000a      	movs	r2, r1
 8000800:	43d2      	mvns	r2, r2
 8000802:	401a      	ands	r2, r3
 8000804:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	019b      	lsls	r3, r3, #6
 800080a:	22ff      	movs	r2, #255	; 0xff
 800080c:	401a      	ands	r2, r3
 800080e:	1dfb      	adds	r3, r7, #7
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	0018      	movs	r0, r3
 8000814:	2303      	movs	r3, #3
 8000816:	4003      	ands	r3, r0
 8000818:	00db      	lsls	r3, r3, #3
 800081a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800081c:	481f      	ldr	r0, [pc, #124]	; (800089c <__NVIC_SetPriority+0xd4>)
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b25b      	sxtb	r3, r3
 8000824:	089b      	lsrs	r3, r3, #2
 8000826:	430a      	orrs	r2, r1
 8000828:	33c0      	adds	r3, #192	; 0xc0
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800082e:	e031      	b.n	8000894 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <__NVIC_SetPriority+0xd8>)
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	0019      	movs	r1, r3
 8000838:	230f      	movs	r3, #15
 800083a:	400b      	ands	r3, r1
 800083c:	3b08      	subs	r3, #8
 800083e:	089b      	lsrs	r3, r3, #2
 8000840:	3306      	adds	r3, #6
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	18d3      	adds	r3, r2, r3
 8000846:	3304      	adds	r3, #4
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	1dfa      	adds	r2, r7, #7
 800084c:	7812      	ldrb	r2, [r2, #0]
 800084e:	0011      	movs	r1, r2
 8000850:	2203      	movs	r2, #3
 8000852:	400a      	ands	r2, r1
 8000854:	00d2      	lsls	r2, r2, #3
 8000856:	21ff      	movs	r1, #255	; 0xff
 8000858:	4091      	lsls	r1, r2
 800085a:	000a      	movs	r2, r1
 800085c:	43d2      	mvns	r2, r2
 800085e:	401a      	ands	r2, r3
 8000860:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	019b      	lsls	r3, r3, #6
 8000866:	22ff      	movs	r2, #255	; 0xff
 8000868:	401a      	ands	r2, r3
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	0018      	movs	r0, r3
 8000870:	2303      	movs	r3, #3
 8000872:	4003      	ands	r3, r0
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000878:	4809      	ldr	r0, [pc, #36]	; (80008a0 <__NVIC_SetPriority+0xd8>)
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	001c      	movs	r4, r3
 8000880:	230f      	movs	r3, #15
 8000882:	4023      	ands	r3, r4
 8000884:	3b08      	subs	r3, #8
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	430a      	orrs	r2, r1
 800088a:	3306      	adds	r3, #6
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	18c3      	adds	r3, r0, r3
 8000890:	3304      	adds	r3, #4
 8000892:	601a      	str	r2, [r3, #0]
}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b003      	add	sp, #12
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	e000e100 	.word	0xe000e100
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	045b      	lsls	r3, r3, #17
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d301      	bcc.n	80008bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b8:	2301      	movs	r3, #1
 80008ba:	e010      	b.n	80008de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008bc:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <SysTick_Config+0x44>)
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	3a01      	subs	r2, #1
 80008c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c4:	2301      	movs	r3, #1
 80008c6:	425b      	negs	r3, r3
 80008c8:	2103      	movs	r1, #3
 80008ca:	0018      	movs	r0, r3
 80008cc:	f7ff ff7c 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <SysTick_Config+0x44>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <SysTick_Config+0x44>)
 80008d8:	2207      	movs	r2, #7
 80008da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008dc:	2300      	movs	r3, #0
}
 80008de:	0018      	movs	r0, r3
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b002      	add	sp, #8
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	e000e010 	.word	0xe000e010

080008ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	210f      	movs	r1, #15
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	1c02      	adds	r2, r0, #0
 80008fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	187b      	adds	r3, r7, r1
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b25b      	sxtb	r3, r3
 8000906:	0011      	movs	r1, r2
 8000908:	0018      	movs	r0, r3
 800090a:	f7ff ff5d 	bl	80007c8 <__NVIC_SetPriority>
}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	b004      	add	sp, #16
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	0018      	movs	r0, r3
 8000922:	f7ff ffbf 	bl	80008a4 <SysTick_Config>
 8000926:	0003      	movs	r3, r0
}
 8000928:	0018      	movs	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	b002      	add	sp, #8
 800092e:	bd80      	pop	{r7, pc}

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800093e:	e14f      	b.n	8000be0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2101      	movs	r1, #1
 8000946:	697a      	ldr	r2, [r7, #20]
 8000948:	4091      	lsls	r1, r2
 800094a:	000a      	movs	r2, r1
 800094c:	4013      	ands	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d100      	bne.n	8000958 <HAL_GPIO_Init+0x28>
 8000956:	e140      	b.n	8000bda <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	2203      	movs	r2, #3
 800095e:	4013      	ands	r3, r2
 8000960:	2b01      	cmp	r3, #1
 8000962:	d005      	beq.n	8000970 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	2203      	movs	r2, #3
 800096a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800096c:	2b02      	cmp	r3, #2
 800096e:	d130      	bne.n	80009d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2203      	movs	r2, #3
 800097c:	409a      	lsls	r2, r3
 800097e:	0013      	movs	r3, r2
 8000980:	43da      	mvns	r2, r3
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	4013      	ands	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	68da      	ldr	r2, [r3, #12]
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	409a      	lsls	r2, r3
 8000992:	0013      	movs	r3, r2
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009a6:	2201      	movs	r2, #1
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	409a      	lsls	r2, r3
 80009ac:	0013      	movs	r3, r2
 80009ae:	43da      	mvns	r2, r3
 80009b0:	693b      	ldr	r3, [r7, #16]
 80009b2:	4013      	ands	r3, r2
 80009b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	091b      	lsrs	r3, r3, #4
 80009bc:	2201      	movs	r2, #1
 80009be:	401a      	ands	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	409a      	lsls	r2, r3
 80009c4:	0013      	movs	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	2203      	movs	r2, #3
 80009d8:	4013      	ands	r3, r2
 80009da:	2b03      	cmp	r3, #3
 80009dc:	d017      	beq.n	8000a0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	68db      	ldr	r3, [r3, #12]
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	2203      	movs	r2, #3
 80009ea:	409a      	lsls	r2, r3
 80009ec:	0013      	movs	r3, r2
 80009ee:	43da      	mvns	r2, r3
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	4013      	ands	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	689a      	ldr	r2, [r3, #8]
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	409a      	lsls	r2, r3
 8000a00:	0013      	movs	r3, r2
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	2203      	movs	r2, #3
 8000a14:	4013      	ands	r3, r2
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d123      	bne.n	8000a62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	08da      	lsrs	r2, r3, #3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	3208      	adds	r2, #8
 8000a22:	0092      	lsls	r2, r2, #2
 8000a24:	58d3      	ldr	r3, [r2, r3]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	2207      	movs	r2, #7
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	220f      	movs	r2, #15
 8000a32:	409a      	lsls	r2, r3
 8000a34:	0013      	movs	r3, r2
 8000a36:	43da      	mvns	r2, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	691a      	ldr	r2, [r3, #16]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	2107      	movs	r1, #7
 8000a46:	400b      	ands	r3, r1
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	409a      	lsls	r2, r3
 8000a4c:	0013      	movs	r3, r2
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	08da      	lsrs	r2, r3, #3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3208      	adds	r2, #8
 8000a5c:	0092      	lsls	r2, r2, #2
 8000a5e:	6939      	ldr	r1, [r7, #16]
 8000a60:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	2203      	movs	r2, #3
 8000a6e:	409a      	lsls	r2, r3
 8000a70:	0013      	movs	r3, r2
 8000a72:	43da      	mvns	r2, r3
 8000a74:	693b      	ldr	r3, [r7, #16]
 8000a76:	4013      	ands	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	2203      	movs	r2, #3
 8000a80:	401a      	ands	r2, r3
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	409a      	lsls	r2, r3
 8000a88:	0013      	movs	r3, r2
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685a      	ldr	r2, [r3, #4]
 8000a9a:	23c0      	movs	r3, #192	; 0xc0
 8000a9c:	029b      	lsls	r3, r3, #10
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	d100      	bne.n	8000aa4 <HAL_GPIO_Init+0x174>
 8000aa2:	e09a      	b.n	8000bda <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa4:	4b54      	ldr	r3, [pc, #336]	; (8000bf8 <HAL_GPIO_Init+0x2c8>)
 8000aa6:	699a      	ldr	r2, [r3, #24]
 8000aa8:	4b53      	ldr	r3, [pc, #332]	; (8000bf8 <HAL_GPIO_Init+0x2c8>)
 8000aaa:	2101      	movs	r1, #1
 8000aac:	430a      	orrs	r2, r1
 8000aae:	619a      	str	r2, [r3, #24]
 8000ab0:	4b51      	ldr	r3, [pc, #324]	; (8000bf8 <HAL_GPIO_Init+0x2c8>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000abc:	4a4f      	ldr	r2, [pc, #316]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	089b      	lsrs	r3, r3, #2
 8000ac2:	3302      	adds	r3, #2
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	589b      	ldr	r3, [r3, r2]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	2203      	movs	r2, #3
 8000ace:	4013      	ands	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	220f      	movs	r2, #15
 8000ad4:	409a      	lsls	r2, r3
 8000ad6:	0013      	movs	r3, r2
 8000ad8:	43da      	mvns	r2, r3
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	4013      	ands	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	2390      	movs	r3, #144	; 0x90
 8000ae4:	05db      	lsls	r3, r3, #23
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d013      	beq.n	8000b12 <HAL_GPIO_Init+0x1e2>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a44      	ldr	r2, [pc, #272]	; (8000c00 <HAL_GPIO_Init+0x2d0>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d00d      	beq.n	8000b0e <HAL_GPIO_Init+0x1de>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4a43      	ldr	r2, [pc, #268]	; (8000c04 <HAL_GPIO_Init+0x2d4>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d007      	beq.n	8000b0a <HAL_GPIO_Init+0x1da>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a42      	ldr	r2, [pc, #264]	; (8000c08 <HAL_GPIO_Init+0x2d8>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d101      	bne.n	8000b06 <HAL_GPIO_Init+0x1d6>
 8000b02:	2303      	movs	r3, #3
 8000b04:	e006      	b.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b06:	2305      	movs	r3, #5
 8000b08:	e004      	b.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	e002      	b.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e000      	b.n	8000b14 <HAL_GPIO_Init+0x1e4>
 8000b12:	2300      	movs	r3, #0
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	2103      	movs	r1, #3
 8000b18:	400a      	ands	r2, r1
 8000b1a:	0092      	lsls	r2, r2, #2
 8000b1c:	4093      	lsls	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b24:	4935      	ldr	r1, [pc, #212]	; (8000bfc <HAL_GPIO_Init+0x2cc>)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	089b      	lsrs	r3, r3, #2
 8000b2a:	3302      	adds	r3, #2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b32:	4b36      	ldr	r3, [pc, #216]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	43da      	mvns	r2, r3
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	2380      	movs	r3, #128	; 0x80
 8000b48:	025b      	lsls	r3, r3, #9
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	d003      	beq.n	8000b56 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b56:	4b2d      	ldr	r3, [pc, #180]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000b5c:	4b2b      	ldr	r3, [pc, #172]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	43da      	mvns	r2, r3
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	029b      	lsls	r3, r3, #10
 8000b74:	4013      	ands	r3, r2
 8000b76:	d003      	beq.n	8000b80 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b80:	4b22      	ldr	r3, [pc, #136]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b86:	4b21      	ldr	r3, [pc, #132]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685a      	ldr	r2, [r3, #4]
 8000b9a:	2380      	movs	r3, #128	; 0x80
 8000b9c:	035b      	lsls	r3, r3, #13
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	d003      	beq.n	8000baa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000baa:	4b18      	ldr	r3, [pc, #96]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bb0:	4b16      	ldr	r3, [pc, #88]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43da      	mvns	r2, r3
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685a      	ldr	r2, [r3, #4]
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	039b      	lsls	r3, r3, #14
 8000bc8:	4013      	ands	r3, r2
 8000bca:	d003      	beq.n	8000bd4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bd4:	4b0d      	ldr	r3, [pc, #52]	; (8000c0c <HAL_GPIO_Init+0x2dc>)
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	40da      	lsrs	r2, r3
 8000be8:	1e13      	subs	r3, r2, #0
 8000bea:	d000      	beq.n	8000bee <HAL_GPIO_Init+0x2be>
 8000bec:	e6a8      	b.n	8000940 <HAL_GPIO_Init+0x10>
  } 
}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b006      	add	sp, #24
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	40010000 	.word	0x40010000
 8000c00:	48000400 	.word	0x48000400
 8000c04:	48000800 	.word	0x48000800
 8000c08:	48000c00 	.word	0x48000c00
 8000c0c:	40010400 	.word	0x40010400

08000c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	000a      	movs	r2, r1
 8000c1a:	1cbb      	adds	r3, r7, #2
 8000c1c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	1cba      	adds	r2, r7, #2
 8000c24:	8812      	ldrh	r2, [r2, #0]
 8000c26:	4013      	ands	r3, r2
 8000c28:	d004      	beq.n	8000c34 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000c2a:	230f      	movs	r3, #15
 8000c2c:	18fb      	adds	r3, r7, r3
 8000c2e:	2201      	movs	r2, #1
 8000c30:	701a      	strb	r2, [r3, #0]
 8000c32:	e003      	b.n	8000c3c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c34:	230f      	movs	r3, #15
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	781b      	ldrb	r3, [r3, #0]
  }
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b004      	add	sp, #16
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d101      	bne.n	8000c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e301      	b.n	8001262 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2201      	movs	r2, #1
 8000c64:	4013      	ands	r3, r2
 8000c66:	d100      	bne.n	8000c6a <HAL_RCC_OscConfig+0x1e>
 8000c68:	e08d      	b.n	8000d86 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c6a:	4bc3      	ldr	r3, [pc, #780]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	220c      	movs	r2, #12
 8000c70:	4013      	ands	r3, r2
 8000c72:	2b04      	cmp	r3, #4
 8000c74:	d00e      	beq.n	8000c94 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c76:	4bc0      	ldr	r3, [pc, #768]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	2b08      	cmp	r3, #8
 8000c80:	d116      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x64>
 8000c82:	4bbd      	ldr	r3, [pc, #756]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000c84:	685a      	ldr	r2, [r3, #4]
 8000c86:	2380      	movs	r3, #128	; 0x80
 8000c88:	025b      	lsls	r3, r3, #9
 8000c8a:	401a      	ands	r2, r3
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	025b      	lsls	r3, r3, #9
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d10d      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c94:	4bb8      	ldr	r3, [pc, #736]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	029b      	lsls	r3, r3, #10
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	d100      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x56>
 8000ca0:	e070      	b.n	8000d84 <HAL_RCC_OscConfig+0x138>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d000      	beq.n	8000cac <HAL_RCC_OscConfig+0x60>
 8000caa:	e06b      	b.n	8000d84 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e2d8      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d107      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x7c>
 8000cb8:	4baf      	ldr	r3, [pc, #700]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	4bae      	ldr	r3, [pc, #696]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cbe:	2180      	movs	r1, #128	; 0x80
 8000cc0:	0249      	lsls	r1, r1, #9
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	e02f      	b.n	8000d28 <HAL_RCC_OscConfig+0xdc>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d10c      	bne.n	8000cea <HAL_RCC_OscConfig+0x9e>
 8000cd0:	4ba9      	ldr	r3, [pc, #676]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4ba8      	ldr	r3, [pc, #672]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cd6:	49a9      	ldr	r1, [pc, #676]	; (8000f7c <HAL_RCC_OscConfig+0x330>)
 8000cd8:	400a      	ands	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	4ba6      	ldr	r3, [pc, #664]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4ba5      	ldr	r3, [pc, #660]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	49a7      	ldr	r1, [pc, #668]	; (8000f80 <HAL_RCC_OscConfig+0x334>)
 8000ce4:	400a      	ands	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	e01e      	b.n	8000d28 <HAL_RCC_OscConfig+0xdc>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b05      	cmp	r3, #5
 8000cf0:	d10e      	bne.n	8000d10 <HAL_RCC_OscConfig+0xc4>
 8000cf2:	4ba1      	ldr	r3, [pc, #644]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	4ba0      	ldr	r3, [pc, #640]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000cf8:	2180      	movs	r1, #128	; 0x80
 8000cfa:	02c9      	lsls	r1, r1, #11
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	4b9d      	ldr	r3, [pc, #628]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b9c      	ldr	r3, [pc, #624]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d06:	2180      	movs	r1, #128	; 0x80
 8000d08:	0249      	lsls	r1, r1, #9
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	e00b      	b.n	8000d28 <HAL_RCC_OscConfig+0xdc>
 8000d10:	4b99      	ldr	r3, [pc, #612]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b98      	ldr	r3, [pc, #608]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d16:	4999      	ldr	r1, [pc, #612]	; (8000f7c <HAL_RCC_OscConfig+0x330>)
 8000d18:	400a      	ands	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	4b96      	ldr	r3, [pc, #600]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b95      	ldr	r3, [pc, #596]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d22:	4997      	ldr	r1, [pc, #604]	; (8000f80 <HAL_RCC_OscConfig+0x334>)
 8000d24:	400a      	ands	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d014      	beq.n	8000d5a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d30:	f7ff fd40 	bl	80007b4 <HAL_GetTick>
 8000d34:	0003      	movs	r3, r0
 8000d36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d38:	e008      	b.n	8000d4c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d3a:	f7ff fd3b 	bl	80007b4 <HAL_GetTick>
 8000d3e:	0002      	movs	r2, r0
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b64      	cmp	r3, #100	; 0x64
 8000d46:	d901      	bls.n	8000d4c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	e28a      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4c:	4b8a      	ldr	r3, [pc, #552]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	2380      	movs	r3, #128	; 0x80
 8000d52:	029b      	lsls	r3, r3, #10
 8000d54:	4013      	ands	r3, r2
 8000d56:	d0f0      	beq.n	8000d3a <HAL_RCC_OscConfig+0xee>
 8000d58:	e015      	b.n	8000d86 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fd2b 	bl	80007b4 <HAL_GetTick>
 8000d5e:	0003      	movs	r3, r0
 8000d60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d62:	e008      	b.n	8000d76 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d64:	f7ff fd26 	bl	80007b4 <HAL_GetTick>
 8000d68:	0002      	movs	r2, r0
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	2b64      	cmp	r3, #100	; 0x64
 8000d70:	d901      	bls.n	8000d76 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000d72:	2303      	movs	r3, #3
 8000d74:	e275      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d76:	4b80      	ldr	r3, [pc, #512]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	029b      	lsls	r3, r3, #10
 8000d7e:	4013      	ands	r3, r2
 8000d80:	d1f0      	bne.n	8000d64 <HAL_RCC_OscConfig+0x118>
 8000d82:	e000      	b.n	8000d86 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d84:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	d100      	bne.n	8000d92 <HAL_RCC_OscConfig+0x146>
 8000d90:	e069      	b.n	8000e66 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d92:	4b79      	ldr	r3, [pc, #484]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	220c      	movs	r2, #12
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d00b      	beq.n	8000db4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d9c:	4b76      	ldr	r3, [pc, #472]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	220c      	movs	r2, #12
 8000da2:	4013      	ands	r3, r2
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d11c      	bne.n	8000de2 <HAL_RCC_OscConfig+0x196>
 8000da8:	4b73      	ldr	r3, [pc, #460]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	685a      	ldr	r2, [r3, #4]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	025b      	lsls	r3, r3, #9
 8000db0:	4013      	ands	r3, r2
 8000db2:	d116      	bne.n	8000de2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000db4:	4b70      	ldr	r3, [pc, #448]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2202      	movs	r2, #2
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d005      	beq.n	8000dca <HAL_RCC_OscConfig+0x17e>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d001      	beq.n	8000dca <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e24b      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dca:	4b6b      	ldr	r3, [pc, #428]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	22f8      	movs	r2, #248	; 0xf8
 8000dd0:	4393      	bics	r3, r2
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	00da      	lsls	r2, r3, #3
 8000dda:	4b67      	ldr	r3, [pc, #412]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000de0:	e041      	b.n	8000e66 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d024      	beq.n	8000e34 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dea:	4b63      	ldr	r3, [pc, #396]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	4b62      	ldr	r3, [pc, #392]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000df0:	2101      	movs	r1, #1
 8000df2:	430a      	orrs	r2, r1
 8000df4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df6:	f7ff fcdd 	bl	80007b4 <HAL_GetTick>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dfe:	e008      	b.n	8000e12 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e00:	f7ff fcd8 	bl	80007b4 <HAL_GetTick>
 8000e04:	0002      	movs	r2, r0
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d901      	bls.n	8000e12 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	e227      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e12:	4b59      	ldr	r3, [pc, #356]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2202      	movs	r2, #2
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d0f1      	beq.n	8000e00 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e1c:	4b56      	ldr	r3, [pc, #344]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	22f8      	movs	r2, #248	; 0xf8
 8000e22:	4393      	bics	r3, r2
 8000e24:	0019      	movs	r1, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	691b      	ldr	r3, [r3, #16]
 8000e2a:	00da      	lsls	r2, r3, #3
 8000e2c:	4b52      	ldr	r3, [pc, #328]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	e018      	b.n	8000e66 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e34:	4b50      	ldr	r3, [pc, #320]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b4f      	ldr	r3, [pc, #316]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	438a      	bics	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e40:	f7ff fcb8 	bl	80007b4 <HAL_GetTick>
 8000e44:	0003      	movs	r3, r0
 8000e46:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e48:	e008      	b.n	8000e5c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e4a:	f7ff fcb3 	bl	80007b4 <HAL_GetTick>
 8000e4e:	0002      	movs	r2, r0
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d901      	bls.n	8000e5c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e202      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5c:	4b46      	ldr	r3, [pc, #280]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2202      	movs	r2, #2
 8000e62:	4013      	ands	r3, r2
 8000e64:	d1f1      	bne.n	8000e4a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2208      	movs	r2, #8
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d036      	beq.n	8000ede <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	69db      	ldr	r3, [r3, #28]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d019      	beq.n	8000eac <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e78:	4b3f      	ldr	r3, [pc, #252]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e7c:	4b3e      	ldr	r3, [pc, #248]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000e7e:	2101      	movs	r1, #1
 8000e80:	430a      	orrs	r2, r1
 8000e82:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e84:	f7ff fc96 	bl	80007b4 <HAL_GetTick>
 8000e88:	0003      	movs	r3, r0
 8000e8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8c:	e008      	b.n	8000ea0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e8e:	f7ff fc91 	bl	80007b4 <HAL_GetTick>
 8000e92:	0002      	movs	r2, r0
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d901      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	e1e0      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ea0:	4b35      	ldr	r3, [pc, #212]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	d0f1      	beq.n	8000e8e <HAL_RCC_OscConfig+0x242>
 8000eaa:	e018      	b.n	8000ede <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eac:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000eae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eb0:	4b31      	ldr	r3, [pc, #196]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fc7c 	bl	80007b4 <HAL_GetTick>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fc77 	bl	80007b4 <HAL_GetTick>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e1c6      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed4:	4b28      	ldr	r3, [pc, #160]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4013      	ands	r3, r2
 8000edc:	d1f1      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	d100      	bne.n	8000eea <HAL_RCC_OscConfig+0x29e>
 8000ee8:	e0b4      	b.n	8001054 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eea:	201f      	movs	r0, #31
 8000eec:	183b      	adds	r3, r7, r0
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ef2:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000ef4:	69da      	ldr	r2, [r3, #28]
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	055b      	lsls	r3, r3, #21
 8000efa:	4013      	ands	r3, r2
 8000efc:	d110      	bne.n	8000f20 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000efe:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000f00:	69da      	ldr	r2, [r3, #28]
 8000f02:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000f04:	2180      	movs	r1, #128	; 0x80
 8000f06:	0549      	lsls	r1, r1, #21
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	61da      	str	r2, [r3, #28]
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000f0e:	69da      	ldr	r2, [r3, #28]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	055b      	lsls	r3, r3, #21
 8000f14:	4013      	ands	r3, r2
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f1a:	183b      	adds	r3, r7, r0
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f20:	4b18      	ldr	r3, [pc, #96]	; (8000f84 <HAL_RCC_OscConfig+0x338>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d11a      	bne.n	8000f62 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f2c:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <HAL_RCC_OscConfig+0x338>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <HAL_RCC_OscConfig+0x338>)
 8000f32:	2180      	movs	r1, #128	; 0x80
 8000f34:	0049      	lsls	r1, r1, #1
 8000f36:	430a      	orrs	r2, r1
 8000f38:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f3a:	f7ff fc3b 	bl	80007b4 <HAL_GetTick>
 8000f3e:	0003      	movs	r3, r0
 8000f40:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f42:	e008      	b.n	8000f56 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f44:	f7ff fc36 	bl	80007b4 <HAL_GetTick>
 8000f48:	0002      	movs	r2, r0
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	2b64      	cmp	r3, #100	; 0x64
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e185      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f56:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_RCC_OscConfig+0x338>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	2380      	movs	r3, #128	; 0x80
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	4013      	ands	r3, r2
 8000f60:	d0f0      	beq.n	8000f44 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d10e      	bne.n	8000f88 <HAL_RCC_OscConfig+0x33c>
 8000f6a:	4b03      	ldr	r3, [pc, #12]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000f6c:	6a1a      	ldr	r2, [r3, #32]
 8000f6e:	4b02      	ldr	r3, [pc, #8]	; (8000f78 <HAL_RCC_OscConfig+0x32c>)
 8000f70:	2101      	movs	r1, #1
 8000f72:	430a      	orrs	r2, r1
 8000f74:	621a      	str	r2, [r3, #32]
 8000f76:	e035      	b.n	8000fe4 <HAL_RCC_OscConfig+0x398>
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	fffeffff 	.word	0xfffeffff
 8000f80:	fffbffff 	.word	0xfffbffff
 8000f84:	40007000 	.word	0x40007000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d10c      	bne.n	8000faa <HAL_RCC_OscConfig+0x35e>
 8000f90:	4bb6      	ldr	r3, [pc, #728]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000f92:	6a1a      	ldr	r2, [r3, #32]
 8000f94:	4bb5      	ldr	r3, [pc, #724]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000f96:	2101      	movs	r1, #1
 8000f98:	438a      	bics	r2, r1
 8000f9a:	621a      	str	r2, [r3, #32]
 8000f9c:	4bb3      	ldr	r3, [pc, #716]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000f9e:	6a1a      	ldr	r2, [r3, #32]
 8000fa0:	4bb2      	ldr	r3, [pc, #712]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	438a      	bics	r2, r1
 8000fa6:	621a      	str	r2, [r3, #32]
 8000fa8:	e01c      	b.n	8000fe4 <HAL_RCC_OscConfig+0x398>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	2b05      	cmp	r3, #5
 8000fb0:	d10c      	bne.n	8000fcc <HAL_RCC_OscConfig+0x380>
 8000fb2:	4bae      	ldr	r3, [pc, #696]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fb4:	6a1a      	ldr	r2, [r3, #32]
 8000fb6:	4bad      	ldr	r3, [pc, #692]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fb8:	2104      	movs	r1, #4
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	621a      	str	r2, [r3, #32]
 8000fbe:	4bab      	ldr	r3, [pc, #684]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fc0:	6a1a      	ldr	r2, [r3, #32]
 8000fc2:	4baa      	ldr	r3, [pc, #680]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	621a      	str	r2, [r3, #32]
 8000fca:	e00b      	b.n	8000fe4 <HAL_RCC_OscConfig+0x398>
 8000fcc:	4ba7      	ldr	r3, [pc, #668]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fce:	6a1a      	ldr	r2, [r3, #32]
 8000fd0:	4ba6      	ldr	r3, [pc, #664]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	438a      	bics	r2, r1
 8000fd6:	621a      	str	r2, [r3, #32]
 8000fd8:	4ba4      	ldr	r3, [pc, #656]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fda:	6a1a      	ldr	r2, [r3, #32]
 8000fdc:	4ba3      	ldr	r3, [pc, #652]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8000fde:	2104      	movs	r1, #4
 8000fe0:	438a      	bics	r2, r1
 8000fe2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d014      	beq.n	8001016 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fec:	f7ff fbe2 	bl	80007b4 <HAL_GetTick>
 8000ff0:	0003      	movs	r3, r0
 8000ff2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ff4:	e009      	b.n	800100a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ff6:	f7ff fbdd 	bl	80007b4 <HAL_GetTick>
 8000ffa:	0002      	movs	r2, r0
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	4a9b      	ldr	r2, [pc, #620]	; (8001270 <HAL_RCC_OscConfig+0x624>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d901      	bls.n	800100a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e12b      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800100a:	4b98      	ldr	r3, [pc, #608]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	2202      	movs	r2, #2
 8001010:	4013      	ands	r3, r2
 8001012:	d0f0      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x3aa>
 8001014:	e013      	b.n	800103e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001016:	f7ff fbcd 	bl	80007b4 <HAL_GetTick>
 800101a:	0003      	movs	r3, r0
 800101c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800101e:	e009      	b.n	8001034 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001020:	f7ff fbc8 	bl	80007b4 <HAL_GetTick>
 8001024:	0002      	movs	r2, r0
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	4a91      	ldr	r2, [pc, #580]	; (8001270 <HAL_RCC_OscConfig+0x624>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e116      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001034:	4b8d      	ldr	r3, [pc, #564]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	2202      	movs	r2, #2
 800103a:	4013      	ands	r3, r2
 800103c:	d1f0      	bne.n	8001020 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800103e:	231f      	movs	r3, #31
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d105      	bne.n	8001054 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001048:	4b88      	ldr	r3, [pc, #544]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800104a:	69da      	ldr	r2, [r3, #28]
 800104c:	4b87      	ldr	r3, [pc, #540]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800104e:	4989      	ldr	r1, [pc, #548]	; (8001274 <HAL_RCC_OscConfig+0x628>)
 8001050:	400a      	ands	r2, r1
 8001052:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2210      	movs	r2, #16
 800105a:	4013      	ands	r3, r2
 800105c:	d063      	beq.n	8001126 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d12a      	bne.n	80010bc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800106a:	4b80      	ldr	r3, [pc, #512]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800106c:	2104      	movs	r1, #4
 800106e:	430a      	orrs	r2, r1
 8001070:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001072:	4b7e      	ldr	r3, [pc, #504]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001074:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001076:	4b7d      	ldr	r3, [pc, #500]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001078:	2101      	movs	r1, #1
 800107a:	430a      	orrs	r2, r1
 800107c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107e:	f7ff fb99 	bl	80007b4 <HAL_GetTick>
 8001082:	0003      	movs	r3, r0
 8001084:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001088:	f7ff fb94 	bl	80007b4 <HAL_GetTick>
 800108c:	0002      	movs	r2, r0
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e0e3      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800109a:	4b74      	ldr	r3, [pc, #464]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800109c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800109e:	2202      	movs	r2, #2
 80010a0:	4013      	ands	r3, r2
 80010a2:	d0f1      	beq.n	8001088 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a8:	22f8      	movs	r2, #248	; 0xf8
 80010aa:	4393      	bics	r3, r2
 80010ac:	0019      	movs	r1, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	00da      	lsls	r2, r3, #3
 80010b4:	4b6d      	ldr	r3, [pc, #436]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010b6:	430a      	orrs	r2, r1
 80010b8:	635a      	str	r2, [r3, #52]	; 0x34
 80010ba:	e034      	b.n	8001126 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	3305      	adds	r3, #5
 80010c2:	d111      	bne.n	80010e8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80010c4:	4b69      	ldr	r3, [pc, #420]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010ca:	2104      	movs	r1, #4
 80010cc:	438a      	bics	r2, r1
 80010ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80010d0:	4b66      	ldr	r3, [pc, #408]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010d4:	22f8      	movs	r2, #248	; 0xf8
 80010d6:	4393      	bics	r3, r2
 80010d8:	0019      	movs	r1, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	00da      	lsls	r2, r3, #3
 80010e0:	4b62      	ldr	r3, [pc, #392]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010e2:	430a      	orrs	r2, r1
 80010e4:	635a      	str	r2, [r3, #52]	; 0x34
 80010e6:	e01e      	b.n	8001126 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010e8:	4b60      	ldr	r3, [pc, #384]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ec:	4b5f      	ldr	r3, [pc, #380]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010ee:	2104      	movs	r1, #4
 80010f0:	430a      	orrs	r2, r1
 80010f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80010f4:	4b5d      	ldr	r3, [pc, #372]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010f8:	4b5c      	ldr	r3, [pc, #368]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80010fa:	2101      	movs	r1, #1
 80010fc:	438a      	bics	r2, r1
 80010fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001100:	f7ff fb58 	bl	80007b4 <HAL_GetTick>
 8001104:	0003      	movs	r3, r0
 8001106:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800110a:	f7ff fb53 	bl	80007b4 <HAL_GetTick>
 800110e:	0002      	movs	r2, r0
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e0a2      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800111c:	4b53      	ldr	r3, [pc, #332]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800111e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001120:	2202      	movs	r2, #2
 8001122:	4013      	ands	r3, r2
 8001124:	d1f1      	bne.n	800110a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d100      	bne.n	8001130 <HAL_RCC_OscConfig+0x4e4>
 800112e:	e097      	b.n	8001260 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001130:	4b4e      	ldr	r3, [pc, #312]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	220c      	movs	r2, #12
 8001136:	4013      	ands	r3, r2
 8001138:	2b08      	cmp	r3, #8
 800113a:	d100      	bne.n	800113e <HAL_RCC_OscConfig+0x4f2>
 800113c:	e06b      	b.n	8001216 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6a1b      	ldr	r3, [r3, #32]
 8001142:	2b02      	cmp	r3, #2
 8001144:	d14c      	bne.n	80011e0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001146:	4b49      	ldr	r3, [pc, #292]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4b48      	ldr	r3, [pc, #288]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800114c:	494a      	ldr	r1, [pc, #296]	; (8001278 <HAL_RCC_OscConfig+0x62c>)
 800114e:	400a      	ands	r2, r1
 8001150:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001152:	f7ff fb2f 	bl	80007b4 <HAL_GetTick>
 8001156:	0003      	movs	r3, r0
 8001158:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800115c:	f7ff fb2a 	bl	80007b4 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e079      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800116e:	4b3f      	ldr	r3, [pc, #252]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	2380      	movs	r3, #128	; 0x80
 8001174:	049b      	lsls	r3, r3, #18
 8001176:	4013      	ands	r3, r2
 8001178:	d1f0      	bne.n	800115c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800117a:	4b3c      	ldr	r3, [pc, #240]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800117c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800117e:	220f      	movs	r2, #15
 8001180:	4393      	bics	r3, r2
 8001182:	0019      	movs	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001188:	4b38      	ldr	r3, [pc, #224]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800118a:	430a      	orrs	r2, r1
 800118c:	62da      	str	r2, [r3, #44]	; 0x2c
 800118e:	4b37      	ldr	r3, [pc, #220]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	4a3a      	ldr	r2, [pc, #232]	; (800127c <HAL_RCC_OscConfig+0x630>)
 8001194:	4013      	ands	r3, r2
 8001196:	0019      	movs	r1, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a0:	431a      	orrs	r2, r3
 80011a2:	4b32      	ldr	r3, [pc, #200]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011a4:	430a      	orrs	r2, r1
 80011a6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011a8:	4b30      	ldr	r3, [pc, #192]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b2f      	ldr	r3, [pc, #188]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	0449      	lsls	r1, r1, #17
 80011b2:	430a      	orrs	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b6:	f7ff fafd 	bl	80007b4 <HAL_GetTick>
 80011ba:	0003      	movs	r3, r0
 80011bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011c0:	f7ff faf8 	bl	80007b4 <HAL_GetTick>
 80011c4:	0002      	movs	r2, r0
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e047      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011d2:	4b26      	ldr	r3, [pc, #152]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	049b      	lsls	r3, r3, #18
 80011da:	4013      	ands	r3, r2
 80011dc:	d0f0      	beq.n	80011c0 <HAL_RCC_OscConfig+0x574>
 80011de:	e03f      	b.n	8001260 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011e0:	4b22      	ldr	r3, [pc, #136]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b21      	ldr	r3, [pc, #132]	; (800126c <HAL_RCC_OscConfig+0x620>)
 80011e6:	4924      	ldr	r1, [pc, #144]	; (8001278 <HAL_RCC_OscConfig+0x62c>)
 80011e8:	400a      	ands	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ec:	f7ff fae2 	bl	80007b4 <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f6:	f7ff fadd 	bl	80007b4 <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e02c      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	049b      	lsls	r3, r3, #18
 8001210:	4013      	ands	r3, r2
 8001212:	d1f0      	bne.n	80011f6 <HAL_RCC_OscConfig+0x5aa>
 8001214:	e024      	b.n	8001260 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d101      	bne.n	8001222 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e01f      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001222:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_RCC_OscConfig+0x620>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001228:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_RCC_OscConfig+0x620>)
 800122a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	025b      	lsls	r3, r3, #9
 8001234:	401a      	ands	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	429a      	cmp	r2, r3
 800123c:	d10e      	bne.n	800125c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	220f      	movs	r2, #15
 8001242:	401a      	ands	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001248:	429a      	cmp	r2, r3
 800124a:	d107      	bne.n	800125c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	23f0      	movs	r3, #240	; 0xf0
 8001250:	039b      	lsls	r3, r3, #14
 8001252:	401a      	ands	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001258:	429a      	cmp	r2, r3
 800125a:	d001      	beq.n	8001260 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	0018      	movs	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	b008      	add	sp, #32
 8001268:	bd80      	pop	{r7, pc}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	40021000 	.word	0x40021000
 8001270:	00001388 	.word	0x00001388
 8001274:	efffffff 	.word	0xefffffff
 8001278:	feffffff 	.word	0xfeffffff
 800127c:	ffc2ffff 	.word	0xffc2ffff

08001280 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d101      	bne.n	8001294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e0b3      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001294:	4b5b      	ldr	r3, [pc, #364]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2201      	movs	r2, #1
 800129a:	4013      	ands	r3, r2
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d911      	bls.n	80012c6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012a2:	4b58      	ldr	r3, [pc, #352]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2201      	movs	r2, #1
 80012a8:	4393      	bics	r3, r2
 80012aa:	0019      	movs	r1, r3
 80012ac:	4b55      	ldr	r3, [pc, #340]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 80012ae:	683a      	ldr	r2, [r7, #0]
 80012b0:	430a      	orrs	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012b4:	4b53      	ldr	r3, [pc, #332]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4013      	ands	r3, r2
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d001      	beq.n	80012c6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e09a      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2202      	movs	r2, #2
 80012cc:	4013      	ands	r3, r2
 80012ce:	d015      	beq.n	80012fc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2204      	movs	r2, #4
 80012d6:	4013      	ands	r3, r2
 80012d8:	d006      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012da:	4b4b      	ldr	r3, [pc, #300]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	4b4a      	ldr	r3, [pc, #296]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80012e0:	21e0      	movs	r1, #224	; 0xe0
 80012e2:	00c9      	lsls	r1, r1, #3
 80012e4:	430a      	orrs	r2, r1
 80012e6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012e8:	4b47      	ldr	r3, [pc, #284]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	22f0      	movs	r2, #240	; 0xf0
 80012ee:	4393      	bics	r3, r2
 80012f0:	0019      	movs	r1, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	4b44      	ldr	r3, [pc, #272]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80012f8:	430a      	orrs	r2, r1
 80012fa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2201      	movs	r2, #1
 8001302:	4013      	ands	r3, r2
 8001304:	d040      	beq.n	8001388 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d107      	bne.n	800131e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	4b3e      	ldr	r3, [pc, #248]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	2380      	movs	r3, #128	; 0x80
 8001314:	029b      	lsls	r3, r3, #10
 8001316:	4013      	ands	r3, r2
 8001318:	d114      	bne.n	8001344 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e06e      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b02      	cmp	r3, #2
 8001324:	d107      	bne.n	8001336 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001326:	4b38      	ldr	r3, [pc, #224]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	2380      	movs	r3, #128	; 0x80
 800132c:	049b      	lsls	r3, r3, #18
 800132e:	4013      	ands	r3, r2
 8001330:	d108      	bne.n	8001344 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e062      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001336:	4b34      	ldr	r3, [pc, #208]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2202      	movs	r2, #2
 800133c:	4013      	ands	r3, r2
 800133e:	d101      	bne.n	8001344 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e05b      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001344:	4b30      	ldr	r3, [pc, #192]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2203      	movs	r2, #3
 800134a:	4393      	bics	r3, r2
 800134c:	0019      	movs	r1, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	4b2d      	ldr	r3, [pc, #180]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001354:	430a      	orrs	r2, r1
 8001356:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001358:	f7ff fa2c 	bl	80007b4 <HAL_GetTick>
 800135c:	0003      	movs	r3, r0
 800135e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001360:	e009      	b.n	8001376 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001362:	f7ff fa27 	bl	80007b4 <HAL_GetTick>
 8001366:	0002      	movs	r2, r0
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	4a27      	ldr	r2, [pc, #156]	; (800140c <HAL_RCC_ClockConfig+0x18c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e042      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001376:	4b24      	ldr	r3, [pc, #144]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	220c      	movs	r2, #12
 800137c:	401a      	ands	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	429a      	cmp	r2, r3
 8001386:	d1ec      	bne.n	8001362 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2201      	movs	r2, #1
 800138e:	4013      	ands	r3, r2
 8001390:	683a      	ldr	r2, [r7, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d211      	bcs.n	80013ba <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001396:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2201      	movs	r2, #1
 800139c:	4393      	bics	r3, r2
 800139e:	0019      	movs	r1, r3
 80013a0:	4b18      	ldr	r3, [pc, #96]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 80013a2:	683a      	ldr	r2, [r7, #0]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a8:	4b16      	ldr	r3, [pc, #88]	; (8001404 <HAL_RCC_ClockConfig+0x184>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2201      	movs	r2, #1
 80013ae:	4013      	ands	r3, r2
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d001      	beq.n	80013ba <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e020      	b.n	80013fc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2204      	movs	r2, #4
 80013c0:	4013      	ands	r3, r2
 80013c2:	d009      	beq.n	80013d8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013c4:	4b10      	ldr	r3, [pc, #64]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4a11      	ldr	r2, [pc, #68]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80013ca:	4013      	ands	r3, r2
 80013cc:	0019      	movs	r1, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68da      	ldr	r2, [r3, #12]
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80013d4:	430a      	orrs	r2, r1
 80013d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013d8:	f000 f820 	bl	800141c <HAL_RCC_GetSysClockFreq>
 80013dc:	0001      	movs	r1, r0
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_RCC_ClockConfig+0x188>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	220f      	movs	r2, #15
 80013e6:	4013      	ands	r3, r2
 80013e8:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <HAL_RCC_ClockConfig+0x194>)
 80013ea:	5cd3      	ldrb	r3, [r2, r3]
 80013ec:	000a      	movs	r2, r1
 80013ee:	40da      	lsrs	r2, r3
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_RCC_ClockConfig+0x198>)
 80013f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013f4:	2003      	movs	r0, #3
 80013f6:	f7ff f997 	bl	8000728 <HAL_InitTick>
  
  return HAL_OK;
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	0018      	movs	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	b004      	add	sp, #16
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40022000 	.word	0x40022000
 8001408:	40021000 	.word	0x40021000
 800140c:	00001388 	.word	0x00001388
 8001410:	fffff8ff 	.word	0xfffff8ff
 8001414:	08002980 	.word	0x08002980
 8001418:	20000000 	.word	0x20000000

0800141c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b08f      	sub	sp, #60	; 0x3c
 8001420:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001422:	2314      	movs	r3, #20
 8001424:	18fb      	adds	r3, r7, r3
 8001426:	4a2b      	ldr	r2, [pc, #172]	; (80014d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001428:	ca13      	ldmia	r2!, {r0, r1, r4}
 800142a:	c313      	stmia	r3!, {r0, r1, r4}
 800142c:	6812      	ldr	r2, [r2, #0]
 800142e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	4a29      	ldr	r2, [pc, #164]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001434:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001436:	c313      	stmia	r3!, {r0, r1, r4}
 8001438:	6812      	ldr	r2, [r2, #0]
 800143a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001440:	2300      	movs	r3, #0
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
 8001444:	2300      	movs	r3, #0
 8001446:	637b      	str	r3, [r7, #52]	; 0x34
 8001448:	2300      	movs	r3, #0
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800144c:	2300      	movs	r3, #0
 800144e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001458:	220c      	movs	r2, #12
 800145a:	4013      	ands	r3, r2
 800145c:	2b04      	cmp	r3, #4
 800145e:	d002      	beq.n	8001466 <HAL_RCC_GetSysClockFreq+0x4a>
 8001460:	2b08      	cmp	r3, #8
 8001462:	d003      	beq.n	800146c <HAL_RCC_GetSysClockFreq+0x50>
 8001464:	e02d      	b.n	80014c2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001466:	4b1e      	ldr	r3, [pc, #120]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001468:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800146a:	e02d      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146e:	0c9b      	lsrs	r3, r3, #18
 8001470:	220f      	movs	r2, #15
 8001472:	4013      	ands	r3, r2
 8001474:	2214      	movs	r2, #20
 8001476:	18ba      	adds	r2, r7, r2
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <HAL_RCC_GetSysClockFreq+0xc0>)
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	220f      	movs	r2, #15
 8001482:	4013      	ands	r3, r2
 8001484:	1d3a      	adds	r2, r7, #4
 8001486:	5cd3      	ldrb	r3, [r2, r3]
 8001488:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800148a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	4013      	ands	r3, r2
 8001492:	d009      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001496:	4812      	ldr	r0, [pc, #72]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001498:	f7fe fe36 	bl	8000108 <__udivsi3>
 800149c:	0003      	movs	r3, r0
 800149e:	001a      	movs	r2, r3
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	4353      	muls	r3, r2
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
 80014a6:	e009      	b.n	80014bc <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80014a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80014aa:	000a      	movs	r2, r1
 80014ac:	0152      	lsls	r2, r2, #5
 80014ae:	1a52      	subs	r2, r2, r1
 80014b0:	0193      	lsls	r3, r2, #6
 80014b2:	1a9b      	subs	r3, r3, r2
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	185b      	adds	r3, r3, r1
 80014b8:	021b      	lsls	r3, r3, #8
 80014ba:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80014bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014c0:	e002      	b.n	80014c8 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80014c4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014c6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80014ca:	0018      	movs	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b00f      	add	sp, #60	; 0x3c
 80014d0:	bd90      	pop	{r4, r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	0800291c 	.word	0x0800291c
 80014d8:	0800292c 	.word	0x0800292c
 80014dc:	40021000 	.word	0x40021000
 80014e0:	007a1200 	.word	0x007a1200

080014e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	0002      	movs	r2, r0
 80014ec:	1dbb      	adds	r3, r7, #6
 80014ee:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80014f4:	1dbb      	adds	r3, r7, #6
 80014f6:	2200      	movs	r2, #0
 80014f8:	5e9b      	ldrsh	r3, [r3, r2]
 80014fa:	2b84      	cmp	r3, #132	; 0x84
 80014fc:	d006      	beq.n	800150c <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 80014fe:	1dbb      	adds	r3, r7, #6
 8001500:	2200      	movs	r2, #0
 8001502:	5e9a      	ldrsh	r2, [r3, r2]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	18d3      	adds	r3, r2, r3
 8001508:	3303      	adds	r3, #3
 800150a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800150c:	68fb      	ldr	r3, [r7, #12]
}
 800150e:	0018      	movs	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	b004      	add	sp, #16
 8001514:	bd80      	pop	{r7, pc}

08001516 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800151a:	f000 fab7 	bl	8001a8c <vTaskStartScheduler>
  
  return osOK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	0018      	movs	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001526:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001528:	b089      	sub	sp, #36	; 0x24
 800152a:	af04      	add	r7, sp, #16
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	695b      	ldr	r3, [r3, #20]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d020      	beq.n	800157a <osThreadCreate+0x54>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d01c      	beq.n	800157a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685c      	ldr	r4, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681d      	ldr	r5, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691e      	ldr	r6, [r3, #16]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2208      	movs	r2, #8
 8001550:	5e9b      	ldrsh	r3, [r3, r2]
 8001552:	0018      	movs	r0, r3
 8001554:	f7ff ffc6 	bl	80014e4 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	695a      	ldr	r2, [r3, #20]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001560:	6839      	ldr	r1, [r7, #0]
 8001562:	9302      	str	r3, [sp, #8]
 8001564:	9201      	str	r2, [sp, #4]
 8001566:	9000      	str	r0, [sp, #0]
 8001568:	000b      	movs	r3, r1
 800156a:	0032      	movs	r2, r6
 800156c:	0029      	movs	r1, r5
 800156e:	0020      	movs	r0, r4
 8001570:	f000 f8e3 	bl	800173a <xTaskCreateStatic>
 8001574:	0003      	movs	r3, r0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	e01d      	b.n	80015b6 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685c      	ldr	r4, [r3, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001586:	b29e      	uxth	r6, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2208      	movs	r2, #8
 800158c:	5e9b      	ldrsh	r3, [r3, r2]
 800158e:	0018      	movs	r0, r3
 8001590:	f7ff ffa8 	bl	80014e4 <makeFreeRtosPriority>
 8001594:	0001      	movs	r1, r0
 8001596:	683a      	ldr	r2, [r7, #0]
 8001598:	230c      	movs	r3, #12
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	9301      	str	r3, [sp, #4]
 800159e:	9100      	str	r1, [sp, #0]
 80015a0:	0013      	movs	r3, r2
 80015a2:	0032      	movs	r2, r6
 80015a4:	0029      	movs	r1, r5
 80015a6:	0020      	movs	r0, r4
 80015a8:	f000 f90a 	bl	80017c0 <xTaskCreate>
 80015ac:	0003      	movs	r3, r0
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d001      	beq.n	80015b6 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e000      	b.n	80015b8 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b005      	add	sp, #20
 80015be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080015c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <osDelay+0x16>
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	e000      	b.n	80015d8 <osDelay+0x18>
 80015d6:	2301      	movs	r3, #1
 80015d8:	0018      	movs	r0, r3
 80015da:	f000 fa31 	bl	8001a40 <vTaskDelay>
  
  return osOK;
 80015de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80015e0:	0018      	movs	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b004      	add	sp, #16
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3308      	adds	r3, #8
 80015f4:	001a      	movs	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	4252      	negs	r2, r2
 8001600:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3308      	adds	r3, #8
 8001606:	001a      	movs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3308      	adds	r3, #8
 8001610:	001a      	movs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800161c:	46c0      	nop			; (mov r8, r8)
 800161e:	46bd      	mov	sp, r7
 8001620:	b002      	add	sp, #8
 8001622:	bd80      	pop	{r7, pc}

08001624 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}

0800163a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b084      	sub	sp, #16
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	601a      	str	r2, [r3, #0]
}
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	b004      	add	sp, #16
 800167c:	bd80      	pop	{r7, pc}

0800167e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b084      	sub	sp, #16
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	3301      	adds	r3, #1
 8001692:	d103      	bne.n	800169c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	e00c      	b.n	80016b6 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3308      	adds	r3, #8
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	e002      	b.n	80016aa <vListInsert+0x2c>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68ba      	ldr	r2, [r7, #8]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d2f6      	bcs.n	80016a4 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	1c5a      	adds	r2, r3, #1
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b004      	add	sp, #16
 80016e8:	bd80      	pop	{r7, pc}

080016ea <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	6892      	ldr	r2, [r2, #8]
 8001700:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6852      	ldr	r2, [r2, #4]
 800170a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	429a      	cmp	r2, r3
 8001714:	d103      	bne.n	800171e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	1e5a      	subs	r2, r3, #1
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
}
 8001732:	0018      	movs	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	b004      	add	sp, #16
 8001738:	bd80      	pop	{r7, pc}

0800173a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800173a:	b590      	push	{r4, r7, lr}
 800173c:	b08d      	sub	sp, #52	; 0x34
 800173e:	af04      	add	r7, sp, #16
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
 8001746:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <xTaskCreateStatic+0x18>
 800174e:	b672      	cpsid	i
 8001750:	e7fe      	b.n	8001750 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8001752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <xTaskCreateStatic+0x22>
 8001758:	b672      	cpsid	i
 800175a:	e7fe      	b.n	800175a <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800175c:	23b4      	movs	r3, #180	; 0xb4
 800175e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2bb4      	cmp	r3, #180	; 0xb4
 8001764:	d001      	beq.n	800176a <xTaskCreateStatic+0x30>
 8001766:	b672      	cpsid	i
 8001768:	e7fe      	b.n	8001768 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800176a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800176c:	2b00      	cmp	r3, #0
 800176e:	d020      	beq.n	80017b2 <xTaskCreateStatic+0x78>
 8001770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001772:	2b00      	cmp	r3, #0
 8001774:	d01d      	beq.n	80017b2 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001778:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800177e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	22b1      	movs	r2, #177	; 0xb1
 8001784:	2102      	movs	r1, #2
 8001786:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001788:	683c      	ldr	r4, [r7, #0]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	2300      	movs	r3, #0
 8001792:	9303      	str	r3, [sp, #12]
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	9302      	str	r3, [sp, #8]
 8001798:	2318      	movs	r3, #24
 800179a:	18fb      	adds	r3, r7, r3
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	0023      	movs	r3, r4
 80017a4:	f000 f858 	bl	8001858 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	0018      	movs	r0, r3
 80017ac:	f000 f8e4 	bl	8001978 <prvAddNewTaskToReadyList>
 80017b0:	e001      	b.n	80017b6 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80017b6:	69bb      	ldr	r3, [r7, #24]
	}
 80017b8:	0018      	movs	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b009      	add	sp, #36	; 0x24
 80017be:	bd90      	pop	{r4, r7, pc}

080017c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b08d      	sub	sp, #52	; 0x34
 80017c4:	af04      	add	r7, sp, #16
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	603b      	str	r3, [r7, #0]
 80017cc:	1dbb      	adds	r3, r7, #6
 80017ce:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017d0:	1dbb      	adds	r3, r7, #6
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	0018      	movs	r0, r3
 80017d8:	f000 fdca 	bl	8002370 <pvPortMalloc>
 80017dc:	0003      	movs	r3, r0
 80017de:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d010      	beq.n	8001808 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80017e6:	20b4      	movs	r0, #180	; 0xb4
 80017e8:	f000 fdc2 	bl	8002370 <pvPortMalloc>
 80017ec:	0003      	movs	r3, r0
 80017ee:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	631a      	str	r2, [r3, #48]	; 0x30
 80017fc:	e006      	b.n	800180c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	0018      	movs	r0, r3
 8001802:	f000 fe5b 	bl	80024bc <vPortFree>
 8001806:	e001      	b.n	800180c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d01a      	beq.n	8001848 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	22b1      	movs	r2, #177	; 0xb1
 8001816:	2100      	movs	r1, #0
 8001818:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800181a:	1dbb      	adds	r3, r7, #6
 800181c:	881a      	ldrh	r2, [r3, #0]
 800181e:	683c      	ldr	r4, [r7, #0]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	2300      	movs	r3, #0
 8001826:	9303      	str	r3, [sp, #12]
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	9302      	str	r3, [sp, #8]
 800182c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	0023      	movs	r3, r4
 8001836:	f000 f80f 	bl	8001858 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	0018      	movs	r0, r3
 800183e:	f000 f89b 	bl	8001978 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001842:	2301      	movs	r3, #1
 8001844:	61bb      	str	r3, [r7, #24]
 8001846:	e002      	b.n	800184e <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001848:	2301      	movs	r3, #1
 800184a:	425b      	negs	r3, r3
 800184c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800184e:	69bb      	ldr	r3, [r7, #24]
	}
 8001850:	0018      	movs	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	b009      	add	sp, #36	; 0x24
 8001856:	bd90      	pop	{r4, r7, pc}

08001858 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	493e      	ldr	r1, [pc, #248]	; (8001968 <prvInitialiseNewTask+0x110>)
 800186e:	468c      	mov	ip, r1
 8001870:	4463      	add	r3, ip
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	18d3      	adds	r3, r2, r3
 8001876:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	2207      	movs	r2, #7
 800187c:	4393      	bics	r3, r2
 800187e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	2207      	movs	r2, #7
 8001884:	4013      	ands	r3, r2
 8001886:	d001      	beq.n	800188c <prvInitialiseNewTask+0x34>
 8001888:	b672      	cpsid	i
 800188a:	e7fe      	b.n	800188a <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	e013      	b.n	80018ba <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	18d3      	adds	r3, r2, r3
 8001898:	7818      	ldrb	r0, [r3, #0]
 800189a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800189c:	2134      	movs	r1, #52	; 0x34
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	18d3      	adds	r3, r2, r3
 80018a2:	185b      	adds	r3, r3, r1
 80018a4:	1c02      	adds	r2, r0, #0
 80018a6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	18d3      	adds	r3, r2, r3
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d006      	beq.n	80018c2 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	3301      	adds	r3, #1
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d9e8      	bls.n	8001892 <prvInitialiseNewTask+0x3a>
 80018c0:	e000      	b.n	80018c4 <prvInitialiseNewTask+0x6c>
		{
			break;
 80018c2:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80018c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018c6:	2243      	movs	r2, #67	; 0x43
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80018cc:	6a3b      	ldr	r3, [r7, #32]
 80018ce:	2b06      	cmp	r3, #6
 80018d0:	d901      	bls.n	80018d6 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80018d2:	2306      	movs	r3, #6
 80018d4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80018d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d8:	6a3a      	ldr	r2, [r7, #32]
 80018da:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80018dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018de:	6a3a      	ldr	r2, [r7, #32]
 80018e0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80018e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018e4:	2200      	movs	r2, #0
 80018e6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80018e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ea:	3304      	adds	r3, #4
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff fe99 	bl	8001624 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80018f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f4:	3318      	adds	r3, #24
 80018f6:	0018      	movs	r0, r3
 80018f8:	f7ff fe94 	bl	8001624 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80018fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001900:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001902:	6a3b      	ldr	r3, [r7, #32]
 8001904:	2207      	movs	r2, #7
 8001906:	1ad2      	subs	r2, r2, r3
 8001908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800190c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001910:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001914:	22ac      	movs	r2, #172	; 0xac
 8001916:	2100      	movs	r1, #0
 8001918:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800191a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191c:	22b0      	movs	r2, #176	; 0xb0
 800191e:	2100      	movs	r1, #0
 8001920:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001924:	334c      	adds	r3, #76	; 0x4c
 8001926:	2260      	movs	r2, #96	; 0x60
 8001928:	2100      	movs	r1, #0
 800192a:	0018      	movs	r0, r3
 800192c:	f000 fefe 	bl	800272c <memset>
 8001930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001932:	4a0e      	ldr	r2, [pc, #56]	; (800196c <prvInitialiseNewTask+0x114>)
 8001934:	651a      	str	r2, [r3, #80]	; 0x50
 8001936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001938:	4a0d      	ldr	r2, [pc, #52]	; (8001970 <prvInitialiseNewTask+0x118>)
 800193a:	655a      	str	r2, [r3, #84]	; 0x54
 800193c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800193e:	4a0d      	ldr	r2, [pc, #52]	; (8001974 <prvInitialiseNewTask+0x11c>)
 8001940:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	68f9      	ldr	r1, [r7, #12]
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	0018      	movs	r0, r3
 800194a:	f000 fbe1 	bl	8002110 <pxPortInitialiseStack>
 800194e:	0002      	movs	r2, r0
 8001950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001952:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001956:	2b00      	cmp	r3, #0
 8001958:	d002      	beq.n	8001960 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800195e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001960:	46c0      	nop			; (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b006      	add	sp, #24
 8001966:	bd80      	pop	{r7, pc}
 8001968:	3fffffff 	.word	0x3fffffff
 800196c:	080029b0 	.word	0x080029b0
 8001970:	080029d0 	.word	0x080029d0
 8001974:	08002990 	.word	0x08002990

08001978 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001980:	f000 fc5e 	bl	8002240 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001984:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <prvAddNewTaskToReadyList+0xb0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <prvAddNewTaskToReadyList+0xb0>)
 800198c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800198e:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <prvAddNewTaskToReadyList+0xb4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d109      	bne.n	80019aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001996:	4b25      	ldr	r3, [pc, #148]	; (8001a2c <prvAddNewTaskToReadyList+0xb4>)
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800199c:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <prvAddNewTaskToReadyList+0xb0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d110      	bne.n	80019c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80019a4:	f000 fa80 	bl	8001ea8 <prvInitialiseTaskLists>
 80019a8:	e00d      	b.n	80019c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <prvAddNewTaskToReadyList+0xb8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d109      	bne.n	80019c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80019b2:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <prvAddNewTaskToReadyList+0xb4>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	429a      	cmp	r2, r3
 80019be:	d802      	bhi.n	80019c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80019c0:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <prvAddNewTaskToReadyList+0xb4>)
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80019c6:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <prvAddNewTaskToReadyList+0xbc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <prvAddNewTaskToReadyList+0xbc>)
 80019ce:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019d4:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <prvAddNewTaskToReadyList+0xc0>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d903      	bls.n	80019e4 <prvAddNewTaskToReadyList+0x6c>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019e0:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <prvAddNewTaskToReadyList+0xc0>)
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019e8:	0013      	movs	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	189b      	adds	r3, r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <prvAddNewTaskToReadyList+0xc4>)
 80019f2:	189a      	adds	r2, r3, r2
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	3304      	adds	r3, #4
 80019f8:	0019      	movs	r1, r3
 80019fa:	0010      	movs	r0, r2
 80019fc:	f7ff fe1d 	bl	800163a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001a00:	f000 fc30 	bl	8002264 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001a04:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <prvAddNewTaskToReadyList+0xb8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d008      	beq.n	8001a1e <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <prvAddNewTaskToReadyList+0xb4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d201      	bcs.n	8001a1e <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001a1a:	f000 fc01 	bl	8002220 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	46bd      	mov	sp, r7
 8001a22:	b002      	add	sp, #8
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	2000044c 	.word	0x2000044c
 8001a2c:	2000034c 	.word	0x2000034c
 8001a30:	20000458 	.word	0x20000458
 8001a34:	20000468 	.word	0x20000468
 8001a38:	20000454 	.word	0x20000454
 8001a3c:	20000350 	.word	0x20000350

08001a40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d010      	beq.n	8001a74 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001a52:	4b0d      	ldr	r3, [pc, #52]	; (8001a88 <vTaskDelay+0x48>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <vTaskDelay+0x1e>
 8001a5a:	b672      	cpsid	i
 8001a5c:	e7fe      	b.n	8001a5c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8001a5e:	f000 f86d 	bl	8001b3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2100      	movs	r1, #0
 8001a66:	0018      	movs	r0, r3
 8001a68:	f000 fafe 	bl	8002068 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001a6c:	f000 f872 	bl	8001b54 <xTaskResumeAll>
 8001a70:	0003      	movs	r3, r0
 8001a72:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8001a7a:	f000 fbd1 	bl	8002220 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b004      	add	sp, #16
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	20000474 	.word	0x20000474

08001a8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a8c:	b590      	push	{r4, r7, lr}
 8001a8e:	b089      	sub	sp, #36	; 0x24
 8001a90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001a9a:	003a      	movs	r2, r7
 8001a9c:	1d39      	adds	r1, r7, #4
 8001a9e:	2308      	movs	r3, #8
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f7fe fcb2 	bl	800040c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001aa8:	683c      	ldr	r4, [r7, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68ba      	ldr	r2, [r7, #8]
 8001aae:	491b      	ldr	r1, [pc, #108]	; (8001b1c <vTaskStartScheduler+0x90>)
 8001ab0:	481b      	ldr	r0, [pc, #108]	; (8001b20 <vTaskStartScheduler+0x94>)
 8001ab2:	9202      	str	r2, [sp, #8]
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2300      	movs	r3, #0
 8001abc:	0022      	movs	r2, r4
 8001abe:	f7ff fe3c 	bl	800173a <xTaskCreateStatic>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	4b17      	ldr	r3, [pc, #92]	; (8001b24 <vTaskStartScheduler+0x98>)
 8001ac6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001ac8:	4b16      	ldr	r3, [pc, #88]	; (8001b24 <vTaskStartScheduler+0x98>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d002      	beq.n	8001ad6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	e001      	b.n	8001ada <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d113      	bne.n	8001b08 <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8001ae0:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <vTaskStartScheduler+0x9c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	334c      	adds	r3, #76	; 0x4c
 8001ae8:	001a      	movs	r2, r3
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <vTaskStartScheduler+0xa0>)
 8001aec:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <vTaskStartScheduler+0xa4>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	4252      	negs	r2, r2
 8001af4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001af6:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <vTaskStartScheduler+0xa8>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001afc:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <vTaskStartScheduler+0xac>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001b02:	f000 fb69 	bl	80021d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001b06:	e004      	b.n	8001b12 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	d101      	bne.n	8001b12 <vTaskStartScheduler+0x86>
 8001b0e:	b672      	cpsid	i
 8001b10:	e7fe      	b.n	8001b10 <vTaskStartScheduler+0x84>
}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b005      	add	sp, #20
 8001b18:	bd90      	pop	{r4, r7, pc}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	0800293c 	.word	0x0800293c
 8001b20:	08001e89 	.word	0x08001e89
 8001b24:	20000470 	.word	0x20000470
 8001b28:	2000034c 	.word	0x2000034c
 8001b2c:	20000010 	.word	0x20000010
 8001b30:	2000046c 	.word	0x2000046c
 8001b34:	20000458 	.word	0x20000458
 8001b38:	20000450 	.word	0x20000450

08001b3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001b40:	4b03      	ldr	r3, [pc, #12]	; (8001b50 <vTaskSuspendAll+0x14>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	4b02      	ldr	r3, [pc, #8]	; (8001b50 <vTaskSuspendAll+0x14>)
 8001b48:	601a      	str	r2, [r3, #0]
}
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000474 	.word	0x20000474

08001b54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001b62:	4b3a      	ldr	r3, [pc, #232]	; (8001c4c <xTaskResumeAll+0xf8>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <xTaskResumeAll+0x1a>
 8001b6a:	b672      	cpsid	i
 8001b6c:	e7fe      	b.n	8001b6c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001b6e:	f000 fb67 	bl	8002240 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001b72:	4b36      	ldr	r3, [pc, #216]	; (8001c4c <xTaskResumeAll+0xf8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	1e5a      	subs	r2, r3, #1
 8001b78:	4b34      	ldr	r3, [pc, #208]	; (8001c4c <xTaskResumeAll+0xf8>)
 8001b7a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b7c:	4b33      	ldr	r3, [pc, #204]	; (8001c4c <xTaskResumeAll+0xf8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d15b      	bne.n	8001c3c <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001b84:	4b32      	ldr	r3, [pc, #200]	; (8001c50 <xTaskResumeAll+0xfc>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d057      	beq.n	8001c3c <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b8c:	e02f      	b.n	8001bee <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001b8e:	4b31      	ldr	r3, [pc, #196]	; (8001c54 <xTaskResumeAll+0x100>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3318      	adds	r3, #24
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f7ff fda5 	bl	80016ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	3304      	adds	r3, #4
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff fda0 	bl	80016ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bae:	4b2a      	ldr	r3, [pc, #168]	; (8001c58 <xTaskResumeAll+0x104>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d903      	bls.n	8001bbe <xTaskResumeAll+0x6a>
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bba:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <xTaskResumeAll+0x104>)
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bc2:	0013      	movs	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	189b      	adds	r3, r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4a24      	ldr	r2, [pc, #144]	; (8001c5c <xTaskResumeAll+0x108>)
 8001bcc:	189a      	adds	r2, r3, r2
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	0010      	movs	r0, r2
 8001bd6:	f7ff fd30 	bl	800163a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bde:	4b20      	ldr	r3, [pc, #128]	; (8001c60 <xTaskResumeAll+0x10c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d302      	bcc.n	8001bee <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8001be8:	4b1e      	ldr	r3, [pc, #120]	; (8001c64 <xTaskResumeAll+0x110>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001bee:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <xTaskResumeAll+0x100>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1cb      	bne.n	8001b8e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001bfc:	f000 f9f4 	bl	8001fe8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <xTaskResumeAll+0x114>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00f      	beq.n	8001c2c <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001c0c:	f000 f82e 	bl	8001c6c <xTaskIncrementTick>
 8001c10:	1e03      	subs	r3, r0, #0
 8001c12:	d002      	beq.n	8001c1a <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8001c14:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <xTaskResumeAll+0x110>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1f2      	bne.n	8001c0c <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <xTaskResumeAll+0x114>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <xTaskResumeAll+0x110>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001c34:	2301      	movs	r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001c38:	f000 faf2 	bl	8002220 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001c3c:	f000 fb12 	bl	8002264 <vPortExitCritical>

	return xAlreadyYielded;
 8001c40:	68bb      	ldr	r3, [r7, #8]
}
 8001c42:	0018      	movs	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	b004      	add	sp, #16
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	46c0      	nop			; (mov r8, r8)
 8001c4c:	20000474 	.word	0x20000474
 8001c50:	2000044c 	.word	0x2000044c
 8001c54:	2000040c 	.word	0x2000040c
 8001c58:	20000454 	.word	0x20000454
 8001c5c:	20000350 	.word	0x20000350
 8001c60:	2000034c 	.word	0x2000034c
 8001c64:	20000460 	.word	0x20000460
 8001c68:	2000045c 	.word	0x2000045c

08001c6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c76:	4b4c      	ldr	r3, [pc, #304]	; (8001da8 <xTaskIncrementTick+0x13c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d000      	beq.n	8001c80 <xTaskIncrementTick+0x14>
 8001c7e:	e083      	b.n	8001d88 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001c80:	4b4a      	ldr	r3, [pc, #296]	; (8001dac <xTaskIncrementTick+0x140>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	3301      	adds	r3, #1
 8001c86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001c88:	4b48      	ldr	r3, [pc, #288]	; (8001dac <xTaskIncrementTick+0x140>)
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d117      	bne.n	8001cc4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8001c94:	4b46      	ldr	r3, [pc, #280]	; (8001db0 <xTaskIncrementTick+0x144>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <xTaskIncrementTick+0x36>
 8001c9e:	b672      	cpsid	i
 8001ca0:	e7fe      	b.n	8001ca0 <xTaskIncrementTick+0x34>
 8001ca2:	4b43      	ldr	r3, [pc, #268]	; (8001db0 <xTaskIncrementTick+0x144>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	4b42      	ldr	r3, [pc, #264]	; (8001db4 <xTaskIncrementTick+0x148>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b40      	ldr	r3, [pc, #256]	; (8001db0 <xTaskIncrementTick+0x144>)
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	4b40      	ldr	r3, [pc, #256]	; (8001db4 <xTaskIncrementTick+0x148>)
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	4b40      	ldr	r3, [pc, #256]	; (8001db8 <xTaskIncrementTick+0x14c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	4b3e      	ldr	r3, [pc, #248]	; (8001db8 <xTaskIncrementTick+0x14c>)
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	f000 f992 	bl	8001fe8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001cc4:	4b3d      	ldr	r3, [pc, #244]	; (8001dbc <xTaskIncrementTick+0x150>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d34e      	bcc.n	8001d6c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cce:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <xTaskIncrementTick+0x144>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <xTaskIncrementTick+0x70>
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e000      	b.n	8001cde <xTaskIncrementTick+0x72>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d004      	beq.n	8001cec <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ce2:	4b36      	ldr	r3, [pc, #216]	; (8001dbc <xTaskIncrementTick+0x150>)
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	4252      	negs	r2, r2
 8001ce8:	601a      	str	r2, [r3, #0]
					break;
 8001cea:	e03f      	b.n	8001d6c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001cec:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <xTaskIncrementTick+0x144>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d203      	bcs.n	8001d0c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001d04:	4b2d      	ldr	r3, [pc, #180]	; (8001dbc <xTaskIncrementTick+0x150>)
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	601a      	str	r2, [r3, #0]
						break;
 8001d0a:	e02f      	b.n	8001d6c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	3304      	adds	r3, #4
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff fcea 	bl	80016ea <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d004      	beq.n	8001d28 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	3318      	adds	r3, #24
 8001d22:	0018      	movs	r0, r3
 8001d24:	f7ff fce1 	bl	80016ea <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d2c:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <xTaskIncrementTick+0x154>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d903      	bls.n	8001d3c <xTaskIncrementTick+0xd0>
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d38:	4b21      	ldr	r3, [pc, #132]	; (8001dc0 <xTaskIncrementTick+0x154>)
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d40:	0013      	movs	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	189b      	adds	r3, r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4a1e      	ldr	r2, [pc, #120]	; (8001dc4 <xTaskIncrementTick+0x158>)
 8001d4a:	189a      	adds	r2, r3, r2
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	3304      	adds	r3, #4
 8001d50:	0019      	movs	r1, r3
 8001d52:	0010      	movs	r0, r2
 8001d54:	f7ff fc71 	bl	800163a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <xTaskIncrementTick+0x15c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d3b3      	bcc.n	8001cce <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8001d66:	2301      	movs	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d6a:	e7b0      	b.n	8001cce <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001d6c:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <xTaskIncrementTick+0x15c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d72:	4914      	ldr	r1, [pc, #80]	; (8001dc4 <xTaskIncrementTick+0x158>)
 8001d74:	0013      	movs	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	189b      	adds	r3, r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	585b      	ldr	r3, [r3, r1]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d907      	bls.n	8001d92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8001d82:	2301      	movs	r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	e004      	b.n	8001d92 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001d88:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <xTaskIncrementTick+0x160>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	1c5a      	adds	r2, r3, #1
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <xTaskIncrementTick+0x160>)
 8001d90:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001d92:	4b0f      	ldr	r3, [pc, #60]	; (8001dd0 <xTaskIncrementTick+0x164>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001d9e:	697b      	ldr	r3, [r7, #20]
}
 8001da0:	0018      	movs	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b006      	add	sp, #24
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000474 	.word	0x20000474
 8001dac:	20000450 	.word	0x20000450
 8001db0:	20000404 	.word	0x20000404
 8001db4:	20000408 	.word	0x20000408
 8001db8:	20000464 	.word	0x20000464
 8001dbc:	2000046c 	.word	0x2000046c
 8001dc0:	20000454 	.word	0x20000454
 8001dc4:	20000350 	.word	0x20000350
 8001dc8:	2000034c 	.word	0x2000034c
 8001dcc:	2000045c 	.word	0x2000045c
 8001dd0:	20000460 	.word	0x20000460

08001dd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001dda:	4b25      	ldr	r3, [pc, #148]	; (8001e70 <vTaskSwitchContext+0x9c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001de2:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <vTaskSwitchContext+0xa0>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001de8:	e03d      	b.n	8001e66 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8001dea:	4b22      	ldr	r3, [pc, #136]	; (8001e74 <vTaskSwitchContext+0xa0>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001df0:	4b21      	ldr	r3, [pc, #132]	; (8001e78 <vTaskSwitchContext+0xa4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	e007      	b.n	8001e08 <vTaskSwitchContext+0x34>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <vTaskSwitchContext+0x2e>
 8001dfe:	b672      	cpsid	i
 8001e00:	e7fe      	b.n	8001e00 <vTaskSwitchContext+0x2c>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	491c      	ldr	r1, [pc, #112]	; (8001e7c <vTaskSwitchContext+0xa8>)
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	0013      	movs	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	189b      	adds	r3, r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	585b      	ldr	r3, [r3, r1]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0ee      	beq.n	8001df8 <vTaskSwitchContext+0x24>
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	0013      	movs	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	189b      	adds	r3, r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4a15      	ldr	r2, [pc, #84]	; (8001e7c <vTaskSwitchContext+0xa8>)
 8001e26:	189b      	adds	r3, r3, r2
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d104      	bne.n	8001e4a <vTaskSwitchContext+0x76>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	68da      	ldr	r2, [r3, #12]
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <vTaskSwitchContext+0xac>)
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <vTaskSwitchContext+0xa4>)
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <vTaskSwitchContext+0xac>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	334c      	adds	r3, #76	; 0x4c
 8001e60:	001a      	movs	r2, r3
 8001e62:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <vTaskSwitchContext+0xb0>)
 8001e64:	601a      	str	r2, [r3, #0]
}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b002      	add	sp, #8
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	20000474 	.word	0x20000474
 8001e74:	20000460 	.word	0x20000460
 8001e78:	20000454 	.word	0x20000454
 8001e7c:	20000350 	.word	0x20000350
 8001e80:	2000034c 	.word	0x2000034c
 8001e84:	20000010 	.word	0x20000010

08001e88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001e90:	f000 f84e 	bl	8001f30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <prvIdleTask+0x1c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d9f9      	bls.n	8001e90 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001e9c:	f000 f9c0 	bl	8002220 <vPortYield>
		prvCheckTasksWaitingTermination();
 8001ea0:	e7f6      	b.n	8001e90 <prvIdleTask+0x8>
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	20000350 	.word	0x20000350

08001ea8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	e00c      	b.n	8001ece <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	0013      	movs	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	189b      	adds	r3, r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4a14      	ldr	r2, [pc, #80]	; (8001f10 <prvInitialiseTaskLists+0x68>)
 8001ec0:	189b      	adds	r3, r3, r2
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f7ff fb90 	bl	80015e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	607b      	str	r3, [r7, #4]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b06      	cmp	r3, #6
 8001ed2:	d9ef      	bls.n	8001eb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	; (8001f14 <prvInitialiseTaskLists+0x6c>)
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f7ff fb86 	bl	80015e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001edc:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <prvInitialiseTaskLists+0x70>)
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f7ff fb82 	bl	80015e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001ee4:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <prvInitialiseTaskLists+0x74>)
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f7ff fb7e 	bl	80015e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <prvInitialiseTaskLists+0x78>)
 8001eee:	0018      	movs	r0, r3
 8001ef0:	f7ff fb7a 	bl	80015e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	; (8001f24 <prvInitialiseTaskLists+0x7c>)
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f7ff fb76 	bl	80015e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <prvInitialiseTaskLists+0x80>)
 8001efe:	4a05      	ldr	r2, [pc, #20]	; (8001f14 <prvInitialiseTaskLists+0x6c>)
 8001f00:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001f02:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <prvInitialiseTaskLists+0x84>)
 8001f04:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <prvInitialiseTaskLists+0x70>)
 8001f06:	601a      	str	r2, [r3, #0]
}
 8001f08:	46c0      	nop			; (mov r8, r8)
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b002      	add	sp, #8
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000350 	.word	0x20000350
 8001f14:	200003dc 	.word	0x200003dc
 8001f18:	200003f0 	.word	0x200003f0
 8001f1c:	2000040c 	.word	0x2000040c
 8001f20:	20000420 	.word	0x20000420
 8001f24:	20000438 	.word	0x20000438
 8001f28:	20000404 	.word	0x20000404
 8001f2c:	20000408 	.word	0x20000408

08001f30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001f36:	e01a      	b.n	8001f6e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8001f38:	f000 f982 	bl	8002240 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001f3c:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <prvCheckTasksWaitingTermination+0x50>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3304      	adds	r3, #4
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f7ff fbce 	bl	80016ea <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <prvCheckTasksWaitingTermination+0x54>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	1e5a      	subs	r2, r3, #1
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <prvCheckTasksWaitingTermination+0x54>)
 8001f56:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <prvCheckTasksWaitingTermination+0x58>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	1e5a      	subs	r2, r3, #1
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <prvCheckTasksWaitingTermination+0x58>)
 8001f60:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8001f62:	f000 f97f 	bl	8002264 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f000 f80f 	bl	8001f8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <prvCheckTasksWaitingTermination+0x58>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1e0      	bne.n	8001f38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	46c0      	nop			; (mov r8, r8)
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	b002      	add	sp, #8
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000420 	.word	0x20000420
 8001f84:	2000044c 	.word	0x2000044c
 8001f88:	20000434 	.word	0x20000434

08001f8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	334c      	adds	r3, #76	; 0x4c
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 fc27 	bl	80027ec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	22b1      	movs	r2, #177	; 0xb1
 8001fa2:	5c9b      	ldrb	r3, [r3, r2]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d109      	bne.n	8001fbc <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fac:	0018      	movs	r0, r3
 8001fae:	f000 fa85 	bl	80024bc <vPortFree>
				vPortFree( pxTCB );
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f000 fa81 	bl	80024bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001fba:	e010      	b.n	8001fde <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	22b1      	movs	r2, #177	; 0xb1
 8001fc0:	5c9b      	ldrb	r3, [r3, r2]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d104      	bne.n	8001fd0 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f000 fa77 	bl	80024bc <vPortFree>
	}
 8001fce:	e006      	b.n	8001fde <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	22b1      	movs	r2, #177	; 0xb1
 8001fd4:	5c9b      	ldrb	r3, [r3, r2]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d001      	beq.n	8001fde <prvDeleteTCB+0x52>
 8001fda:	b672      	cpsid	i
 8001fdc:	e7fe      	b.n	8001fdc <prvDeleteTCB+0x50>
	}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b002      	add	sp, #8
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <prvResetNextTaskUnblockTime+0x40>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <prvResetNextTaskUnblockTime+0x14>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e000      	b.n	8001ffe <prvResetNextTaskUnblockTime+0x16>
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d004      	beq.n	800200c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <prvResetNextTaskUnblockTime+0x44>)
 8002004:	2201      	movs	r2, #1
 8002006:	4252      	negs	r2, r2
 8002008:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800200a:	e008      	b.n	800201e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <prvResetNextTaskUnblockTime+0x40>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685a      	ldr	r2, [r3, #4]
 800201a:	4b04      	ldr	r3, [pc, #16]	; (800202c <prvResetNextTaskUnblockTime+0x44>)
 800201c:	601a      	str	r2, [r3, #0]
}
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	46bd      	mov	sp, r7
 8002022:	b002      	add	sp, #8
 8002024:	bd80      	pop	{r7, pc}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	20000404 	.word	0x20000404
 800202c:	2000046c 	.word	0x2000046c

08002030 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002036:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <xTaskGetSchedulerState+0x30>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d102      	bne.n	8002044 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800203e:	2301      	movs	r3, #1
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	e008      	b.n	8002056 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <xTaskGetSchedulerState+0x34>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d102      	bne.n	8002052 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800204c:	2302      	movs	r3, #2
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	e001      	b.n	8002056 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002056:	687b      	ldr	r3, [r7, #4]
	}
 8002058:	0018      	movs	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	b002      	add	sp, #8
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000458 	.word	0x20000458
 8002064:	20000474 	.word	0x20000474

08002068 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002072:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002078:	4b20      	ldr	r3, [pc, #128]	; (80020fc <prvAddCurrentTaskToDelayedList+0x94>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	3304      	adds	r3, #4
 800207e:	0018      	movs	r0, r3
 8002080:	f7ff fb33 	bl	80016ea <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3301      	adds	r3, #1
 8002088:	d10b      	bne.n	80020a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d008      	beq.n	80020a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002090:	4b1a      	ldr	r3, [pc, #104]	; (80020fc <prvAddCurrentTaskToDelayedList+0x94>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	1d1a      	adds	r2, r3, #4
 8002096:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <prvAddCurrentTaskToDelayedList+0x98>)
 8002098:	0011      	movs	r1, r2
 800209a:	0018      	movs	r0, r3
 800209c:	f7ff facd 	bl	800163a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80020a0:	e026      	b.n	80020f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	18d3      	adds	r3, r2, r3
 80020a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80020aa:	4b14      	ldr	r3, [pc, #80]	; (80020fc <prvAddCurrentTaskToDelayedList+0x94>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d209      	bcs.n	80020ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80020ba:	4b12      	ldr	r3, [pc, #72]	; (8002104 <prvAddCurrentTaskToDelayedList+0x9c>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <prvAddCurrentTaskToDelayedList+0x94>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	3304      	adds	r3, #4
 80020c4:	0019      	movs	r1, r3
 80020c6:	0010      	movs	r0, r2
 80020c8:	f7ff fad9 	bl	800167e <vListInsert>
}
 80020cc:	e010      	b.n	80020f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80020ce:	4b0e      	ldr	r3, [pc, #56]	; (8002108 <prvAddCurrentTaskToDelayedList+0xa0>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <prvAddCurrentTaskToDelayedList+0x94>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3304      	adds	r3, #4
 80020d8:	0019      	movs	r1, r3
 80020da:	0010      	movs	r0, r2
 80020dc:	f7ff facf 	bl	800167e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <prvAddCurrentTaskToDelayedList+0xa4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d202      	bcs.n	80020f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80020ea:	4b08      	ldr	r3, [pc, #32]	; (800210c <prvAddCurrentTaskToDelayedList+0xa4>)
 80020ec:	68ba      	ldr	r2, [r7, #8]
 80020ee:	601a      	str	r2, [r3, #0]
}
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b004      	add	sp, #16
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000450 	.word	0x20000450
 80020fc:	2000034c 	.word	0x2000034c
 8002100:	20000438 	.word	0x20000438
 8002104:	20000408 	.word	0x20000408
 8002108:	20000404 	.word	0x20000404
 800210c:	2000046c 	.word	0x2000046c

08002110 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	3b04      	subs	r3, #4
 8002120:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2280      	movs	r2, #128	; 0x80
 8002126:	0452      	lsls	r2, r2, #17
 8002128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	3b04      	subs	r3, #4
 800212e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	3b04      	subs	r3, #4
 800213a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800213c:	4a08      	ldr	r2, [pc, #32]	; (8002160 <pxPortInitialiseStack+0x50>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	3b14      	subs	r3, #20
 8002146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	3b20      	subs	r3, #32
 8002152:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002154:	68fb      	ldr	r3, [r7, #12]
}
 8002156:	0018      	movs	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	b004      	add	sp, #16
 800215c:	bd80      	pop	{r7, pc}
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	08002165 	.word	0x08002165

08002164 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800216e:	4b08      	ldr	r3, [pc, #32]	; (8002190 <prvTaskExitError+0x2c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3301      	adds	r3, #1
 8002174:	d001      	beq.n	800217a <prvTaskExitError+0x16>
 8002176:	b672      	cpsid	i
 8002178:	e7fe      	b.n	8002178 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800217a:	b672      	cpsid	i
	while( ulDummy == 0 )
 800217c:	46c0      	nop			; (mov r8, r8)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0fc      	beq.n	800217e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b002      	add	sp, #8
 800218c:	bd80      	pop	{r7, pc}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	2000000c 	.word	0x2000000c

08002194 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8002198:	46c0      	nop			; (mov r8, r8)
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80021a0:	4a0b      	ldr	r2, [pc, #44]	; (80021d0 <pxCurrentTCBConst2>)
 80021a2:	6813      	ldr	r3, [r2, #0]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	3020      	adds	r0, #32
 80021a8:	f380 8809 	msr	PSP, r0
 80021ac:	2002      	movs	r0, #2
 80021ae:	f380 8814 	msr	CONTROL, r0
 80021b2:	f3bf 8f6f 	isb	sy
 80021b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80021b8:	46ae      	mov	lr, r5
 80021ba:	bc08      	pop	{r3}
 80021bc:	bc04      	pop	{r2}
 80021be:	b662      	cpsie	i
 80021c0:	4718      	bx	r3
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	46c0      	nop			; (mov r8, r8)
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	46c0      	nop			; (mov r8, r8)
 80021ca:	46c0      	nop			; (mov r8, r8)
 80021cc:	46c0      	nop			; (mov r8, r8)
 80021ce:	46c0      	nop			; (mov r8, r8)

080021d0 <pxCurrentTCBConst2>:
 80021d0:	2000034c 	.word	0x2000034c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	46c0      	nop			; (mov r8, r8)

080021d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80021dc:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <xPortStartScheduler+0x40>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <xPortStartScheduler+0x40>)
 80021e2:	21ff      	movs	r1, #255	; 0xff
 80021e4:	0409      	lsls	r1, r1, #16
 80021e6:	430a      	orrs	r2, r1
 80021e8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80021ea:	4b0b      	ldr	r3, [pc, #44]	; (8002218 <xPortStartScheduler+0x40>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <xPortStartScheduler+0x40>)
 80021f0:	21ff      	movs	r1, #255	; 0xff
 80021f2:	0609      	lsls	r1, r1, #24
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80021f8:	f000 f898 	bl	800232c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80021fc:	4b07      	ldr	r3, [pc, #28]	; (800221c <xPortStartScheduler+0x44>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8002202:	f7ff ffcd 	bl	80021a0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002206:	f7ff fde5 	bl	8001dd4 <vTaskSwitchContext>
	prvTaskExitError();
 800220a:	f7ff ffab 	bl	8002164 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800220e:	2300      	movs	r3, #0
}
 8002210:	0018      	movs	r0, r3
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	e000ed20 	.word	0xe000ed20
 800221c:	2000000c 	.word	0x2000000c

08002220 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <vPortYield+0x1c>)
 8002226:	2280      	movs	r2, #128	; 0x80
 8002228:	0552      	lsls	r2, r2, #21
 800222a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800222c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002230:	f3bf 8f6f 	isb	sy
}
 8002234:	46c0      	nop			; (mov r8, r8)
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	e000ed04 	.word	0xe000ed04

08002240 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002244:	b672      	cpsid	i
    uxCriticalNesting++;
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <vPortEnterCritical+0x20>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	4b04      	ldr	r3, [pc, #16]	; (8002260 <vPortEnterCritical+0x20>)
 800224e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8002250:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002254:	f3bf 8f6f 	isb	sy
}
 8002258:	46c0      	nop			; (mov r8, r8)
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	2000000c 	.word	0x2000000c

08002264 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002268:	4b09      	ldr	r3, [pc, #36]	; (8002290 <vPortExitCritical+0x2c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <vPortExitCritical+0x10>
 8002270:	b672      	cpsid	i
 8002272:	e7fe      	b.n	8002272 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8002274:	4b06      	ldr	r3, [pc, #24]	; (8002290 <vPortExitCritical+0x2c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	1e5a      	subs	r2, r3, #1
 800227a:	4b05      	ldr	r3, [pc, #20]	; (8002290 <vPortExitCritical+0x2c>)
 800227c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <vPortExitCritical+0x2c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d100      	bne.n	8002288 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8002286:	b662      	cpsie	i
    }
}
 8002288:	46c0      	nop			; (mov r8, r8)
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	2000000c 	.word	0x2000000c

08002294 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8002294:	f3ef 8010 	mrs	r0, PRIMASK
 8002298:	b672      	cpsid	i
 800229a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800229c:	46c0      	nop			; (mov r8, r8)
 800229e:	0018      	movs	r0, r3

080022a0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80022a0:	f380 8810 	msr	PRIMASK, r0
 80022a4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80022a6:	46c0      	nop			; (mov r8, r8)
	...

080022b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80022b0:	f3ef 8009 	mrs	r0, PSP
 80022b4:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <pxCurrentTCBConst>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	3820      	subs	r0, #32
 80022ba:	6010      	str	r0, [r2, #0]
 80022bc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80022be:	4644      	mov	r4, r8
 80022c0:	464d      	mov	r5, r9
 80022c2:	4656      	mov	r6, sl
 80022c4:	465f      	mov	r7, fp
 80022c6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80022c8:	b508      	push	{r3, lr}
 80022ca:	b672      	cpsid	i
 80022cc:	f7ff fd82 	bl	8001dd4 <vTaskSwitchContext>
 80022d0:	b662      	cpsie	i
 80022d2:	bc0c      	pop	{r2, r3}
 80022d4:	6811      	ldr	r1, [r2, #0]
 80022d6:	6808      	ldr	r0, [r1, #0]
 80022d8:	3010      	adds	r0, #16
 80022da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80022dc:	46a0      	mov	r8, r4
 80022de:	46a9      	mov	r9, r5
 80022e0:	46b2      	mov	sl, r6
 80022e2:	46bb      	mov	fp, r7
 80022e4:	f380 8809 	msr	PSP, r0
 80022e8:	3820      	subs	r0, #32
 80022ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80022ec:	4718      	bx	r3
 80022ee:	46c0      	nop			; (mov r8, r8)

080022f0 <pxCurrentTCBConst>:
 80022f0:	2000034c 	.word	0x2000034c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80022f4:	46c0      	nop			; (mov r8, r8)
 80022f6:	46c0      	nop			; (mov r8, r8)

080022f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80022fe:	f7ff ffc9 	bl	8002294 <ulSetInterruptMaskFromISR>
 8002302:	0003      	movs	r3, r0
 8002304:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002306:	f7ff fcb1 	bl	8001c6c <xTaskIncrementTick>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d003      	beq.n	8002316 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800230e:	4b06      	ldr	r3, [pc, #24]	; (8002328 <xPortSysTickHandler+0x30>)
 8002310:	2280      	movs	r2, #128	; 0x80
 8002312:	0552      	lsls	r2, r2, #21
 8002314:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	0018      	movs	r0, r3
 800231a:	f7ff ffc1 	bl	80022a0 <vClearInterruptMaskFromISR>
}
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	46bd      	mov	sp, r7
 8002322:	b002      	add	sp, #8
 8002324:	bd80      	pop	{r7, pc}
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	e000ed04 	.word	0xe000ed04

0800232c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8002330:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <prvSetupTimerInterrupt+0x34>)
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8002336:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <prvSetupTimerInterrupt+0x38>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800233c:	4b0a      	ldr	r3, [pc, #40]	; (8002368 <prvSetupTimerInterrupt+0x3c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	22fa      	movs	r2, #250	; 0xfa
 8002342:	0091      	lsls	r1, r2, #2
 8002344:	0018      	movs	r0, r3
 8002346:	f7fd fedf 	bl	8000108 <__udivsi3>
 800234a:	0003      	movs	r3, r0
 800234c:	001a      	movs	r2, r3
 800234e:	4b07      	ldr	r3, [pc, #28]	; (800236c <prvSetupTimerInterrupt+0x40>)
 8002350:	3a01      	subs	r2, #1
 8002352:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8002354:	4b02      	ldr	r3, [pc, #8]	; (8002360 <prvSetupTimerInterrupt+0x34>)
 8002356:	2207      	movs	r2, #7
 8002358:	601a      	str	r2, [r3, #0]
}
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	e000e010 	.word	0xe000e010
 8002364:	e000e018 	.word	0xe000e018
 8002368:	20000000 	.word	0x20000000
 800236c:	e000e014 	.word	0xe000e014

08002370 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800237c:	f7ff fbde 	bl	8001b3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002380:	4b49      	ldr	r3, [pc, #292]	; (80024a8 <pvPortMalloc+0x138>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002388:	f000 f8e0 	bl	800254c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800238c:	4b47      	ldr	r3, [pc, #284]	; (80024ac <pvPortMalloc+0x13c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4013      	ands	r3, r2
 8002394:	d000      	beq.n	8002398 <pvPortMalloc+0x28>
 8002396:	e079      	b.n	800248c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d012      	beq.n	80023c4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800239e:	2208      	movs	r2, #8
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	189b      	adds	r3, r3, r2
 80023a4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2207      	movs	r2, #7
 80023aa:	4013      	ands	r3, r2
 80023ac:	d00a      	beq.n	80023c4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2207      	movs	r2, #7
 80023b2:	4393      	bics	r3, r2
 80023b4:	3308      	adds	r3, #8
 80023b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2207      	movs	r2, #7
 80023bc:	4013      	ands	r3, r2
 80023be:	d001      	beq.n	80023c4 <pvPortMalloc+0x54>
 80023c0:	b672      	cpsid	i
 80023c2:	e7fe      	b.n	80023c2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d060      	beq.n	800248c <pvPortMalloc+0x11c>
 80023ca:	4b39      	ldr	r3, [pc, #228]	; (80024b0 <pvPortMalloc+0x140>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d85b      	bhi.n	800248c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80023d4:	4b37      	ldr	r3, [pc, #220]	; (80024b4 <pvPortMalloc+0x144>)
 80023d6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80023d8:	4b36      	ldr	r3, [pc, #216]	; (80024b4 <pvPortMalloc+0x144>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023de:	e004      	b.n	80023ea <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d903      	bls.n	80023fc <pvPortMalloc+0x8c>
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f1      	bne.n	80023e0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80023fc:	4b2a      	ldr	r3, [pc, #168]	; (80024a8 <pvPortMalloc+0x138>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	429a      	cmp	r2, r3
 8002404:	d042      	beq.n	800248c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2208      	movs	r2, #8
 800240c:	189b      	adds	r3, r3, r2
 800240e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	1ad2      	subs	r2, r2, r3
 8002420:	2308      	movs	r3, #8
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	429a      	cmp	r2, r3
 8002426:	d916      	bls.n	8002456 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	18d3      	adds	r3, r2, r3
 800242e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2207      	movs	r2, #7
 8002434:	4013      	ands	r3, r2
 8002436:	d001      	beq.n	800243c <pvPortMalloc+0xcc>
 8002438:	b672      	cpsid	i
 800243a:	e7fe      	b.n	800243a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	1ad2      	subs	r2, r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	0018      	movs	r0, r3
 8002452:	f000 f8db 	bl	800260c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <pvPortMalloc+0x140>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	1ad2      	subs	r2, r2, r3
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <pvPortMalloc+0x140>)
 8002462:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <pvPortMalloc+0x140>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <pvPortMalloc+0x148>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d203      	bcs.n	8002478 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <pvPortMalloc+0x140>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <pvPortMalloc+0x148>)
 8002476:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <pvPortMalloc+0x13c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	431a      	orrs	r2, r3
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800248c:	f7ff fb62 	bl	8001b54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2207      	movs	r2, #7
 8002494:	4013      	ands	r3, r2
 8002496:	d001      	beq.n	800249c <pvPortMalloc+0x12c>
 8002498:	b672      	cpsid	i
 800249a:	e7fe      	b.n	800249a <pvPortMalloc+0x12a>
	return pvReturn;
 800249c:	68fb      	ldr	r3, [r7, #12]
}
 800249e:	0018      	movs	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b006      	add	sp, #24
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	20001080 	.word	0x20001080
 80024ac:	2000108c 	.word	0x2000108c
 80024b0:	20001084 	.word	0x20001084
 80024b4:	20001078 	.word	0x20001078
 80024b8:	20001088 	.word	0x20001088

080024bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d035      	beq.n	800253a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80024ce:	2308      	movs	r3, #8
 80024d0:	425b      	negs	r3, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	18d3      	adds	r3, r2, r3
 80024d6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	4b18      	ldr	r3, [pc, #96]	; (8002544 <vPortFree+0x88>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4013      	ands	r3, r2
 80024e6:	d101      	bne.n	80024ec <vPortFree+0x30>
 80024e8:	b672      	cpsid	i
 80024ea:	e7fe      	b.n	80024ea <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <vPortFree+0x3c>
 80024f4:	b672      	cpsid	i
 80024f6:	e7fe      	b.n	80024f6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	4b11      	ldr	r3, [pc, #68]	; (8002544 <vPortFree+0x88>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4013      	ands	r3, r2
 8002502:	d01a      	beq.n	800253a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d116      	bne.n	800253a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <vPortFree+0x88>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	43db      	mvns	r3, r3
 8002516:	401a      	ands	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800251c:	f7ff fb0e 	bl	8001b3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	4b08      	ldr	r3, [pc, #32]	; (8002548 <vPortFree+0x8c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	18d2      	adds	r2, r2, r3
 800252a:	4b07      	ldr	r3, [pc, #28]	; (8002548 <vPortFree+0x8c>)
 800252c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	0018      	movs	r0, r3
 8002532:	f000 f86b 	bl	800260c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002536:	f7ff fb0d 	bl	8001b54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	46bd      	mov	sp, r7
 800253e:	b004      	add	sp, #16
 8002540:	bd80      	pop	{r7, pc}
 8002542:	46c0      	nop			; (mov r8, r8)
 8002544:	2000108c 	.word	0x2000108c
 8002548:	20001084 	.word	0x20001084

0800254c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002552:	23c0      	movs	r3, #192	; 0xc0
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002558:	4b26      	ldr	r3, [pc, #152]	; (80025f4 <prvHeapInit+0xa8>)
 800255a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2207      	movs	r2, #7
 8002560:	4013      	ands	r3, r2
 8002562:	d00c      	beq.n	800257e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	3307      	adds	r3, #7
 8002568:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2207      	movs	r2, #7
 800256e:	4393      	bics	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	1ad2      	subs	r2, r2, r3
 8002578:	4b1e      	ldr	r3, [pc, #120]	; (80025f4 <prvHeapInit+0xa8>)
 800257a:	18d3      	adds	r3, r2, r3
 800257c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <prvHeapInit+0xac>)
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <prvHeapInit+0xac>)
 800258a:	2200      	movs	r2, #0
 800258c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	18d3      	adds	r3, r2, r3
 8002594:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002596:	2208      	movs	r2, #8
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1a9b      	subs	r3, r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2207      	movs	r2, #7
 80025a2:	4393      	bics	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	4b14      	ldr	r3, [pc, #80]	; (80025fc <prvHeapInit+0xb0>)
 80025aa:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80025ac:	4b13      	ldr	r3, [pc, #76]	; (80025fc <prvHeapInit+0xb0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2200      	movs	r2, #0
 80025b2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <prvHeapInit+0xb0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	1ad2      	subs	r2, r2, r3
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80025ca:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <prvHeapInit+0xb0>)
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	4b0a      	ldr	r3, [pc, #40]	; (8002600 <prvHeapInit+0xb4>)
 80025d8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4b09      	ldr	r3, [pc, #36]	; (8002604 <prvHeapInit+0xb8>)
 80025e0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80025e2:	4b09      	ldr	r3, [pc, #36]	; (8002608 <prvHeapInit+0xbc>)
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	0612      	lsls	r2, r2, #24
 80025e8:	601a      	str	r2, [r3, #0]
}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b004      	add	sp, #16
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	20000478 	.word	0x20000478
 80025f8:	20001078 	.word	0x20001078
 80025fc:	20001080 	.word	0x20001080
 8002600:	20001088 	.word	0x20001088
 8002604:	20001084 	.word	0x20001084
 8002608:	2000108c 	.word	0x2000108c

0800260c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002614:	4b27      	ldr	r3, [pc, #156]	; (80026b4 <prvInsertBlockIntoFreeList+0xa8>)
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	e002      	b.n	8002620 <prvInsertBlockIntoFreeList+0x14>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	429a      	cmp	r2, r3
 8002628:	d8f7      	bhi.n	800261a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	18d3      	adds	r3, r2, r3
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	429a      	cmp	r2, r3
 800263a:	d108      	bne.n	800264e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	18d2      	adds	r2, r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	18d2      	adds	r2, r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d118      	bne.n	8002694 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <prvInsertBlockIntoFreeList+0xac>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d00d      	beq.n	800268a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	18d2      	adds	r2, r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	e008      	b.n	800269c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800268a:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <prvInsertBlockIntoFreeList+0xac>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	e003      	b.n	800269c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d002      	beq.n	80026aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	46bd      	mov	sp, r7
 80026ae:	b004      	add	sp, #16
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	46c0      	nop			; (mov r8, r8)
 80026b4:	20001078 	.word	0x20001078
 80026b8:	20001080 	.word	0x20001080

080026bc <_ZdlPvj>:
 80026bc:	b510      	push	{r4, lr}
 80026be:	f000 f801 	bl	80026c4 <_ZdlPv>
 80026c2:	bd10      	pop	{r4, pc}

080026c4 <_ZdlPv>:
 80026c4:	b510      	push	{r4, lr}
 80026c6:	f000 f827 	bl	8002718 <free>
 80026ca:	bd10      	pop	{r4, pc}

080026cc <__libc_init_array>:
 80026cc:	b570      	push	{r4, r5, r6, lr}
 80026ce:	2600      	movs	r6, #0
 80026d0:	4d0c      	ldr	r5, [pc, #48]	; (8002704 <__libc_init_array+0x38>)
 80026d2:	4c0d      	ldr	r4, [pc, #52]	; (8002708 <__libc_init_array+0x3c>)
 80026d4:	1b64      	subs	r4, r4, r5
 80026d6:	10a4      	asrs	r4, r4, #2
 80026d8:	42a6      	cmp	r6, r4
 80026da:	d109      	bne.n	80026f0 <__libc_init_array+0x24>
 80026dc:	2600      	movs	r6, #0
 80026de:	f000 f8fb 	bl	80028d8 <_init>
 80026e2:	4d0a      	ldr	r5, [pc, #40]	; (800270c <__libc_init_array+0x40>)
 80026e4:	4c0a      	ldr	r4, [pc, #40]	; (8002710 <__libc_init_array+0x44>)
 80026e6:	1b64      	subs	r4, r4, r5
 80026e8:	10a4      	asrs	r4, r4, #2
 80026ea:	42a6      	cmp	r6, r4
 80026ec:	d105      	bne.n	80026fa <__libc_init_array+0x2e>
 80026ee:	bd70      	pop	{r4, r5, r6, pc}
 80026f0:	00b3      	lsls	r3, r6, #2
 80026f2:	58eb      	ldr	r3, [r5, r3]
 80026f4:	4798      	blx	r3
 80026f6:	3601      	adds	r6, #1
 80026f8:	e7ee      	b.n	80026d8 <__libc_init_array+0xc>
 80026fa:	00b3      	lsls	r3, r6, #2
 80026fc:	58eb      	ldr	r3, [r5, r3]
 80026fe:	4798      	blx	r3
 8002700:	3601      	adds	r6, #1
 8002702:	e7f2      	b.n	80026ea <__libc_init_array+0x1e>
 8002704:	080029f0 	.word	0x080029f0
 8002708:	080029f0 	.word	0x080029f0
 800270c:	080029f0 	.word	0x080029f0
 8002710:	080029f4 	.word	0x080029f4

08002714 <__retarget_lock_acquire_recursive>:
 8002714:	4770      	bx	lr

08002716 <__retarget_lock_release_recursive>:
 8002716:	4770      	bx	lr

08002718 <free>:
 8002718:	b510      	push	{r4, lr}
 800271a:	4b03      	ldr	r3, [pc, #12]	; (8002728 <free+0x10>)
 800271c:	0001      	movs	r1, r0
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	f000 f80c 	bl	800273c <_free_r>
 8002724:	bd10      	pop	{r4, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	20000010 	.word	0x20000010

0800272c <memset>:
 800272c:	0003      	movs	r3, r0
 800272e:	1882      	adds	r2, r0, r2
 8002730:	4293      	cmp	r3, r2
 8002732:	d100      	bne.n	8002736 <memset+0xa>
 8002734:	4770      	bx	lr
 8002736:	7019      	strb	r1, [r3, #0]
 8002738:	3301      	adds	r3, #1
 800273a:	e7f9      	b.n	8002730 <memset+0x4>

0800273c <_free_r>:
 800273c:	b570      	push	{r4, r5, r6, lr}
 800273e:	0005      	movs	r5, r0
 8002740:	2900      	cmp	r1, #0
 8002742:	d010      	beq.n	8002766 <_free_r+0x2a>
 8002744:	1f0c      	subs	r4, r1, #4
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	da00      	bge.n	800274e <_free_r+0x12>
 800274c:	18e4      	adds	r4, r4, r3
 800274e:	0028      	movs	r0, r5
 8002750:	f000 f8b2 	bl	80028b8 <__malloc_lock>
 8002754:	4a1d      	ldr	r2, [pc, #116]	; (80027cc <_free_r+0x90>)
 8002756:	6813      	ldr	r3, [r2, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d105      	bne.n	8002768 <_free_r+0x2c>
 800275c:	6063      	str	r3, [r4, #4]
 800275e:	6014      	str	r4, [r2, #0]
 8002760:	0028      	movs	r0, r5
 8002762:	f000 f8b1 	bl	80028c8 <__malloc_unlock>
 8002766:	bd70      	pop	{r4, r5, r6, pc}
 8002768:	42a3      	cmp	r3, r4
 800276a:	d908      	bls.n	800277e <_free_r+0x42>
 800276c:	6821      	ldr	r1, [r4, #0]
 800276e:	1860      	adds	r0, r4, r1
 8002770:	4283      	cmp	r3, r0
 8002772:	d1f3      	bne.n	800275c <_free_r+0x20>
 8002774:	6818      	ldr	r0, [r3, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	1841      	adds	r1, r0, r1
 800277a:	6021      	str	r1, [r4, #0]
 800277c:	e7ee      	b.n	800275c <_free_r+0x20>
 800277e:	001a      	movs	r2, r3
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <_free_r+0x4e>
 8002786:	42a3      	cmp	r3, r4
 8002788:	d9f9      	bls.n	800277e <_free_r+0x42>
 800278a:	6811      	ldr	r1, [r2, #0]
 800278c:	1850      	adds	r0, r2, r1
 800278e:	42a0      	cmp	r0, r4
 8002790:	d10b      	bne.n	80027aa <_free_r+0x6e>
 8002792:	6820      	ldr	r0, [r4, #0]
 8002794:	1809      	adds	r1, r1, r0
 8002796:	1850      	adds	r0, r2, r1
 8002798:	6011      	str	r1, [r2, #0]
 800279a:	4283      	cmp	r3, r0
 800279c:	d1e0      	bne.n	8002760 <_free_r+0x24>
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	1841      	adds	r1, r0, r1
 80027a4:	6011      	str	r1, [r2, #0]
 80027a6:	6053      	str	r3, [r2, #4]
 80027a8:	e7da      	b.n	8002760 <_free_r+0x24>
 80027aa:	42a0      	cmp	r0, r4
 80027ac:	d902      	bls.n	80027b4 <_free_r+0x78>
 80027ae:	230c      	movs	r3, #12
 80027b0:	602b      	str	r3, [r5, #0]
 80027b2:	e7d5      	b.n	8002760 <_free_r+0x24>
 80027b4:	6821      	ldr	r1, [r4, #0]
 80027b6:	1860      	adds	r0, r4, r1
 80027b8:	4283      	cmp	r3, r0
 80027ba:	d103      	bne.n	80027c4 <_free_r+0x88>
 80027bc:	6818      	ldr	r0, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	1841      	adds	r1, r0, r1
 80027c2:	6021      	str	r1, [r4, #0]
 80027c4:	6063      	str	r3, [r4, #4]
 80027c6:	6054      	str	r4, [r2, #4]
 80027c8:	e7ca      	b.n	8002760 <_free_r+0x24>
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	20001094 	.word	0x20001094

080027d0 <cleanup_glue>:
 80027d0:	b570      	push	{r4, r5, r6, lr}
 80027d2:	000d      	movs	r5, r1
 80027d4:	6809      	ldr	r1, [r1, #0]
 80027d6:	0004      	movs	r4, r0
 80027d8:	2900      	cmp	r1, #0
 80027da:	d001      	beq.n	80027e0 <cleanup_glue+0x10>
 80027dc:	f7ff fff8 	bl	80027d0 <cleanup_glue>
 80027e0:	0029      	movs	r1, r5
 80027e2:	0020      	movs	r0, r4
 80027e4:	f7ff ffaa 	bl	800273c <_free_r>
 80027e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080027ec <_reclaim_reent>:
 80027ec:	4b31      	ldr	r3, [pc, #196]	; (80028b4 <_reclaim_reent+0xc8>)
 80027ee:	b570      	push	{r4, r5, r6, lr}
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	0004      	movs	r4, r0
 80027f4:	4283      	cmp	r3, r0
 80027f6:	d049      	beq.n	800288c <_reclaim_reent+0xa0>
 80027f8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00a      	beq.n	8002814 <_reclaim_reent+0x28>
 80027fe:	2500      	movs	r5, #0
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	42ab      	cmp	r3, r5
 8002804:	d147      	bne.n	8002896 <_reclaim_reent+0xaa>
 8002806:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002808:	6819      	ldr	r1, [r3, #0]
 800280a:	2900      	cmp	r1, #0
 800280c:	d002      	beq.n	8002814 <_reclaim_reent+0x28>
 800280e:	0020      	movs	r0, r4
 8002810:	f7ff ff94 	bl	800273c <_free_r>
 8002814:	6961      	ldr	r1, [r4, #20]
 8002816:	2900      	cmp	r1, #0
 8002818:	d002      	beq.n	8002820 <_reclaim_reent+0x34>
 800281a:	0020      	movs	r0, r4
 800281c:	f7ff ff8e 	bl	800273c <_free_r>
 8002820:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002822:	2900      	cmp	r1, #0
 8002824:	d002      	beq.n	800282c <_reclaim_reent+0x40>
 8002826:	0020      	movs	r0, r4
 8002828:	f7ff ff88 	bl	800273c <_free_r>
 800282c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800282e:	2900      	cmp	r1, #0
 8002830:	d002      	beq.n	8002838 <_reclaim_reent+0x4c>
 8002832:	0020      	movs	r0, r4
 8002834:	f7ff ff82 	bl	800273c <_free_r>
 8002838:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800283a:	2900      	cmp	r1, #0
 800283c:	d002      	beq.n	8002844 <_reclaim_reent+0x58>
 800283e:	0020      	movs	r0, r4
 8002840:	f7ff ff7c 	bl	800273c <_free_r>
 8002844:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002846:	2900      	cmp	r1, #0
 8002848:	d002      	beq.n	8002850 <_reclaim_reent+0x64>
 800284a:	0020      	movs	r0, r4
 800284c:	f7ff ff76 	bl	800273c <_free_r>
 8002850:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002852:	2900      	cmp	r1, #0
 8002854:	d002      	beq.n	800285c <_reclaim_reent+0x70>
 8002856:	0020      	movs	r0, r4
 8002858:	f7ff ff70 	bl	800273c <_free_r>
 800285c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800285e:	2900      	cmp	r1, #0
 8002860:	d002      	beq.n	8002868 <_reclaim_reent+0x7c>
 8002862:	0020      	movs	r0, r4
 8002864:	f7ff ff6a 	bl	800273c <_free_r>
 8002868:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800286a:	2900      	cmp	r1, #0
 800286c:	d002      	beq.n	8002874 <_reclaim_reent+0x88>
 800286e:	0020      	movs	r0, r4
 8002870:	f7ff ff64 	bl	800273c <_free_r>
 8002874:	69a3      	ldr	r3, [r4, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <_reclaim_reent+0xa0>
 800287a:	0020      	movs	r0, r4
 800287c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800287e:	4798      	blx	r3
 8002880:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002882:	2900      	cmp	r1, #0
 8002884:	d002      	beq.n	800288c <_reclaim_reent+0xa0>
 8002886:	0020      	movs	r0, r4
 8002888:	f7ff ffa2 	bl	80027d0 <cleanup_glue>
 800288c:	bd70      	pop	{r4, r5, r6, pc}
 800288e:	5949      	ldr	r1, [r1, r5]
 8002890:	2900      	cmp	r1, #0
 8002892:	d108      	bne.n	80028a6 <_reclaim_reent+0xba>
 8002894:	3504      	adds	r5, #4
 8002896:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002898:	68d9      	ldr	r1, [r3, #12]
 800289a:	2d80      	cmp	r5, #128	; 0x80
 800289c:	d1f7      	bne.n	800288e <_reclaim_reent+0xa2>
 800289e:	0020      	movs	r0, r4
 80028a0:	f7ff ff4c 	bl	800273c <_free_r>
 80028a4:	e7af      	b.n	8002806 <_reclaim_reent+0x1a>
 80028a6:	680e      	ldr	r6, [r1, #0]
 80028a8:	0020      	movs	r0, r4
 80028aa:	f7ff ff47 	bl	800273c <_free_r>
 80028ae:	0031      	movs	r1, r6
 80028b0:	e7ee      	b.n	8002890 <_reclaim_reent+0xa4>
 80028b2:	46c0      	nop			; (mov r8, r8)
 80028b4:	20000010 	.word	0x20000010

080028b8 <__malloc_lock>:
 80028b8:	b510      	push	{r4, lr}
 80028ba:	4802      	ldr	r0, [pc, #8]	; (80028c4 <__malloc_lock+0xc>)
 80028bc:	f7ff ff2a 	bl	8002714 <__retarget_lock_acquire_recursive>
 80028c0:	bd10      	pop	{r4, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20001090 	.word	0x20001090

080028c8 <__malloc_unlock>:
 80028c8:	b510      	push	{r4, lr}
 80028ca:	4802      	ldr	r0, [pc, #8]	; (80028d4 <__malloc_unlock+0xc>)
 80028cc:	f7ff ff23 	bl	8002716 <__retarget_lock_release_recursive>
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	20001090 	.word	0x20001090

080028d8 <_init>:
 80028d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028de:	bc08      	pop	{r3}
 80028e0:	469e      	mov	lr, r3
 80028e2:	4770      	bx	lr

080028e4 <_fini>:
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ea:	bc08      	pop	{r3}
 80028ec:	469e      	mov	lr, r3
 80028ee:	4770      	bx	lr
