# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 15:30:01 on Aug 31,2023
# Loading work.tb
# Loading sv_std.std
# Loading work.Top
# Loading work.Display
# Loading work.count3
# Loading work.inst_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Note: $finish    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(50185)
#    Time: 125195 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 15:30:12 on Aug 31,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
