Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl_sim_isim_beh.exe -prj D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl_sim_beh.prj work.LampCtrl_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl.v" into library work
WARNING:HDLCompiler:568 - "D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl.v" Line 30: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module LampCtrl
Compiling module LampCtrl_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/SaltyfishXuan/LampCtrl_HDL/LampCtrl_sim_isim_beh.exe
Fuse Memory Usage: 27732 KB
Fuse CPU Usage: 405 ms
